Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 16:35:26 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.912        0.000                      0                 1533        0.046        0.000                      0                 1533       54.305        0.000                       0                   567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.912        0.000                      0                 1529        0.046        0.000                      0                 1529       54.305        0.000                       0                   567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.396        0.000                      0                    4        0.947        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.330ns  (logic 60.424ns (57.916%)  route 43.906ns (42.084%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=29 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.885   107.044    sm/M_alum_out[0]
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.150   107.194 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           1.278   108.472    gamecounter/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.354   108.826 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.649   109.475    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.388    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.388    
                         arrival time                        -109.475    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.540ns  (logic 60.755ns (58.116%)  route 43.785ns (41.884%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=29 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.202   107.361    sm/M_alum_out[0]
    SLICE_X32Y13         LUT4 (Prop_lut4_I3_O)        0.154   107.515 f  sm/D_states_q[3]_i_15/O
                         net (fo=1, routed)           0.848   108.363    sm/D_states_q[3]_i_15_n_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I2_O)        0.355   108.718 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.310   109.028    sm/D_states_q[3]_i_5_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.326   109.354 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.331   109.686    sm/D_states_d__0[3]
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X29Y14         FDSE (Setup_fdse_C_D)       -0.067   116.129    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.129    
                         arrival time                        -109.686    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.837ns  (logic 60.396ns (58.164%)  route 43.441ns (41.836%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=29 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.885   107.044    sm/M_alum_out[0]
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.150   107.194 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.642   107.836    sm/D_bram_addr_q_reg[4][0]
    SLICE_X42Y4          LUT6 (Prop_lut6_I3_O)        0.326   108.162 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.820   108.983    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -108.983    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.735ns  (logic 60.495ns (58.317%)  route 43.240ns (41.683%))
  Logic Levels:           324  (CARRY4=286 LUT2=2 LUT3=29 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.812   106.971    sm/M_alum_out[0]
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.119   107.090 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.353   107.443    sm/D_states_q[4]_i_18_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.332   107.775 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.603   108.377    sm/D_states_q[2]_i_5_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I4_O)        0.124   108.501 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379   108.880    sm/D_states_d__0[2]
    SLICE_X30Y16         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.438   115.954    sm/clk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)       -0.031   116.147    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.147    
                         arrival time                        -108.880    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.715ns  (logic 60.292ns (58.132%)  route 43.424ns (41.868%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=29 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.822   106.982    sm/M_alum_out[0]
    SLICE_X28Y15         LUT5 (Prop_lut5_I2_O)        0.124   107.106 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.433   107.539    sm/D_states_q[4]_i_15_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I4_O)        0.124   107.663 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.548   108.211    sm/D_states_q[4]_i_4_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124   108.335 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.526   108.861    sm/D_states_d__0[4]
    SLICE_X30Y14         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X30Y14         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X30Y14         FDSE (Setup_fdse_C_D)       -0.031   116.149    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.149    
                         arrival time                        -108.861    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.311ns  (logic 60.292ns (58.360%)  route 43.019ns (41.640%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.769   106.928    sm/M_alum_out[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.052 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.402   107.455    sm/D_states_q[1]_i_20_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I1_O)        0.124   107.579 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.424   108.003    sm/D_states_q[1]_i_6_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124   108.127 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.330   108.456    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X32Y14         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)       -0.067   116.113    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.113    
                         arrival time                        -108.457    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.246ns  (logic 60.367ns (58.469%)  route 42.880ns (41.531%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=29 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.822   106.982    sm/M_alum_out[0]
    SLICE_X28Y15         LUT5 (Prop_lut5_I4_O)        0.120   107.102 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.492   107.594    sm/D_states_q[7]_i_11_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I2_O)        0.327   107.921 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.471   108.392    sm/D_states_d__0[7]
    SLICE_X32Y13         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X32Y13         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X32Y13         FDSE (Setup_fdse_C_D)       -0.067   116.113    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.113    
                         arrival time                        -108.392    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.240ns  (logic 60.367ns (58.472%)  route 42.873ns (41.528%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=29 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.822   106.982    sm/M_alum_out[0]
    SLICE_X28Y15         LUT5 (Prop_lut5_I4_O)        0.120   107.102 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.470   107.572    sm/D_states_q[7]_i_11_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.327   107.899 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.487   108.385    sm/D_states_d__0[6]
    SLICE_X33Y14         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)       -0.067   116.113    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.113    
                         arrival time                        -108.386    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.042ns  (logic 60.044ns (58.271%)  route 42.998ns (41.729%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.550   106.710    sm/M_alum_out[0]
    SLICE_X40Y9          LUT6 (Prop_lut6_I4_O)        0.124   106.834 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.354   108.187    L_reg/D[0]
    SLICE_X40Y5          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.447   115.963    L_reg/clk_IBUF_BUFG
    SLICE_X40Y5          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.187   116.150    
                         clock uncertainty           -0.035   116.115    
    SLICE_X40Y5          FDRE (Setup_fdre_C_D)       -0.105   116.010    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        116.010    
                         arrival time                        -108.188    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.111ns  (logic 60.292ns (58.473%)  route 42.819ns (41.527%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.456     5.601 f  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         1.676     7.277    sm/D_states_q_reg[2]_0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.152     7.429 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.155     8.584    sm/ram_reg_i_92_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.910 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.287    10.197    L_reg/M_sm_ra1[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.321 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           0.886    11.207    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.148    11.355 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.100    12.455    sm/M_alum_a[31]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.328    12.783 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    12.783    alum/S[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.296 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.296    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.413 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.413    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.530 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.530    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.647 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.647    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.764 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.773    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.890 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.890    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.007 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.007    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.124 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.378 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.076    15.453    alum/temp_out0[31]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.367    15.820 r  alum/D_registers_q[7][30]_i_62/O
                         net (fo=1, routed)           0.000    15.820    alum/D_registers_q[7][30]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.352 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.352    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.466 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.466    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.009    16.589    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.703 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.817 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.817    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.931 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.045 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.045    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.202 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.925    18.128    alum/temp_out0[30]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    18.457 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.457    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.990 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.107    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.224    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.341 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.009    19.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.467    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.584    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.701    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.818 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.975 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.155    21.129    alum/temp_out0[29]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.461 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.461    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.011 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.011    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.125 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.125    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.239 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.239    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.353 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    22.362    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.476 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.476    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.590 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.590    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.704 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.704    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.818 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.818    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.975 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.175    24.151    alum/temp_out0[28]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.951 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.951    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.068 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.068    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.185 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.185    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.302 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.302    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.419 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.419    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.536 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.536    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.653 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.662    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.779 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.779    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.936 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.196    27.132    alum/temp_out0[27]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    27.464 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.464    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.014 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.242    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.356 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.356    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.470 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.470    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.584 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.584    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.698 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.812 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    28.821    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.978 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.883    29.860    alum/temp_out0[26]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.189 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.189    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.722 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.722    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.839 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.839    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.956 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.956    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.073 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.073    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.190 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.190    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.307 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.424 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.424    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.541 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    31.550    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.707 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.034    32.741    alum/temp_out0[25]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.073 r  alum/D_registers_q[7][24]_i_56/O
                         net (fo=1, routed)           0.000    33.073    alum/D_registers_q[7][24]_i_56_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.474 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.474    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.588 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.588    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.702 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.702    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.816 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.816    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.930 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.939    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.167 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.167    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.281 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.281    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.438 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.893    35.331    alum/temp_out0[24]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.660 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.660    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.210 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.210    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.324 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.324    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.438 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.438    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.552 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    36.561    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.675 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.174 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.169    38.343    alum/temp_out0[23]
    SLICE_X39Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.128 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.128    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.242 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.242    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.356 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.356    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.470 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.470    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.584 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.698 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.707    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.821    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    41.118    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.447 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.447    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.980 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.980    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.097 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.097    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.214 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.214    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.331 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.331    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.448 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.448    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.565 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.565    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.682 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.691    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.808 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.808    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.965 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.978    43.943    alum/temp_out0[21]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    44.275 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.275    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.825 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.825    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.939 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.939    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.053 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.053    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.167 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.167    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.281 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.281    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.395 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.395    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.509 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.509    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.623 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.632    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.789 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.162    46.951    alum/temp_out0[20]
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.280 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.280    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.813 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.930 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.930    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.047 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.047    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.164 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.789 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.479    50.268    alum/temp_out0[19]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.332    50.600 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.600    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.150 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.150    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.264 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.264    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.378 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.378    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.492 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.492    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.606 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.606    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.720 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.720    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.834 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.834    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.948 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.948    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.105 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.937    53.042    alum/temp_out0[18]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.371 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.371    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.904 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.904    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.021 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.021    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.138 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.138    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.255 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.255    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.372 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.372    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.489 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.489    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.606 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.606    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.723 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.723    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.107    55.987    alum/temp_out0[17]
    SLICE_X49Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    56.775 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.775    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.889 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.889    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.003 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.003    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.117    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.231    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.345 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.345    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.459 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.459    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.573 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.573    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.730 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.045    58.775    alum/temp_out0[16]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    59.104 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.104    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.768 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.768    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.882 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.882    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.996 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.996    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.110 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.224 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.224    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.338 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.338    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.452 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.452    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.609 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.115    61.725    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    62.054 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.054    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.587 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.587    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.704 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.704    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.821 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.821    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.938 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.938    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.055 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.172 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.289 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.289    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.406 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.406    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.563 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.012    64.575    alum/temp_out0[14]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.332    64.907 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.907    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.457 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.457    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.571 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.571    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.685 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.799 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.799    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.913 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.913    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.027 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.027    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.141 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.141    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.255 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.255    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.412 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.199    67.611    alum/temp_out0[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.329    67.940 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.473 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.473    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.590 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.590    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.707 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.707    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.824 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.824    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.941 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.058 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.058    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.175 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.175    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.292 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.292    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.449 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.134    70.583    alum/temp_out0[12]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.448 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.448    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.565 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.565    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.682 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.682    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.799 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.799    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.916 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.916    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.150 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.150    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.267 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.267    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.424 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.116    73.540    alum/temp_out0[11]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    74.328 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.328    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.442 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.283 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.750    76.032    alum/temp_out0[10]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    76.361 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.361    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.911 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.911    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.025 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.025    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.139 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.139    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.253 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.253    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.367 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.367    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.481 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.481    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.595 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.595    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.709 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.709    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.866 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.190    79.056    alum/temp_out0[9]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.385 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.385    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.935 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.935    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.049 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.049    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.163 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.163    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.277 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.277    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.391 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.391    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.505 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.505    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.619 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.619    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.776 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.157    81.932    alum/temp_out0[8]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.261 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.261    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.794 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.794    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.028 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.028    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.145 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.262 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.262    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.379 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.379    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.496 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.496    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.613 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.613    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.770 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.774    84.544    alum/temp_out0[7]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    84.876 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.426 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.426    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.540 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.540    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.654 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.654    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.768 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.768    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.882 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.996 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.996    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.110 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.110    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.224 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.224    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.381 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.358    87.739    alum/temp_out0[6]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    88.068 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.068    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.618 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.618    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.732 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.732    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.846 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.573 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.268    90.841    alum/temp_out0[5]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.170 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.720 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.720    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.834 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.834    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.948 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.948    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.062 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.062    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.176 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.176    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.290 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.290    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.404 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.675 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    93.629    alum/temp_out0[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.958 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.958    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.508 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.508    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.622 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.622    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.736 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.736    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.850 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.850    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.964 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.964    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.078 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.463 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.131    96.595    alum/temp_out0[3]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.924 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.474 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.474    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.588 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.588    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.702 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.702    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.816 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.816    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.930 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.930    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.044 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.044    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.158 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.158    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.272 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.272    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.429 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.975    99.403    alum/temp_out0[2]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    99.732 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.732    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.282 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.282    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.396 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.396    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.510 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.510    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.624 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.624    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.738 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.738    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.852 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.852    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.966 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.966    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.080 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.080    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.023   102.260    alum/temp_out0[1]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329   102.589 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.589    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.139 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.139    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.253 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.253    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.367 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.367    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.481 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.481    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.595 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.595    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.709 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.709    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.823 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.823    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.937 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.937    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.094 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.728   104.823    sm/temp_out0[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.152 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   105.616    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.124   105.740 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.295   106.035    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124   106.159 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.761   106.921    sm/M_alum_out[0]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124   107.045 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.149   107.194    sm/D_states_q[1]_i_10_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I3_O)        0.124   107.318 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.814   108.132    sm/D_states_q[1]_i_3_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.124   108.256 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.256    sm/D_states_d__0[1]
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.029   116.209    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.209    
                         arrival time                        -108.256    
  -------------------------------------------------------------------
                         slack                                  7.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.866    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.866    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.866    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.866    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.595%)  route 0.272ns (62.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.550     1.494    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.272     1.930    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.817     2.007    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.070     1.826    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.250%)  route 0.296ns (67.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.934    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.250%)  route 0.296ns (67.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.934    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.250%)  route 0.296ns (67.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.934    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.250%)  route 0.296ns (67.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.934    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.636%)  route 0.319ns (69.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.319     1.965    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y4    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y3    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y3    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y5    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y7    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y7    L_reg/D_registers_q_reg[0][12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.396ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.704ns (13.352%)  route 4.569ns (86.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.994     8.594    sm/D_states_q_reg[1]_rep_0
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.718 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.950     9.668    sm/D_stage_q[3]_i_3_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.792 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625    10.417    fifo_reset_cond/AS[0]
    SLICE_X28Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.432   115.948    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.207    
                         clock uncertainty           -0.035   116.172    
    SLICE_X28Y23         FDPE (Recov_fdpe_C_PRE)     -0.359   115.813    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.813    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                105.396    

Slack (MET) :             105.396ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.704ns (13.352%)  route 4.569ns (86.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.994     8.594    sm/D_states_q_reg[1]_rep_0
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.718 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.950     9.668    sm/D_stage_q[3]_i_3_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.792 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625    10.417    fifo_reset_cond/AS[0]
    SLICE_X28Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.432   115.948    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.207    
                         clock uncertainty           -0.035   116.172    
    SLICE_X28Y23         FDPE (Recov_fdpe_C_PRE)     -0.359   115.813    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.813    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                105.396    

Slack (MET) :             105.396ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.704ns (13.352%)  route 4.569ns (86.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.994     8.594    sm/D_states_q_reg[1]_rep_0
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.718 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.950     9.668    sm/D_stage_q[3]_i_3_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.792 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625    10.417    fifo_reset_cond/AS[0]
    SLICE_X28Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.432   115.948    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.207    
                         clock uncertainty           -0.035   116.172    
    SLICE_X28Y23         FDPE (Recov_fdpe_C_PRE)     -0.359   115.813    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.813    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                105.396    

Slack (MET) :             105.396ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.704ns (13.352%)  route 4.569ns (86.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.994     8.594    sm/D_states_q_reg[1]_rep_0
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.718 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.950     9.668    sm/D_stage_q[3]_i_3_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I3_O)        0.124     9.792 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.625    10.417    fifo_reset_cond/AS[0]
    SLICE_X28Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.432   115.948    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.207    
                         clock uncertainty           -0.035   116.172    
    SLICE_X28Y23         FDPE (Recov_fdpe_C_PRE)     -0.359   115.813    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.813    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                105.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.214%)  route 0.691ns (78.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         0.461     2.105    sm/D_states_q[5]
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.150 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.379    fifo_reset_cond/AS[0]
    SLICE_X28Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.818     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.528    
    SLICE_X28Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.214%)  route 0.691ns (78.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         0.461     2.105    sm/D_states_q[5]
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.150 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.379    fifo_reset_cond/AS[0]
    SLICE_X28Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.818     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.528    
    SLICE_X28Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.214%)  route 0.691ns (78.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         0.461     2.105    sm/D_states_q[5]
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.150 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.379    fifo_reset_cond/AS[0]
    SLICE_X28Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.818     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.528    
    SLICE_X28Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.214%)  route 0.691ns (78.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         0.461     2.105    sm/D_states_q[5]
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.150 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.379    fifo_reset_cond/AS[0]
    SLICE_X28Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.818     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.528    
    SLICE_X28Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.433    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.947    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.788ns  (logic 11.604ns (31.542%)  route 25.184ns (68.458%))
  Logic Levels:           34  (CARRY4=10 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.378     7.989    L_reg/M_sm_timer[8]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  L_reg/L_57aa6c24_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.834     8.947    L_reg/L_57aa6c24_remainder0_carry_i_21__1_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.071 f  L_reg/L_57aa6c24_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.662     9.734    L_reg/L_57aa6c24_remainder0_carry_i_18__1_n_0
    SLICE_X44Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.886 f  L_reg/L_57aa6c24_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.568    L_reg/L_57aa6c24_remainder0_carry_i_20__1_n_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.928 r  L_reg/L_57aa6c24_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.968    11.896    L_reg/L_57aa6c24_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.222 r  L_reg/L_57aa6c24_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.222    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.755 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.091 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.692    13.784    L_reg/L_57aa6c24_remainder0_3[8]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.295    14.079 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.050    15.129    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.253 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.710    15.962    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.086 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.887    16.974    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.150    17.124 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.005    18.129    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.483 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.945    19.428    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.348    19.776 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.099    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.606 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.606    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.720    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.054 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.825    21.879    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.050    23.505    L_reg/i__carry_i_14__1_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.629 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.308    L_reg/i__carry_i_25__3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.432 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.822    25.254    L_reg/i__carry_i_14__1_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.378 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    26.204    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.356 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.009    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.335 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.335    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.868 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.868    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.985 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.985    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.102 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.102    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.321 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.922    29.242    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.620    30.157    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.281 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    30.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.124    30.990 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.751    31.741    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.865 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.050    32.915    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.152    33.067 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.116    38.183    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.943 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.943    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.647ns  (logic 11.600ns (31.653%)  route 25.047ns (68.347%))
  Logic Levels:           34  (CARRY4=10 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.378     7.989    L_reg/M_sm_timer[8]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  L_reg/L_57aa6c24_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.834     8.947    L_reg/L_57aa6c24_remainder0_carry_i_21__1_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.071 f  L_reg/L_57aa6c24_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.662     9.734    L_reg/L_57aa6c24_remainder0_carry_i_18__1_n_0
    SLICE_X44Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.886 f  L_reg/L_57aa6c24_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.568    L_reg/L_57aa6c24_remainder0_carry_i_20__1_n_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.928 r  L_reg/L_57aa6c24_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.968    11.896    L_reg/L_57aa6c24_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.222 r  L_reg/L_57aa6c24_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.222    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.755 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.091 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.692    13.784    L_reg/L_57aa6c24_remainder0_3[8]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.295    14.079 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.050    15.129    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.253 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.710    15.962    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.086 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.887    16.974    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.150    17.124 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.005    18.129    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.483 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.945    19.428    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.348    19.776 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.099    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.606 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.606    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.720    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.054 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.825    21.879    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.050    23.505    L_reg/i__carry_i_14__1_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.629 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.308    L_reg/i__carry_i_25__3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.432 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.822    25.254    L_reg/i__carry_i_14__1_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.378 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    26.204    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.356 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.009    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.335 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.335    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.868 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.868    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.985 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.985    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.102 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.102    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.321 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.922    29.242    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.620    30.157    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.281 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    30.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.124    30.990 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.751    31.741    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.865 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.052    32.917    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I2_O)        0.152    33.069 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.977    38.045    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.802 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.802    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.607ns  (logic 11.370ns (31.061%)  route 25.237ns (68.939%))
  Logic Levels:           34  (CARRY4=10 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.378     7.989    L_reg/M_sm_timer[8]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  L_reg/L_57aa6c24_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.834     8.947    L_reg/L_57aa6c24_remainder0_carry_i_21__1_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.071 f  L_reg/L_57aa6c24_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.662     9.734    L_reg/L_57aa6c24_remainder0_carry_i_18__1_n_0
    SLICE_X44Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.886 f  L_reg/L_57aa6c24_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.568    L_reg/L_57aa6c24_remainder0_carry_i_20__1_n_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.928 r  L_reg/L_57aa6c24_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.968    11.896    L_reg/L_57aa6c24_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.222 r  L_reg/L_57aa6c24_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.222    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.755 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.091 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.692    13.784    L_reg/L_57aa6c24_remainder0_3[8]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.295    14.079 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.050    15.129    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.253 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.710    15.962    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.086 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.887    16.974    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.150    17.124 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.005    18.129    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.483 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.945    19.428    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.348    19.776 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.099    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.606 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.606    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.720    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.054 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.825    21.879    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.050    23.505    L_reg/i__carry_i_14__1_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.629 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.308    L_reg/i__carry_i_25__3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.432 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.822    25.254    L_reg/i__carry_i_14__1_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.378 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    26.204    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.356 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.009    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.335 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.335    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.868 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.868    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.985 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.985    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.102 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.102    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.321 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.922    29.242    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.537 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.620    30.157    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.281 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    30.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.124    30.990 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.848    31.838    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I4_O)        0.124    31.962 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.094    33.056    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.124    33.180 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.027    38.207    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.762 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.762    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.274ns  (logic 11.368ns (31.340%)  route 24.906ns (68.660%))
  Logic Levels:           34  (CARRY4=10 LUT2=1 LUT3=8 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.378     7.989    L_reg/M_sm_timer[8]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  L_reg/L_57aa6c24_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.834     8.947    L_reg/L_57aa6c24_remainder0_carry_i_21__1_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.071 f  L_reg/L_57aa6c24_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.662     9.734    L_reg/L_57aa6c24_remainder0_carry_i_18__1_n_0
    SLICE_X44Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.886 f  L_reg/L_57aa6c24_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.568    L_reg/L_57aa6c24_remainder0_carry_i_20__1_n_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.928 r  L_reg/L_57aa6c24_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.968    11.896    L_reg/L_57aa6c24_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.222 r  L_reg/L_57aa6c24_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.222    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.755 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.091 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.692    13.784    L_reg/L_57aa6c24_remainder0_3[8]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.295    14.079 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.050    15.129    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.253 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.710    15.962    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.086 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.887    16.974    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.150    17.124 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.005    18.129    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.483 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.945    19.428    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.348    19.776 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.099    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.606 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.606    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.720    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.054 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.825    21.879    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.050    23.505    L_reg/i__carry_i_14__1_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.629 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.308    L_reg/i__carry_i_25__3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.432 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.822    25.254    L_reg/i__carry_i_14__1_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.378 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    26.204    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.356 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.009    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.335 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.335    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.868 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.868    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.985 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.985    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.102 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.102    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.321 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.922    29.242    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.537 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.620    30.157    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.281 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    30.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.124    30.990 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.848    31.838    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I4_O)        0.124    31.962 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.252    33.214    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y2          LUT3 (Prop_lut3_I1_O)        0.124    33.338 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.538    37.876    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.429 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.429    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.204ns  (logic 11.359ns (31.375%)  route 24.845ns (68.625%))
  Logic Levels:           34  (CARRY4=10 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.378     7.989    L_reg/M_sm_timer[8]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  L_reg/L_57aa6c24_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.834     8.947    L_reg/L_57aa6c24_remainder0_carry_i_21__1_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.071 f  L_reg/L_57aa6c24_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.662     9.734    L_reg/L_57aa6c24_remainder0_carry_i_18__1_n_0
    SLICE_X44Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.886 f  L_reg/L_57aa6c24_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.568    L_reg/L_57aa6c24_remainder0_carry_i_20__1_n_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.928 r  L_reg/L_57aa6c24_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.968    11.896    L_reg/L_57aa6c24_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.222 r  L_reg/L_57aa6c24_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.222    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.755 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.091 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.692    13.784    L_reg/L_57aa6c24_remainder0_3[8]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.295    14.079 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.050    15.129    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.253 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.710    15.962    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.086 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.887    16.974    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.150    17.124 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.005    18.129    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.483 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.945    19.428    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.348    19.776 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.099    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.606 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.606    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.720    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.054 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.825    21.879    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.050    23.505    L_reg/i__carry_i_14__1_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.629 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.308    L_reg/i__carry_i_25__3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.432 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.822    25.254    L_reg/i__carry_i_14__1_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.378 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    26.204    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.356 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.009    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.335 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.335    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.868 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.868    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.985 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.985    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.102 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.102    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.321 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.922    29.242    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.620    30.157    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.281 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    30.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.124    30.990 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.751    31.741    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.865 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.052    32.917    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I0_O)        0.124    33.041 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.775    37.816    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.360 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.360    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.768ns  (logic 11.366ns (31.776%)  route 24.403ns (68.224%))
  Logic Levels:           34  (CARRY4=10 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.378     7.989    L_reg/M_sm_timer[8]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  L_reg/L_57aa6c24_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.834     8.947    L_reg/L_57aa6c24_remainder0_carry_i_21__1_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.071 f  L_reg/L_57aa6c24_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.662     9.734    L_reg/L_57aa6c24_remainder0_carry_i_18__1_n_0
    SLICE_X44Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.886 f  L_reg/L_57aa6c24_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.568    L_reg/L_57aa6c24_remainder0_carry_i_20__1_n_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.928 r  L_reg/L_57aa6c24_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.968    11.896    L_reg/L_57aa6c24_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.222 r  L_reg/L_57aa6c24_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.222    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.755 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.091 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.692    13.784    L_reg/L_57aa6c24_remainder0_3[8]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.295    14.079 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.050    15.129    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.253 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.710    15.962    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.086 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.887    16.974    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.150    17.124 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.005    18.129    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.483 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.945    19.428    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.348    19.776 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.099    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.606 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.606    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.720    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.054 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.825    21.879    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.050    23.505    L_reg/i__carry_i_14__1_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.629 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.308    L_reg/i__carry_i_25__3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.432 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.822    25.254    L_reg/i__carry_i_14__1_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.378 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    26.204    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.356 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.009    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.335 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.335    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.868 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.868    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.985 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.985    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.102 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.102    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.321 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.922    29.242    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.537 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.620    30.157    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.281 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    30.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.124    30.990 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.751    31.741    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.865 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.050    32.915    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I3_O)        0.124    33.039 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.335    37.373    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.924 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.924    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.758ns  (logic 11.663ns (32.616%)  route 24.095ns (67.384%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.911     7.517    L_reg/M_sm_pac[3]
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.669 f  L_reg/L_57aa6c24_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.812     8.481    L_reg/L_57aa6c24_remainder0_carry_i_25_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.807 f  L_reg/L_57aa6c24_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.048     9.856    L_reg/L_57aa6c24_remainder0_carry_i_12_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.008 f  L_reg/L_57aa6c24_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.660    L_reg/L_57aa6c24_remainder0_carry_i_20_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I3_O)        0.354    11.014 r  L_reg/L_57aa6c24_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.859    11.872    L_reg/L_57aa6c24_remainder0_carry__0_i_10_n_0
    SLICE_X60Y7          LUT4 (Prop_lut4_I2_O)        0.332    12.204 r  L_reg/L_57aa6c24_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.204    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.580 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.903 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.863    13.767    L_reg/L_57aa6c24_remainder0[9]
    SLICE_X63Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.073 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.112    15.185    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.309 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.625    15.933    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.057 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.578    16.635    L_reg/i__carry_i_16__0_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.150    16.785 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.107    17.892    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.246 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.101    19.348    L_reg/i__carry_i_11_n_0
    SLICE_X62Y3          LUT2 (Prop_lut2_I1_O)        0.326    19.674 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.285    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.792 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.219 f  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.220    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y4          LUT5 (Prop_lut5_I0_O)        0.306    22.526 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.574    23.101    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.225 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.988    24.213    L_reg/i__carry_i_14_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.365 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.613    24.978    L_reg/i__carry_i_25_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.304 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.807    26.111    L_reg/i__carry_i_20_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.235 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.439    26.673    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.792 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.590    27.383    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.715 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.265    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.504 f  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.319    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.621 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    29.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.904 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    30.726    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    30.850 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.017    31.866    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124    31.990 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.084    33.074    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.148    33.222 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.907    37.129    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.908 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.908    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.671ns  (logic 11.594ns (32.504%)  route 24.076ns (67.496%))
  Logic Levels:           34  (CARRY4=10 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.378     7.989    L_reg/M_sm_timer[8]
    SLICE_X45Y3          LUT3 (Prop_lut3_I2_O)        0.124     8.113 r  L_reg/L_57aa6c24_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.834     8.947    L_reg/L_57aa6c24_remainder0_carry_i_21__1_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.071 f  L_reg/L_57aa6c24_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.662     9.734    L_reg/L_57aa6c24_remainder0_carry_i_18__1_n_0
    SLICE_X44Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.886 f  L_reg/L_57aa6c24_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.568    L_reg/L_57aa6c24_remainder0_carry_i_20__1_n_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.928 r  L_reg/L_57aa6c24_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.968    11.896    L_reg/L_57aa6c24_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.222 r  L_reg/L_57aa6c24_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.222    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.755 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.755    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.872 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.091 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.692    13.784    L_reg/L_57aa6c24_remainder0_3[8]
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.295    14.079 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.050    15.129    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.253 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.710    15.962    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.086 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.887    16.974    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.150    17.124 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.005    18.129    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.483 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.945    19.428    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.348    19.776 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    20.099    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.606 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.606    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.720 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.720    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.054 f  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.825    21.879    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.303    22.182 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.050    23.505    L_reg/i__carry_i_14__1_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.124    23.629 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.308    L_reg/i__carry_i_25__3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I0_O)        0.124    24.432 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.822    25.254    L_reg/i__carry_i_14__1_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.378 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.825    26.204    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.356 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    27.009    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X46Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.335 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.335    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.868 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.868    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.985 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.985    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.102 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.102    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.321 r  timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.922    29.242    timerseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.537 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.620    30.157    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.281 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.585    30.866    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.124    30.990 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.848    31.838    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I4_O)        0.124    31.962 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.094    33.056    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.153    33.209 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.866    37.075    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.826 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.826    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.149ns  (logic 11.432ns (32.525%)  route 23.717ns (67.475%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.911     7.517    L_reg/M_sm_pac[3]
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.669 f  L_reg/L_57aa6c24_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.812     8.481    L_reg/L_57aa6c24_remainder0_carry_i_25_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.807 f  L_reg/L_57aa6c24_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.048     9.856    L_reg/L_57aa6c24_remainder0_carry_i_12_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.008 f  L_reg/L_57aa6c24_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.660    L_reg/L_57aa6c24_remainder0_carry_i_20_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I3_O)        0.354    11.014 r  L_reg/L_57aa6c24_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.859    11.872    L_reg/L_57aa6c24_remainder0_carry__0_i_10_n_0
    SLICE_X60Y7          LUT4 (Prop_lut4_I2_O)        0.332    12.204 r  L_reg/L_57aa6c24_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.204    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.580 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.903 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.863    13.767    L_reg/L_57aa6c24_remainder0[9]
    SLICE_X63Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.073 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.112    15.185    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.309 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.625    15.933    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.057 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.578    16.635    L_reg/i__carry_i_16__0_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.150    16.785 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.107    17.892    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.246 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.101    19.348    L_reg/i__carry_i_11_n_0
    SLICE_X62Y3          LUT2 (Prop_lut2_I1_O)        0.326    19.674 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.285    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.792 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.219 f  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.220    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y4          LUT5 (Prop_lut5_I0_O)        0.306    22.526 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.574    23.101    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.225 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.988    24.213    L_reg/i__carry_i_14_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.365 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.613    24.978    L_reg/i__carry_i_25_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.304 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.807    26.111    L_reg/i__carry_i_20_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.235 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.439    26.673    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.792 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.590    27.383    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.715 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.265    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.504 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.319    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.621 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    29.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.904 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    30.745    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.869 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.830    31.699    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I4_O)        0.124    31.823 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.422    33.245    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.124    33.369 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.358    36.726    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.300 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.300    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.092ns  (logic 11.427ns (32.563%)  route 23.665ns (67.437%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.911     7.517    L_reg/M_sm_pac[3]
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.669 f  L_reg/L_57aa6c24_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.812     8.481    L_reg/L_57aa6c24_remainder0_carry_i_25_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.807 f  L_reg/L_57aa6c24_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.048     9.856    L_reg/L_57aa6c24_remainder0_carry_i_12_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.008 f  L_reg/L_57aa6c24_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.660    L_reg/L_57aa6c24_remainder0_carry_i_20_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I3_O)        0.354    11.014 r  L_reg/L_57aa6c24_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.859    11.872    L_reg/L_57aa6c24_remainder0_carry__0_i_10_n_0
    SLICE_X60Y7          LUT4 (Prop_lut4_I2_O)        0.332    12.204 r  L_reg/L_57aa6c24_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.204    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.580 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.903 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.863    13.767    L_reg/L_57aa6c24_remainder0[9]
    SLICE_X63Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.073 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.112    15.185    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.309 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.625    15.933    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.057 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.578    16.635    L_reg/i__carry_i_16__0_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.150    16.785 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.107    17.892    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.246 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.101    19.348    L_reg/i__carry_i_11_n_0
    SLICE_X62Y3          LUT2 (Prop_lut2_I1_O)        0.326    19.674 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.285    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.792 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.219 f  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.002    22.220    L_reg/L_57aa6c24_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y4          LUT5 (Prop_lut5_I0_O)        0.306    22.526 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.574    23.101    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.225 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.988    24.213    L_reg/i__carry_i_14_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.365 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.613    24.978    L_reg/i__carry_i_25_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.304 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.807    26.111    L_reg/i__carry_i_20_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.235 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.439    26.673    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.119    26.792 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.590    27.383    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.715 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.265    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.504 r  aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.319    aseg_driver/decimal_renderer/L_57aa6c24_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.621 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    29.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    29.904 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    30.726    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    30.850 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.017    31.866    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124    31.990 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.084    33.074    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124    33.198 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.476    36.674    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.242 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.242    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.407ns (63.219%)  route 0.819ns (36.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.819     2.463    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.729 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.729    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.409ns (63.294%)  route 0.817ns (36.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.817     2.463    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.732 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.732    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.407ns (63.118%)  route 0.822ns (36.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.822     2.466    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.732 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.732    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.408ns (62.444%)  route 0.847ns (37.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.847     2.494    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.761 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.761    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.420ns (62.550%)  route 0.850ns (37.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.850     2.496    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.775 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.775    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.360ns (57.671%)  route 0.999ns (42.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           0.999     2.636    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.856 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.856    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.369ns (55.299%)  route 1.106ns (44.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=12, routed)          1.106     2.744    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.972 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.972    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.386ns (55.709%)  route 1.102ns (44.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=8, routed)           1.102     2.739    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.984 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.984    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.409ns (57.393%)  route 1.046ns (42.607%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.354     2.033    aseg_driver/ctr/S[1]
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.045     2.078 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.692     2.770    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.993 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.993    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.423ns (56.465%)  route 1.097ns (43.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.128     1.625 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=10, routed)          1.097     2.722    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.295     4.017 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.017    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.102ns  (logic 1.643ns (26.925%)  route 4.459ns (73.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.122     4.641    reset_cond/butt_reset_IBUF
    SLICE_X49Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.337     6.102    reset_cond/M_reset_cond_in
    SLICE_X59Y6          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y6          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.102ns  (logic 1.643ns (26.925%)  route 4.459ns (73.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.122     4.641    reset_cond/butt_reset_IBUF
    SLICE_X49Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.337     6.102    reset_cond/M_reset_cond_in
    SLICE_X59Y6          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y6          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.675ns  (logic 1.643ns (28.947%)  route 4.032ns (71.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.122     4.641    reset_cond/butt_reset_IBUF
    SLICE_X49Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.911     5.675    reset_cond/M_reset_cond_in
    SLICE_X48Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 1.643ns (29.994%)  route 3.834ns (70.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.122     4.641    reset_cond/butt_reset_IBUF
    SLICE_X49Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.765 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.713     5.477    reset_cond/M_reset_cond_in
    SLICE_X50Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.474ns (34.996%)  route 2.737ns (65.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.737     4.211    butt_cond/sync/D[0]
    SLICE_X48Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.441     4.846    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.653ns (39.834%)  route 2.497ns (60.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.497     4.026    forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.150    forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.435     4.840    forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.640ns (40.925%)  route 2.367ns (59.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.367     3.884    forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.008    forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y31         FDRE                                         r  forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.435     4.840    forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 1.639ns (41.053%)  route 2.353ns (58.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.353     3.867    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.991 r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.991    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.428     4.833    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.975ns  (logic 1.658ns (41.717%)  route 2.317ns (58.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.317     3.851    forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.975 r  forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.975    forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X33Y27         FDRE                                         r  forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.836    forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.624ns (41.429%)  route 2.296ns (58.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.296     3.796    forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.920 r  forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.920    forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.428     4.833    forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.330ns (27.189%)  route 0.883ns (72.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.883     1.168    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.213 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.213    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.836     2.026    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.313ns (23.789%)  route 1.002ns (76.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.002     1.270    forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.315 r  forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.315    forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.816     2.006    forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1767131489[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1767131489[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.319ns (23.957%)  route 1.012ns (76.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.012     1.286    forLoop_idx_0_1767131489[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.331 r  forLoop_idx_0_1767131489[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.331    forLoop_idx_0_1767131489[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1767131489[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.816     2.006    forLoop_idx_0_1767131489[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1767131489[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.347ns (25.330%)  route 1.022ns (74.670%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.022     1.324    forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.369 r  forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.369    forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X33Y27         FDRE                                         r  forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  forLoop_idx_0_1767131489[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.327ns (23.481%)  route 1.066ns (76.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.066     1.348    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.393 r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.393    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.816     2.006    forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  forLoop_idx_0_1574273612[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.242ns (17.298%)  route 1.155ns (82.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.155     1.397    butt_cond/sync/D[0]
    SLICE_X48Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.329ns (23.470%)  route 1.071ns (76.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.071     1.355    forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.400 r  forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.400    forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y31         FDRE                                         r  forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  forLoop_idx_0_1574273612[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.341ns (23.462%)  route 1.114ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.114     1.410    forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.455 r  forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.455    forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.821     2.011    forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  forLoop_idx_0_1767131489[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.331ns (16.847%)  route 1.635ns (83.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.375     1.661    reset_cond/butt_reset_IBUF
    SLICE_X49Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.706 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.261     1.967    reset_cond/M_reset_cond_in
    SLICE_X50Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.063ns  (logic 0.331ns (16.062%)  route 1.731ns (83.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.375     1.661    reset_cond/butt_reset_IBUF
    SLICE_X49Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.706 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.357     2.063    reset_cond/M_reset_cond_in
    SLICE_X48Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





