#
0:cpu1:l1cache1:Read:Req
1:cpu0:l1cache0:Read:Req
12:cpu0:l1cache0:Write:Req
17:cpu1:l1cache1:Write:Req
28:cpu0:l1cache0:Read:Req
29:cpu1:l1cache1:Read:Req
#
2:l1cache0:tol2bus:ReadShared:Req
3:tol2bus:l2cache:ReadShared:Req
4:l1cache1:tol2bus:ReadShared:Req
5:l2cache:membus:ReadShared:Req
6:membus:dram:ReadShared:Req
7:dram:membus:Read:Resp
8:membus:l2cache:Read:Resp
9:l2cache:tol2bus:Read:Resp
10:tol2bus:l1cache0:Read:Resp
13:l1cache0:tol2bus:ReadEx:Req
14:tol2bus:l2cache:ReadEx:Req
15:tol2bus:l1cache1:Read:Resp
18:l1cache1:tol2bus:ReadEx:Req
19:l2cache:membus:ReadEx:Req
20:membus:dram:ReadEx:Req
21:dram:membus:ReadEx:Resp
22:membus:l2cache:ReadEx:Resp
23:l2cache:tol2bus:ReadEx:Resp
24:tol2bus:l1cache0:ReadEx:Resp
26:tol2bus:l1cache1:ReadEx:Resp
32:l1cache1:tol2bus:CleanEvict:Req
33:tol2bus:l2cache:CleanEvict:Req
34:l1cache0:tol2bus:CleanEvict:Req
35:l1cache0:cpu0:CleanEvict:Req
36:l1cache0:cpu0:WritebackDirty:Req
37:l1cache0:tol2bus:WritebackDirty:Req
38:tol2bus:l2cache:WritebackDirty:Req
39:l1cache1:cpu1:WritebackDirty:Req
40:l1cache1:tol2bus:WritebackDirty:Req
41:l1cache1:cpu1:CleanEvict:Req
42:l2cache:tol2bus:CleanEvict:Req
43:tol2bus:l1cache0:CleanEvict:Req
44:tol2bus:l1cache1:CleanEvict:Req
45:l2cache:membus:CleanEvict:Req
46:l2cache:tol2bus:WritebackDirty:Req
47:l2cache:membus:WritebackDirty:Req
48:membus:dram:WritebackDirty:Req
49:tol2bus:l1cache1:ReadShared:Req
50:l1cache1:cpu1:ReadShared:Req
51:tol2bus:l1cache0:ReadShared:Req
52:l1cache0:cpu0:ReadShared:Req
53:l1cache0:tol2bus:Read:Resp
54:l1cache1:tol2bus:Upgrade:Req
55:tol2bus:l2cache:Upgrade:Req
56:l2cache:membus:Upgrade:Req
57:tol2bus:l1cache0:Upgrade:Req
58:l1cache0:cpu0:Upgrade:Req
59:l1cache0:tol2bus:Upgrade:Resp
60:tol2bus:l1cache1:Upgrade:Resp
61:tol2bus:l1cache0:ReadEx:Req
62:l1cache0:cpu0:ReadEx:Req
63:l1cache0:tol2bus:ReadEx:Resp
64:l1cache0:tol2bus:Upgrade:Req
65:tol2bus:l1cache1:Upgrade:Req
66:l1cache1:cpu1:Upgrade:Req
67:l2cache:tol2bus:Upgrade:Resp
68:tol2bus:l1cache0:Upgrade:Resp
69:l1cache1:tol2bus:Read:Resp
70:l1cache1:tol2bus:Upgrade:Resp
71:tol2bus:l1cache1:ReadEx:Req
72:l1cache1:cpu1:ReadEx:Req
73:l1cache1:tol2bus:ReadEx:Resp
74:cpu2:icache2:Read:Req
75:l1cache2:tol2bus:ReadShared:Req
76:tol2bus:l1cache2:Read:Resp
77:icache2:cpu2:Read:Resp
78:cpu2:dcache2:Read:Req
79:dcache2:cpu2:Read:Resp
80:cpu2:dcache2:Write:Req
81:l1cache2:tol2bus:Upgrade:Req
82:tol2bus:l1cache2:Upgrade:Resp
83:dcache2:cpu2:Write:Resp
84:l1cache2:tol2bus:ReadEx:Req
85:tol2bus:l1cache2:ReadEx:Resp
86:tol2bus:l1cache2:Upgrade:Req
87:dcache2:cpu2:Upgrade:Req
88:tol2bus:l1cache2:ReadShared:Req
89:dcache2:cpu2:ReadShared:Req
90:l1cache2:tol2bus:Read:Resp
91:l1cache2:tol2bus:Upgrade:Resp
92:l1cache2:tol2bus:CleanEvict:Req
93:tol2bus:l1cache2:ReadEx:Req
94:dcache2:cpu2:ReadEx:Req
95:l1cache2:tol2bus:ReadEx:Resp
96:dcache2:cpu2:WritebackDirty:Req
97:l1cache2:tol2bus:WritebackDirty:Req
#
16:l1cache1:cpu1:Read:Resp
11:l1cache0:cpu0:Read:Resp
25:l1cache0:cpu0:Write:Resp
27:l1cache1:cpu1:Write:Resp
30:l1cache0:cpu0:Read:Resp
31:l1cache1:cpu1:Read:Resp
#