Info: Starting: Create simulation model
Info: qsys-generate /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation --family="Cyclone V" --part=5CGXFC9D6F27C7
Progress: Loading MMTest/mm.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding master_read [master_template 1.0]
Progress: Parameterizing module master_read
Progress: Adding master_write [master_template 1.0]
Progress: Parameterizing module master_write
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mm: Generating mm "mm" for SIM_VERILOG
Info: master_read: "mm" instantiated master_template "master_read"
Info: onchip_memory2_0: Starting RTL generation for module 'mm_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mm_onchip_memory2_0 --dir=/tmp/alt8140_2517896216556449602.dir/0007_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8140_2517896216556449602.dir/0007_onchip_memory2_0_gen//mm_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8140_2517896216556449602.dir/0007_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'mm_onchip_memory2_0'
Info: onchip_memory2_0: "mm" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "mm" instantiated altera_reset_controller "rst_controller"
Info: master_read_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_read_avalon_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: master_read_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_read_avalon_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: mm: Done "mm" with 18 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/mm.spd --output-directory=/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/mm.spd --output-directory=/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	17 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm.qsys --block-symbol-file --output-directory=/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm --family="Cyclone V" --part=5CGXFC9D6F27C7
Progress: Loading MMTest/mm.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding master_read [master_template 1.0]
Progress: Parameterizing module master_read
Progress: Adding master_write [master_template 1.0]
Progress: Parameterizing module master_write
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm.qsys --synthesis=VERILOG --output-directory=/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis --family="Cyclone V" --part=5CGXFC9D6F27C7
Progress: Loading MMTest/mm.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding master_read [master_template 1.0]
Progress: Parameterizing module master_read
Progress: Adding master_write [master_template 1.0]
Progress: Parameterizing module master_write
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mm: Generating mm "mm" for QUARTUS_SYNTH
Info: master_read: "mm" instantiated master_template "master_read"
Info: onchip_memory2_0: Starting RTL generation for module 'mm_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mm_onchip_memory2_0 --dir=/tmp/alt8140_2517896216556449602.dir/0022_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8140_2517896216556449602.dir/0022_onchip_memory2_0_gen//mm_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'mm_onchip_memory2_0'
Info: onchip_memory2_0: "mm" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "mm" instantiated altera_reset_controller "rst_controller"
Info: master_read_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_read_avalon_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: master_read_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_read_avalon_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: mm: Done "mm" with 18 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
