OpenROAD 7f6c37aa57467242807155c654deb350022d75c1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/peripheral_unit_4/runs/RUN_2023.06.13_18.49.51/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   peripheral_unit
Die area:                 ( 0 0 ) ( 858455 869175 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     95159
Number of terminals:      288
Number of snets:          2
Number of nets:           36374

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
[INFO DRT-0164] Number of unique instances = 332.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1317815.
[INFO DRT-0033] mcon shape region query size = 1157220.
[INFO DRT-0033] met1 shape region query size = 280452.
[INFO DRT-0033] via shape region query size = 7800.
[INFO DRT-0033] met2 shape region query size = 4790.
[INFO DRT-0033] via2 shape region query size = 6240.
[INFO DRT-0033] met3 shape region query size = 4856.
[INFO DRT-0033] via3 shape region query size = 6240.
[INFO DRT-0033] met4 shape region query size = 1580.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1319 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 314 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0084]   Complete 23262 groups.
#scanned instances     = 95159
#unique  instances     = 332
#stdCellGenAp          = 9980
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 7649
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 124766
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:43, elapsed time = 00:06:43, memory = 580.98 (MB), peak = 602.88 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     289863

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 124 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 125 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 102071.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 80991.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 43049.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2727.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 800.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 145920 vertical wires in 3 frboxes and 83720 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14180 vertical wires in 3 frboxes and 28721 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1054.71 (MB), peak = 1054.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.82 (MB), peak = 1054.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:01:24, memory = 1616.05 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:03:00, memory = 2666.52 (MB).
    Completing 30% with 4016 violations.
    elapsed time = 00:04:07, memory = 3053.75 (MB).
    Completing 40% with 4016 violations.
    elapsed time = 00:06:03, memory = 3054.79 (MB).
    Completing 50% with 4016 violations.
    elapsed time = 00:07:26, memory = 3078.70 (MB).
    Completing 60% with 8778 violations.
    elapsed time = 00:09:08, memory = 3102.66 (MB).
    Completing 70% with 8778 violations.
    elapsed time = 00:11:12, memory = 3102.87 (MB).
    Completing 80% with 13104 violations.
    elapsed time = 00:12:34, memory = 3151.85 (MB).
    Completing 90% with 13104 violations.
    elapsed time = 00:14:34, memory = 3151.97 (MB).
    Completing 100% with 18225 violations.
    elapsed time = 00:16:08, memory = 3166.92 (MB).
[INFO DRT-0199]   Number of violations = 26739.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     73      0      0      0      0      0
Metal Spacing      339      0   3517      0    450      4      0
Min Hole             0      0     17      0      0      0      0
NS Metal             7      0      2      0      0      0      0
Recheck              7      0   5696      0   2619    174     18
Short                0      1  12734      4   1061     16      0
[INFO DRT-0267] cpu time = 00:16:10, elapsed time = 00:16:10, memory = 3166.98 (MB), peak = 3167.05 (MB)
Total wire length = 1204601 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 550845 um.
Total wire length on LAYER met2 = 513306 um.
Total wire length on LAYER met3 = 95079 um.
Total wire length on LAYER met4 = 45051 um.
Total wire length on LAYER met5 = 318 um.
Total number of vias = 272348.
Up-via summary (total 272348):.

-------------------------
 FR_MASTERSLICE         0
            li1    125131
           met1    140608
           met2      5149
           met3      1456
           met4         4
-------------------------
                   272348


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 26739 violations.
    elapsed time = 00:01:08, memory = 3167.05 (MB).
    Completing 20% with 26739 violations.
    elapsed time = 00:02:38, memory = 3167.05 (MB).
    Completing 30% with 22793 violations.
    elapsed time = 00:03:23, memory = 3167.05 (MB).
    Completing 40% with 22793 violations.
    elapsed time = 00:05:20, memory = 3167.05 (MB).
    Completing 50% with 22793 violations.
    elapsed time = 00:06:51, memory = 3183.03 (MB).
    Completing 60% with 18248 violations.
    elapsed time = 00:08:10, memory = 3183.25 (MB).
    Completing 70% with 18248 violations.
    elapsed time = 00:09:49, memory = 3183.34 (MB).
    Completing 80% with 14280 violations.
    elapsed time = 00:10:38, memory = 3183.34 (MB).
    Completing 90% with 14280 violations.
    elapsed time = 00:12:16, memory = 3183.34 (MB).
    Completing 100% with 10566 violations.
    elapsed time = 00:13:32, memory = 3183.34 (MB).
[INFO DRT-0199]   Number of violations = 12037.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         13      0      0      0      0      0
Metal Spacing        0   1734      0    233      3      0
Recheck              0    164      0      0    862    445
Short                0   8191      1    391      0      0
[INFO DRT-0267] cpu time = 00:13:34, elapsed time = 00:13:34, memory = 3189.27 (MB), peak = 3189.34 (MB)
Total wire length = 1193440 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 546591 um.
Total wire length on LAYER met2 = 506856 um.
Total wire length on LAYER met3 = 94773 um.
Total wire length on LAYER met4 = 44897 um.
Total wire length on LAYER met5 = 322 um.
Total number of vias = 270435.
Up-via summary (total 270435):.

-------------------------
 FR_MASTERSLICE         0
            li1    125079
           met1    138812
           met2      5103
           met3      1437
           met4         4
-------------------------
                   270435


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12037 violations.
    elapsed time = 00:01:05, memory = 3189.34 (MB).
    Completing 20% with 12037 violations.
    elapsed time = 00:02:33, memory = 3189.34 (MB).
    Completing 30% with 11590 violations.
    elapsed time = 00:03:12, memory = 3189.34 (MB).
    Completing 40% with 11590 violations.
    elapsed time = 00:04:47, memory = 3189.34 (MB).
    Completing 50% with 11590 violations.
    elapsed time = 00:06:26, memory = 3189.34 (MB).
    Completing 60% with 10590 violations.
    elapsed time = 00:07:31, memory = 3189.34 (MB).
    Completing 70% with 10590 violations.
    elapsed time = 00:08:56, memory = 3189.34 (MB).
    Completing 80% with 10154 violations.
    elapsed time = 00:09:54, memory = 3189.34 (MB).
    Completing 90% with 10154 violations.
    elapsed time = 00:11:39, memory = 3189.34 (MB).
    Completing 100% with 9483 violations.
    elapsed time = 00:12:53, memory = 3189.34 (MB).
[INFO DRT-0199]   Number of violations = 10561.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          7      0      1      0      0      0
Metal Spacing        0   1445      0    175      2      0
Recheck              0    301      0      0    438    339
Short                0   7531      1    321      0      0
[INFO DRT-0267] cpu time = 00:12:56, elapsed time = 00:12:56, memory = 3189.34 (MB), peak = 3189.34 (MB)
Total wire length = 1190164 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 545183 um.
Total wire length on LAYER met2 = 504912 um.
Total wire length on LAYER met3 = 94852 um.
Total wire length on LAYER met4 = 44894 um.
Total wire length on LAYER met5 = 321 um.
Total number of vias = 269833.
Up-via summary (total 269833):.

-------------------------
 FR_MASTERSLICE         0
            li1    125079
           met1    138238
           met2      5085
           met3      1427
           met4         4
-------------------------
                   269833


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 10561 violations.
    elapsed time = 00:01:33, memory = 3189.34 (MB).
    Completing 20% with 10561 violations.
    elapsed time = 00:03:01, memory = 3189.34 (MB).
    Completing 30% with 8793 violations.
    elapsed time = 00:03:37, memory = 3189.34 (MB).
    Completing 40% with 8793 violations.
    elapsed time = 00:05:10, memory = 3204.81 (MB).
    Completing 50% with 8793 violations.
    elapsed time = 00:05:58, memory = 3204.89 (MB).
    Completing 60% with 6305 violations.
    elapsed time = 00:07:15, memory = 3204.89 (MB).
    Completing 70% with 6305 violations.
    elapsed time = 00:08:29, memory = 3204.89 (MB).
    Completing 80% with 4219 violations.
    elapsed time = 00:09:09, memory = 3204.89 (MB).
    Completing 90% with 4219 violations.
    elapsed time = 00:10:46, memory = 3204.89 (MB).
    Completing 100% with 1347 violations.
    elapsed time = 00:11:37, memory = 3204.89 (MB).
[INFO DRT-0199]   Number of violations = 1347.
Viol/Layer        mcon   met1    via   met2
Cut Spacing          2      0      2      0
Metal Spacing        0    389      0     56
Min Hole             0      1      0      1
Short                0    836      1     59
[INFO DRT-0267] cpu time = 00:11:38, elapsed time = 00:11:38, memory = 3204.89 (MB), peak = 3204.89 (MB)
Total wire length = 1188007 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 518660 um.
Total wire length on LAYER met2 = 504797 um.
Total wire length on LAYER met3 = 119019 um.
Total wire length on LAYER met4 = 45208 um.
Total wire length on LAYER met5 = 321 um.
Total number of vias = 274597.
Up-via summary (total 274597):.

-------------------------
 FR_MASTERSLICE         0
            li1    125079
           met1    138955
           met2      9081
           met3      1478
           met4         4
-------------------------
                   274597


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1347 violations.
    elapsed time = 00:00:14, memory = 3204.89 (MB).
    Completing 20% with 1347 violations.
    elapsed time = 00:00:47, memory = 3204.89 (MB).
    Completing 30% with 962 violations.
    elapsed time = 00:00:51, memory = 3204.89 (MB).
    Completing 40% with 962 violations.
    elapsed time = 00:01:08, memory = 3204.89 (MB).
    Completing 50% with 962 violations.
    elapsed time = 00:01:26, memory = 3204.89 (MB).
    Completing 60% with 737 violations.
    elapsed time = 00:01:45, memory = 3204.89 (MB).
    Completing 70% with 737 violations.
    elapsed time = 00:01:58, memory = 3204.89 (MB).
    Completing 80% with 417 violations.
    elapsed time = 00:02:02, memory = 3204.89 (MB).
    Completing 90% with 417 violations.
    elapsed time = 00:02:29, memory = 3204.89 (MB).
    Completing 100% with 96 violations.
    elapsed time = 00:02:40, memory = 3204.89 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     29      3
Short                0     63      0
[INFO DRT-0267] cpu time = 00:02:41, elapsed time = 00:02:41, memory = 3204.89 (MB), peak = 3204.89 (MB)
Total wire length = 1187865 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 517091 um.
Total wire length on LAYER met2 = 504806 um.
Total wire length on LAYER met3 = 120471 um.
Total wire length on LAYER met4 = 45174 um.
Total wire length on LAYER met5 = 321 um.
Total number of vias = 274735.
Up-via summary (total 274735):.

-------------------------
 FR_MASTERSLICE         0
            li1    125079
           met1    138921
           met2      9255
           met3      1476
           met4         4
-------------------------
                   274735


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:03, memory = 3204.89 (MB).
    Completing 30% with 80 violations.
    elapsed time = 00:00:03, memory = 3204.89 (MB).
    Completing 40% with 80 violations.
    elapsed time = 00:00:03, memory = 3204.89 (MB).
    Completing 50% with 80 violations.
    elapsed time = 00:00:07, memory = 3204.89 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:09, memory = 3204.89 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:09, memory = 3204.89 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:10, memory = 3204.89 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:18, memory = 3204.89 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:19, memory = 3204.89 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3204.89 (MB), peak = 3204.89 (MB)
Total wire length = 1187855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 517111 um.
Total wire length on LAYER met2 = 504798 um.
Total wire length on LAYER met3 = 120448 um.
Total wire length on LAYER met4 = 45174 um.
Total wire length on LAYER met5 = 321 um.
Total number of vias = 274718.
Up-via summary (total 274718):.

-------------------------
 FR_MASTERSLICE         0
            li1    125079
           met1    138912
           met2      9247
           met3      1476
           met4         4
-------------------------
                   274718


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:03, memory = 3204.89 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:03, memory = 3204.89 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3204.89 (MB), peak = 3204.89 (MB)
Total wire length = 1187852 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 517108 um.
Total wire length on LAYER met2 = 504798 um.
Total wire length on LAYER met3 = 120448 um.
Total wire length on LAYER met4 = 45174 um.
Total wire length on LAYER met5 = 321 um.
Total number of vias = 274718.
Up-via summary (total 274718):.

-------------------------
 FR_MASTERSLICE         0
            li1    125079
           met1    138912
           met2      9247
           met3      1476
           met4         4
-------------------------
                   274718


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 3204.89 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 3204.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 3204.89 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3204.89 (MB), peak = 3204.89 (MB)
Total wire length = 1187850 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 517091 um.
Total wire length on LAYER met2 = 504781 um.
Total wire length on LAYER met3 = 120454 um.
Total wire length on LAYER met4 = 45202 um.
Total wire length on LAYER met5 = 321 um.
Total number of vias = 274726.
Up-via summary (total 274726):.

-------------------------
 FR_MASTERSLICE         0
            li1    125079
           met1    138916
           met2      9249
           met3      1478
           met4         4
-------------------------
                   274726


[INFO DRT-0198] Complete detail routing.
Total wire length = 1187850 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 517091 um.
Total wire length on LAYER met2 = 504781 um.
Total wire length on LAYER met3 = 120454 um.
Total wire length on LAYER met4 = 45202 um.
Total wire length on LAYER met5 = 321 um.
Total number of vias = 274726.
Up-via summary (total 274726):.

-------------------------
 FR_MASTERSLICE         0
            li1    125079
           met1    138916
           met2      9249
           met3      1478
           met4         4
-------------------------
                   274726


[INFO DRT-0267] cpu time = 00:57:27, elapsed time = 00:57:28, memory = 3204.89 (MB), peak = 3204.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/peripheral_unit_4/runs/RUN_2023.06.13_18.49.51/results/routing/peripheral_unit.odb'…
Writing netlist to '/openlane/designs/peripheral_unit_4/runs/RUN_2023.06.13_18.49.51/results/routing/peripheral_unit.nl.v'…
Writing powered netlist to '/openlane/designs/peripheral_unit_4/runs/RUN_2023.06.13_18.49.51/results/routing/peripheral_unit.pnl.v'…
Writing layout to '/openlane/designs/peripheral_unit_4/runs/RUN_2023.06.13_18.49.51/results/routing/peripheral_unit.def'…
