// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "08/18/2023 22:42:55"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module spi_oled (
	clk,
	rst_n,
	oled_cs,
	oled_sck,
	oled_rst,
	oled_dc,
	oled_mosi);
input 	clk;
input 	rst_n;
output 	oled_cs;
output 	oled_sck;
output 	oled_rst;
output 	oled_dc;
output 	oled_mosi;

// Design Ports Information
// oled_cs	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oled_sck	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oled_rst	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oled_dc	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oled_mosi	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("spi_oled_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \oled_cs~output_o ;
wire \oled_sck~output_o ;
wire \oled_rst~output_o ;
wire \oled_dc~output_o ;
wire \oled_mosi~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst_n~input_o ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \clk_delay~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \clk_delay~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \clk_delay~1_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \spi_clk~q ;
wire \rst_n~inputclkctrl_outclk ;
wire \my_spi_master|always1~5_combout ;
wire \my_spi_master|sequence_cntr[3]~17 ;
wire \my_spi_master|sequence_cntr[4]~18_combout ;
wire \~GND~combout ;
wire \my_spi_master|sequence_cntr[0]~10_combout ;
wire \my_spi_master|always1~2_combout ;
wire \my_spi_master|sequence_cntr[4]~19 ;
wire \my_spi_master|sequence_cntr[5]~20_combout ;
wire \my_spi_master|sequence_cntr[5]~21 ;
wire \my_spi_master|sequence_cntr[6]~22_combout ;
wire \my_spi_master|sequence_cntr[6]~23 ;
wire \my_spi_master|sequence_cntr[7]~24_combout ;
wire \my_spi_master|always1~0_combout ;
wire \my_spi_master|always1~1_combout ;
wire \my_spi_master|always1~3_combout ;
wire \my_spi_master|always1~8_combout ;
wire \my_spi_master|ed_spi_clk|falling[0]~0_combout ;
wire \my_spi_master|sequence_cntr[0]~8_combout ;
wire \my_spi_master|LessThan0~0_combout ;
wire \my_spi_master|always1~4_combout ;
wire \ssd1306_ctrl_u0|state_save[0]~2_combout ;
wire \ssd1306_ctrl_u0|send_cnt[0]~12_combout ;
wire \ssd1306_ctrl_u0|Equal2~4_combout ;
wire \ssd1306_ctrl_u0|send_cnt[7]~27 ;
wire \ssd1306_ctrl_u0|send_cnt[8]~30_combout ;
wire \ssd1306_ctrl_u0|Equal6~0_combout ;
wire \ssd1306_ctrl_u0|Equal2~2_combout ;
wire \ssd1306_ctrl_u0|Selector14~0_combout ;
wire \ssd1306_ctrl_u0|send_data~7_combout ;
wire \ssd1306_ctrl_u0|Equal4~0_combout ;
wire \ssd1306_ctrl_u0|Mux45~6_combout ;
wire \ssd1306_ctrl_u0|Equal0~6_combout ;
wire \ssd1306_ctrl_u0|Add0~15 ;
wire \ssd1306_ctrl_u0|Add0~16_combout ;
wire \ssd1306_ctrl_u0|Mux15~0_combout ;
wire \ssd1306_ctrl_u0|Mux45~5_combout ;
wire \ssd1306_ctrl_u0|cnt_delay[23]~0_combout ;
wire \ssd1306_ctrl_u0|Add0~17 ;
wire \ssd1306_ctrl_u0|Add0~18_combout ;
wire \ssd1306_ctrl_u0|Mux14~0_combout ;
wire \ssd1306_ctrl_u0|Add0~19 ;
wire \ssd1306_ctrl_u0|Add0~20_combout ;
wire \ssd1306_ctrl_u0|Add0~21 ;
wire \ssd1306_ctrl_u0|Add0~22_combout ;
wire \ssd1306_ctrl_u0|Mux12~0_combout ;
wire \ssd1306_ctrl_u0|Add0~23 ;
wire \ssd1306_ctrl_u0|Add0~24_combout ;
wire \ssd1306_ctrl_u0|Add0~25 ;
wire \ssd1306_ctrl_u0|Add0~26_combout ;
wire \ssd1306_ctrl_u0|Add0~27 ;
wire \ssd1306_ctrl_u0|Add0~28_combout ;
wire \ssd1306_ctrl_u0|Mux9~0_combout ;
wire \ssd1306_ctrl_u0|Add0~29 ;
wire \ssd1306_ctrl_u0|Add0~30_combout ;
wire \ssd1306_ctrl_u0|Add0~31 ;
wire \ssd1306_ctrl_u0|Add0~32_combout ;
wire \ssd1306_ctrl_u0|Add0~33 ;
wire \ssd1306_ctrl_u0|Add0~34_combout ;
wire \ssd1306_ctrl_u0|Add0~35 ;
wire \ssd1306_ctrl_u0|Add0~36_combout ;
wire \ssd1306_ctrl_u0|Mux5~0_combout ;
wire \ssd1306_ctrl_u0|Add0~37 ;
wire \ssd1306_ctrl_u0|Add0~38_combout ;
wire \ssd1306_ctrl_u0|Mux4~0_combout ;
wire \ssd1306_ctrl_u0|Add0~39 ;
wire \ssd1306_ctrl_u0|Add0~40_combout ;
wire \ssd1306_ctrl_u0|Add0~41 ;
wire \ssd1306_ctrl_u0|Add0~42_combout ;
wire \ssd1306_ctrl_u0|Add0~43 ;
wire \ssd1306_ctrl_u0|Add0~44_combout ;
wire \ssd1306_ctrl_u0|Mux1~2_combout ;
wire \ssd1306_ctrl_u0|Add0~45 ;
wire \ssd1306_ctrl_u0|Add0~46_combout ;
wire \ssd1306_ctrl_u0|Equal0~0_combout ;
wire \ssd1306_ctrl_u0|Equal0~1_combout ;
wire \ssd1306_ctrl_u0|Equal0~2_combout ;
wire \ssd1306_ctrl_u0|Equal0~3_combout ;
wire \ssd1306_ctrl_u0|Equal0~4_combout ;
wire \ssd1306_ctrl_u0|Add0~0_combout ;
wire \ssd1306_ctrl_u0|Mux23~0_combout ;
wire \ssd1306_ctrl_u0|Add0~1 ;
wire \ssd1306_ctrl_u0|Add0~2_combout ;
wire \ssd1306_ctrl_u0|Add0~3 ;
wire \ssd1306_ctrl_u0|Add0~4_combout ;
wire \ssd1306_ctrl_u0|Add0~5 ;
wire \ssd1306_ctrl_u0|Add0~6_combout ;
wire \ssd1306_ctrl_u0|Add0~7 ;
wire \ssd1306_ctrl_u0|Add0~8_combout ;
wire \ssd1306_ctrl_u0|Add0~9 ;
wire \ssd1306_ctrl_u0|Add0~10_combout ;
wire \ssd1306_ctrl_u0|Add0~11 ;
wire \ssd1306_ctrl_u0|Add0~12_combout ;
wire \ssd1306_ctrl_u0|Mux17~0_combout ;
wire \ssd1306_ctrl_u0|Add0~13 ;
wire \ssd1306_ctrl_u0|Add0~14_combout ;
wire \ssd1306_ctrl_u0|Equal0~5_combout ;
wire \ssd1306_ctrl_u0|Equal0~7_combout ;
wire \ssd1306_ctrl_u0|Mux45~3_combout ;
wire \ssd1306_ctrl_u0|Mux45~4_combout ;
wire \ssd1306_ctrl_u0|send_cnt[0]~11_combout ;
wire \my_spi_master|Equal3~0_combout ;
wire \ssd1306_ctrl_u0|Equal2~0_combout ;
wire \ssd1306_ctrl_u0|Equal2~1_combout ;
wire \ssd1306_ctrl_u0|Equal3~0_combout ;
wire \ssd1306_ctrl_u0|Selector13~0_combout ;
wire \ssd1306_ctrl_u0|state_main[2]~3_combout ;
wire \ssd1306_ctrl_u0|send_cnt[0]~29_combout ;
wire \ssd1306_ctrl_u0|send_cnt[0]~36_combout ;
wire \ssd1306_ctrl_u0|send_cnt[0]~37_combout ;
wire \ssd1306_ctrl_u0|send_cnt[8]~31 ;
wire \ssd1306_ctrl_u0|send_cnt[9]~32_combout ;
wire \ssd1306_ctrl_u0|send_cnt[9]~33 ;
wire \ssd1306_ctrl_u0|send_cnt[10]~34_combout ;
wire \ssd1306_ctrl_u0|Equal2~3_combout ;
wire \ssd1306_ctrl_u0|Equal1~0_combout ;
wire \ssd1306_ctrl_u0|send_cnt[0]~28_combout ;
wire \ssd1306_ctrl_u0|send_cnt[0]~13 ;
wire \ssd1306_ctrl_u0|send_cnt[1]~14_combout ;
wire \ssd1306_ctrl_u0|send_cnt[1]~15 ;
wire \ssd1306_ctrl_u0|send_cnt[2]~16_combout ;
wire \ssd1306_ctrl_u0|send_cnt[2]~17 ;
wire \ssd1306_ctrl_u0|send_cnt[3]~18_combout ;
wire \ssd1306_ctrl_u0|send_cnt[3]~19 ;
wire \ssd1306_ctrl_u0|send_cnt[4]~20_combout ;
wire \ssd1306_ctrl_u0|send_cnt[4]~21 ;
wire \ssd1306_ctrl_u0|send_cnt[5]~22_combout ;
wire \ssd1306_ctrl_u0|send_cnt[5]~23 ;
wire \ssd1306_ctrl_u0|send_cnt[6]~24_combout ;
wire \ssd1306_ctrl_u0|send_cnt[6]~25 ;
wire \ssd1306_ctrl_u0|send_cnt[7]~26_combout ;
wire \ssd1306_ctrl_u0|page_cnt[0]~0_combout ;
wire \ssd1306_ctrl_u0|Mux45~2_combout ;
wire \ssd1306_ctrl_u0|Mux44~0_combout ;
wire \ssd1306_ctrl_u0|state_main[2]~0_combout ;
wire \ssd1306_ctrl_u0|send_dc~1_combout ;
wire \ssd1306_ctrl_u0|state_save[1]~0_combout ;
wire \ssd1306_ctrl_u0|state_save[1]~1_combout ;
wire \ssd1306_ctrl_u0|Mux42~0_combout ;
wire \ssd1306_ctrl_u0|state_main[2]~1_combout ;
wire \ssd1306_ctrl_u0|state_main[2]~2_combout ;
wire \ssd1306_ctrl_u0|Mux41~0_combout ;
wire \ssd1306_ctrl_u0|send_en~0_combout ;
wire \ssd1306_ctrl_u0|Equal2~5_combout ;
wire \ssd1306_ctrl_u0|send_dc~0_combout ;
wire \ssd1306_ctrl_u0|send_dc~2_combout ;
wire \ssd1306_ctrl_u0|send_en~1_combout ;
wire \ssd1306_ctrl_u0|send_en~q ;
wire \my_spi_master|always1~9_combout ;
wire \my_spi_master|always1~10_combout ;
wire \my_spi_master|sequence_cntr[0]~9_combout ;
wire \my_spi_master|sequence_cntr[0]~11 ;
wire \my_spi_master|sequence_cntr[1]~12_combout ;
wire \my_spi_master|sequence_cntr[1]~13 ;
wire \my_spi_master|sequence_cntr[2]~14_combout ;
wire \my_spi_master|sequence_cntr[2]~15 ;
wire \my_spi_master|sequence_cntr[3]~16_combout ;
wire \my_spi_master|always1~6_combout ;
wire \my_spi_master|always1~7_combout ;
wire \my_spi_master|ncs_pin~0_combout ;
wire \my_spi_master|ncs_pin~q ;
wire \my_spi_master|clk_pin_before_inversion~0_combout ;
wire \my_spi_master|clk_pin_before_inversion~q ;
wire \ssd1306_ctrl_u0|oled_rst~0_combout ;
wire \ssd1306_ctrl_u0|oled_rst~1_combout ;
wire \ssd1306_ctrl_u0|oled_rst~q ;
wire \ssd1306_ctrl_u0|send_dc~3_combout ;
wire \ssd1306_ctrl_u0|send_dc~q ;
wire \my_spi_master|spi_dc~0_combout ;
wire \my_spi_master|spi_dc~q ;
wire \my_spi_master|mosi_pin~0_combout ;
wire \ssd1306_ctrl_u0|page_cnt[0]~1_combout ;
wire \ssd1306_ctrl_u0|page_cnt[1]~2_combout ;
wire \ssd1306_ctrl_u0|page_cnt[1]~3_combout ;
wire \ssd1306_ctrl_u0|page_cnt[2]~4_combout ;
wire \myram_m0|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \ssd1306_ctrl_u0|send_data[7]~0_combout ;
wire \ssd1306_ctrl_u0|Mux28~1_combout ;
wire \ssd1306_ctrl_u0|Mux28~0_combout ;
wire \ssd1306_ctrl_u0|Mux28~2_combout ;
wire \ssd1306_ctrl_u0|send_data[7]~8_combout ;
wire \ssd1306_ctrl_u0|send_data[7]~9_combout ;
wire \ssd1306_ctrl_u0|send_data[7]~10_combout ;
wire \myram_m0|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \ssd1306_ctrl_u0|Mux64~0_combout ;
wire \ssd1306_ctrl_u0|send_data[2]~4_combout ;
wire \ssd1306_ctrl_u0|Mux33~0_combout ;
wire \ssd1306_ctrl_u0|Mux33~1_combout ;
wire \ssd1306_ctrl_u0|Mux65~0_combout ;
wire \myram_m0|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \ssd1306_ctrl_u0|send_data[1]~5_combout ;
wire \ssd1306_ctrl_u0|Mux34~0_combout ;
wire \ssd1306_ctrl_u0|Mux34~1_combout ;
wire \ssd1306_ctrl_u0|Mux34~2_combout ;
wire \ssd1306_ctrl_u0|Mux66~0_combout ;
wire \myram_m0|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ssd1306_ctrl_u0|send_data[0]~6_combout ;
wire \ssd1306_ctrl_u0|Mux35~0_combout ;
wire \ssd1306_ctrl_u0|Mux35~1_combout ;
wire \ssd1306_ctrl_u0|Mux35~2_combout ;
wire \my_spi_master|mosi_data_buf~9_combout ;
wire \my_spi_master|mosi_data_buf~8_combout ;
wire \my_spi_master|mosi_data_buf[4]~0_combout ;
wire \my_spi_master|mosi_data_buf[4]~2_combout ;
wire \my_spi_master|mosi_data_buf~7_combout ;
wire \ssd1306_ctrl_u0|Mux32~1_combout ;
wire \ssd1306_ctrl_u0|Mux32~0_combout ;
wire \ssd1306_ctrl_u0|send_data[3]~3_combout ;
wire \myram_m0|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \ssd1306_ctrl_u0|Mux63~0_combout ;
wire \my_spi_master|mosi_data_buf~6_combout ;
wire \ssd1306_ctrl_u0|Mux31~0_combout ;
wire \ssd1306_ctrl_u0|Mux31~1_combout ;
wire \ssd1306_ctrl_u0|send_data[4]~12_combout ;
wire \myram_m0|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \ssd1306_ctrl_u0|send_data[4]~11_combout ;
wire \ssd1306_ctrl_u0|send_data[4]~13_combout ;
wire \my_spi_master|mosi_data_buf~5_combout ;
wire \myram_m0|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \ssd1306_ctrl_u0|send_data[5]~2_combout ;
wire \ssd1306_ctrl_u0|Mux30~0_combout ;
wire \ssd1306_ctrl_u0|Mux30~1_combout ;
wire \my_spi_master|mosi_data_buf~4_combout ;
wire \ssd1306_ctrl_u0|Mux29~1_combout ;
wire \ssd1306_ctrl_u0|Mux29~0_combout ;
wire \ssd1306_ctrl_u0|send_data[6]~1_combout ;
wire \myram_m0|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \ssd1306_ctrl_u0|Mux60~0_combout ;
wire \my_spi_master|mosi_data_buf~3_combout ;
wire \my_spi_master|mosi_data_buf~1_combout ;
wire \my_spi_master|mosi_pin~1_combout ;
wire \my_spi_master|mosi_pin~2_combout ;
wire \my_spi_master|mosi_pin~q ;
wire [2:0] \ssd1306_ctrl_u0|state_sub ;
wire [2:0] \ssd1306_ctrl_u0|state_save ;
wire [2:0] \ssd1306_ctrl_u0|state_main ;
wire [7:0] \ssd1306_ctrl_u0|send_data ;
wire [10:0] \ssd1306_ctrl_u0|send_cnt ;
wire [2:0] \ssd1306_ctrl_u0|page_cnt ;
wire [23:0] \ssd1306_ctrl_u0|cnt_delay ;
wire [7:0] \my_spi_master|sequence_cntr ;
wire [7:0] \my_spi_master|mosi_data_buf ;
wire [0:0] \my_spi_master|ed_spi_clk|in_d ;
wire [9:0] clk_delay;
wire [0:0] \my_spi_master|ed_cmds[1]|in_d ;

wire [8:0] \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \myram_m0|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \myram_m0|memory_rtl_0|auto_generated|ram_block1a1  = \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \myram_m0|memory_rtl_0|auto_generated|ram_block1a2  = \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \myram_m0|memory_rtl_0|auto_generated|ram_block1a3  = \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \myram_m0|memory_rtl_0|auto_generated|ram_block1a4  = \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \myram_m0|memory_rtl_0|auto_generated|ram_block1a5  = \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \myram_m0|memory_rtl_0|auto_generated|ram_block1a6  = \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \myram_m0|memory_rtl_0|auto_generated|ram_block1a7  = \myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \oled_cs~output (
	.i(\my_spi_master|ncs_pin~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oled_cs~output_o ),
	.obar());
// synopsys translate_off
defparam \oled_cs~output .bus_hold = "false";
defparam \oled_cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \oled_sck~output (
	.i(\my_spi_master|clk_pin_before_inversion~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oled_sck~output_o ),
	.obar());
// synopsys translate_off
defparam \oled_sck~output .bus_hold = "false";
defparam \oled_sck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \oled_rst~output (
	.i(\ssd1306_ctrl_u0|oled_rst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oled_rst~output_o ),
	.obar());
// synopsys translate_off
defparam \oled_rst~output .bus_hold = "false";
defparam \oled_rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \oled_dc~output (
	.i(\my_spi_master|spi_dc~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oled_dc~output_o ),
	.obar());
// synopsys translate_off
defparam \oled_dc~output .bus_hold = "false";
defparam \oled_dc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \oled_mosi~output (
	.i(\my_spi_master|mosi_pin~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oled_mosi~output_o ),
	.obar());
// synopsys translate_off
defparam \oled_mosi~output .bus_hold = "false";
defparam \oled_mosi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = clk_delay[0] $ (VCC)
// \Add0~1  = CARRY(clk_delay[0])

	.dataa(clk_delay[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \clk_delay[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[0] .is_wysiwyg = "true";
defparam \clk_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (clk_delay[1] & (!\Add0~1 )) # (!clk_delay[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!clk_delay[1]))

	.dataa(clk_delay[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \clk_delay~2 (
// Equation(s):
// \clk_delay~2_combout  = (!\Equal0~2_combout  & \Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\clk_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_delay~2 .lut_mask = 16'h0F00;
defparam \clk_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \clk_delay[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_delay~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[1] .is_wysiwyg = "true";
defparam \clk_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (clk_delay[2] & (\Add0~3  $ (GND))) # (!clk_delay[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((clk_delay[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(clk_delay[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \clk_delay[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[2] .is_wysiwyg = "true";
defparam \clk_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (clk_delay[3] & (!\Add0~5 )) # (!clk_delay[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!clk_delay[3]))

	.dataa(gnd),
	.datab(clk_delay[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \clk_delay~0 (
// Equation(s):
// \clk_delay~0_combout  = (!\Equal0~2_combout  & \Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\clk_delay~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_delay~0 .lut_mask = 16'h0F00;
defparam \clk_delay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \clk_delay[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_delay~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[3] .is_wysiwyg = "true";
defparam \clk_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!clk_delay[1] & (clk_delay[3] & (!clk_delay[2] & clk_delay[0])))

	.dataa(clk_delay[1]),
	.datab(clk_delay[3]),
	.datac(clk_delay[2]),
	.datad(clk_delay[0]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0400;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!clk_delay[8] & (!clk_delay[7] & (!clk_delay[6] & !clk_delay[5])))

	.dataa(clk_delay[8]),
	.datab(clk_delay[7]),
	.datac(clk_delay[6]),
	.datad(clk_delay[5]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~1_combout  & (\Equal0~0_combout  & (clk_delay[4] & !clk_delay[9])))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(clk_delay[4]),
	.datad(clk_delay[9]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0080;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (clk_delay[4] & (\Add0~7  $ (GND))) # (!clk_delay[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((clk_delay[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(clk_delay[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \clk_delay~1 (
// Equation(s):
// \clk_delay~1_combout  = (!\Equal0~2_combout  & \Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\clk_delay~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_delay~1 .lut_mask = 16'h0F00;
defparam \clk_delay~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \clk_delay[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_delay~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[4] .is_wysiwyg = "true";
defparam \clk_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (clk_delay[5] & (!\Add0~9 )) # (!clk_delay[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!clk_delay[5]))

	.dataa(gnd),
	.datab(clk_delay[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \clk_delay[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[5] .is_wysiwyg = "true";
defparam \clk_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (clk_delay[6] & (\Add0~11  $ (GND))) # (!clk_delay[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((clk_delay[6] & !\Add0~11 ))

	.dataa(clk_delay[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \clk_delay[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[6] .is_wysiwyg = "true";
defparam \clk_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (clk_delay[7] & (!\Add0~13 )) # (!clk_delay[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!clk_delay[7]))

	.dataa(gnd),
	.datab(clk_delay[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \clk_delay[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[7] .is_wysiwyg = "true";
defparam \clk_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (clk_delay[8] & (\Add0~15  $ (GND))) # (!clk_delay[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((clk_delay[8] & !\Add0~15 ))

	.dataa(clk_delay[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \clk_delay[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[8] .is_wysiwyg = "true";
defparam \clk_delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = clk_delay[9] $ (\Add0~17 )

	.dataa(gnd),
	.datab(clk_delay[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3C;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \clk_delay[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_delay[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_delay[9] .is_wysiwyg = "true";
defparam \clk_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!clk_delay[4] & ((!clk_delay[2]) # (!clk_delay[3])))

	.dataa(clk_delay[4]),
	.datab(gnd),
	.datac(clk_delay[3]),
	.datad(clk_delay[2]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0555;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (clk_delay[9]) # ((!\LessThan0~0_combout ) # (!\Equal0~0_combout ))

	.dataa(gnd),
	.datab(clk_delay[9]),
	.datac(\Equal0~0_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hCFFF;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas spi_clk(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam spi_clk.is_wysiwyg = "true";
defparam spi_clk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \my_spi_master|ed_spi_clk|in_d[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_clk~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|ed_spi_clk|in_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|ed_spi_clk|in_d[0] .is_wysiwyg = "true";
defparam \my_spi_master|ed_spi_clk|in_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \my_spi_master|always1~5 (
// Equation(s):
// \my_spi_master|always1~5_combout  = (\rst_n~input_o  & (\spi_clk~q  & !\my_spi_master|ed_spi_clk|in_d [0]))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\spi_clk~q ),
	.datad(\my_spi_master|ed_spi_clk|in_d [0]),
	.cin(gnd),
	.combout(\my_spi_master|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~5 .lut_mask = 16'h00A0;
defparam \my_spi_master|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \my_spi_master|sequence_cntr[3]~16 (
// Equation(s):
// \my_spi_master|sequence_cntr[3]~16_combout  = (\my_spi_master|sequence_cntr [3] & (!\my_spi_master|sequence_cntr[2]~15 )) # (!\my_spi_master|sequence_cntr [3] & ((\my_spi_master|sequence_cntr[2]~15 ) # (GND)))
// \my_spi_master|sequence_cntr[3]~17  = CARRY((!\my_spi_master|sequence_cntr[2]~15 ) # (!\my_spi_master|sequence_cntr [3]))

	.dataa(gnd),
	.datab(\my_spi_master|sequence_cntr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_spi_master|sequence_cntr[2]~15 ),
	.combout(\my_spi_master|sequence_cntr[3]~16_combout ),
	.cout(\my_spi_master|sequence_cntr[3]~17 ));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[3]~16 .lut_mask = 16'h3C3F;
defparam \my_spi_master|sequence_cntr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \my_spi_master|sequence_cntr[4]~18 (
// Equation(s):
// \my_spi_master|sequence_cntr[4]~18_combout  = (\my_spi_master|sequence_cntr [4] & (\my_spi_master|sequence_cntr[3]~17  $ (GND))) # (!\my_spi_master|sequence_cntr [4] & (!\my_spi_master|sequence_cntr[3]~17  & VCC))
// \my_spi_master|sequence_cntr[4]~19  = CARRY((\my_spi_master|sequence_cntr [4] & !\my_spi_master|sequence_cntr[3]~17 ))

	.dataa(gnd),
	.datab(\my_spi_master|sequence_cntr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_spi_master|sequence_cntr[3]~17 ),
	.combout(\my_spi_master|sequence_cntr[4]~18_combout ),
	.cout(\my_spi_master|sequence_cntr[4]~19 ));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[4]~18 .lut_mask = 16'hC30C;
defparam \my_spi_master|sequence_cntr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \my_spi_master|sequence_cntr[0]~10 (
// Equation(s):
// \my_spi_master|sequence_cntr[0]~10_combout  = (\my_spi_master|sequence_cntr[0]~9_combout  & (\my_spi_master|sequence_cntr [0] & VCC)) # (!\my_spi_master|sequence_cntr[0]~9_combout  & (\my_spi_master|sequence_cntr [0] $ (VCC)))
// \my_spi_master|sequence_cntr[0]~11  = CARRY((!\my_spi_master|sequence_cntr[0]~9_combout  & \my_spi_master|sequence_cntr [0]))

	.dataa(\my_spi_master|sequence_cntr[0]~9_combout ),
	.datab(\my_spi_master|sequence_cntr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_spi_master|sequence_cntr[0]~10_combout ),
	.cout(\my_spi_master|sequence_cntr[0]~11 ));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[0]~10 .lut_mask = 16'h9944;
defparam \my_spi_master|sequence_cntr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \my_spi_master|sequence_cntr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|sequence_cntr[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\my_spi_master|always1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|sequence_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[0] .is_wysiwyg = "true";
defparam \my_spi_master|sequence_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \my_spi_master|always1~2 (
// Equation(s):
// \my_spi_master|always1~2_combout  = (!\spi_clk~q  & (\my_spi_master|ed_spi_clk|in_d [0] & (!\my_spi_master|sequence_cntr [0] & \rst_n~input_o )))

	.dataa(\spi_clk~q ),
	.datab(\my_spi_master|ed_spi_clk|in_d [0]),
	.datac(\my_spi_master|sequence_cntr [0]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\my_spi_master|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~2 .lut_mask = 16'h0400;
defparam \my_spi_master|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \my_spi_master|sequence_cntr[5]~20 (
// Equation(s):
// \my_spi_master|sequence_cntr[5]~20_combout  = (\my_spi_master|sequence_cntr [5] & (!\my_spi_master|sequence_cntr[4]~19 )) # (!\my_spi_master|sequence_cntr [5] & ((\my_spi_master|sequence_cntr[4]~19 ) # (GND)))
// \my_spi_master|sequence_cntr[5]~21  = CARRY((!\my_spi_master|sequence_cntr[4]~19 ) # (!\my_spi_master|sequence_cntr [5]))

	.dataa(gnd),
	.datab(\my_spi_master|sequence_cntr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_spi_master|sequence_cntr[4]~19 ),
	.combout(\my_spi_master|sequence_cntr[5]~20_combout ),
	.cout(\my_spi_master|sequence_cntr[5]~21 ));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[5]~20 .lut_mask = 16'h3C3F;
defparam \my_spi_master|sequence_cntr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \my_spi_master|sequence_cntr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|sequence_cntr[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\my_spi_master|always1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|sequence_cntr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[5] .is_wysiwyg = "true";
defparam \my_spi_master|sequence_cntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \my_spi_master|sequence_cntr[6]~22 (
// Equation(s):
// \my_spi_master|sequence_cntr[6]~22_combout  = (\my_spi_master|sequence_cntr [6] & (\my_spi_master|sequence_cntr[5]~21  $ (GND))) # (!\my_spi_master|sequence_cntr [6] & (!\my_spi_master|sequence_cntr[5]~21  & VCC))
// \my_spi_master|sequence_cntr[6]~23  = CARRY((\my_spi_master|sequence_cntr [6] & !\my_spi_master|sequence_cntr[5]~21 ))

	.dataa(gnd),
	.datab(\my_spi_master|sequence_cntr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_spi_master|sequence_cntr[5]~21 ),
	.combout(\my_spi_master|sequence_cntr[6]~22_combout ),
	.cout(\my_spi_master|sequence_cntr[6]~23 ));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[6]~22 .lut_mask = 16'hC30C;
defparam \my_spi_master|sequence_cntr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \my_spi_master|sequence_cntr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|sequence_cntr[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\my_spi_master|always1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|sequence_cntr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[6] .is_wysiwyg = "true";
defparam \my_spi_master|sequence_cntr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \my_spi_master|sequence_cntr[7]~24 (
// Equation(s):
// \my_spi_master|sequence_cntr[7]~24_combout  = \my_spi_master|sequence_cntr [7] $ (\my_spi_master|sequence_cntr[6]~23 )

	.dataa(\my_spi_master|sequence_cntr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_spi_master|sequence_cntr[6]~23 ),
	.combout(\my_spi_master|sequence_cntr[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[7]~24 .lut_mask = 16'h5A5A;
defparam \my_spi_master|sequence_cntr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \my_spi_master|sequence_cntr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|sequence_cntr[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\my_spi_master|always1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|sequence_cntr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[7] .is_wysiwyg = "true";
defparam \my_spi_master|sequence_cntr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \my_spi_master|always1~0 (
// Equation(s):
// \my_spi_master|always1~0_combout  = (!\my_spi_master|sequence_cntr [6] & (!\my_spi_master|sequence_cntr [7] & !\my_spi_master|sequence_cntr [5]))

	.dataa(gnd),
	.datab(\my_spi_master|sequence_cntr [6]),
	.datac(\my_spi_master|sequence_cntr [7]),
	.datad(\my_spi_master|sequence_cntr [5]),
	.cin(gnd),
	.combout(\my_spi_master|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~0 .lut_mask = 16'h0003;
defparam \my_spi_master|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \my_spi_master|always1~1 (
// Equation(s):
// \my_spi_master|always1~1_combout  = (!\my_spi_master|sequence_cntr [2] & (\my_spi_master|always1~0_combout  & !\my_spi_master|sequence_cntr [3]))

	.dataa(\my_spi_master|sequence_cntr [2]),
	.datab(\my_spi_master|always1~0_combout ),
	.datac(\my_spi_master|sequence_cntr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_spi_master|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~1 .lut_mask = 16'h0404;
defparam \my_spi_master|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \my_spi_master|always1~3 (
// Equation(s):
// \my_spi_master|always1~3_combout  = (\my_spi_master|sequence_cntr [1] & (\my_spi_master|sequence_cntr [4] & (\my_spi_master|always1~2_combout  & \my_spi_master|always1~1_combout )))

	.dataa(\my_spi_master|sequence_cntr [1]),
	.datab(\my_spi_master|sequence_cntr [4]),
	.datac(\my_spi_master|always1~2_combout ),
	.datad(\my_spi_master|always1~1_combout ),
	.cin(gnd),
	.combout(\my_spi_master|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~3 .lut_mask = 16'h8000;
defparam \my_spi_master|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \my_spi_master|sequence_cntr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|sequence_cntr[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\my_spi_master|always1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|sequence_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[4] .is_wysiwyg = "true";
defparam \my_spi_master|sequence_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \my_spi_master|always1~8 (
// Equation(s):
// \my_spi_master|always1~8_combout  = \my_spi_master|sequence_cntr [4] $ (((\my_spi_master|sequence_cntr [2]) # ((\my_spi_master|sequence_cntr [3]) # (\my_spi_master|sequence_cntr [1]))))

	.dataa(\my_spi_master|sequence_cntr [2]),
	.datab(\my_spi_master|sequence_cntr [4]),
	.datac(\my_spi_master|sequence_cntr [3]),
	.datad(\my_spi_master|sequence_cntr [1]),
	.cin(gnd),
	.combout(\my_spi_master|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~8 .lut_mask = 16'h3336;
defparam \my_spi_master|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \my_spi_master|ed_spi_clk|falling[0]~0 (
// Equation(s):
// \my_spi_master|ed_spi_clk|falling[0]~0_combout  = ((\spi_clk~q ) # (!\my_spi_master|ed_spi_clk|in_d [0])) # (!\rst_n~input_o )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\spi_clk~q ),
	.datad(\my_spi_master|ed_spi_clk|in_d [0]),
	.cin(gnd),
	.combout(\my_spi_master|ed_spi_clk|falling[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|ed_spi_clk|falling[0]~0 .lut_mask = 16'hF5FF;
defparam \my_spi_master|ed_spi_clk|falling[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \my_spi_master|sequence_cntr[0]~8 (
// Equation(s):
// \my_spi_master|sequence_cntr[0]~8_combout  = (((!\my_spi_master|always1~5_combout  & \my_spi_master|ed_spi_clk|falling[0]~0_combout )) # (!\my_spi_master|always1~0_combout )) # (!\my_spi_master|always1~8_combout )

	.dataa(\my_spi_master|always1~8_combout ),
	.datab(\my_spi_master|always1~5_combout ),
	.datac(\my_spi_master|ed_spi_clk|falling[0]~0_combout ),
	.datad(\my_spi_master|always1~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|sequence_cntr[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[0]~8 .lut_mask = 16'h75FF;
defparam \my_spi_master|sequence_cntr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \my_spi_master|LessThan0~0 (
// Equation(s):
// \my_spi_master|LessThan0~0_combout  = (!\my_spi_master|sequence_cntr [3] & !\my_spi_master|sequence_cntr [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_spi_master|sequence_cntr [3]),
	.datad(\my_spi_master|sequence_cntr [2]),
	.cin(gnd),
	.combout(\my_spi_master|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|LessThan0~0 .lut_mask = 16'h000F;
defparam \my_spi_master|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \my_spi_master|always1~4 (
// Equation(s):
// \my_spi_master|always1~4_combout  = (!\my_spi_master|sequence_cntr [4] & !\my_spi_master|sequence_cntr [1])

	.dataa(gnd),
	.datab(\my_spi_master|sequence_cntr [4]),
	.datac(gnd),
	.datad(\my_spi_master|sequence_cntr [1]),
	.cin(gnd),
	.combout(\my_spi_master|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~4 .lut_mask = 16'h0033;
defparam \my_spi_master|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|state_save[0]~2 (
// Equation(s):
// \ssd1306_ctrl_u0|state_save[0]~2_combout  = !\ssd1306_ctrl_u0|state_main [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|state_main [1]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|state_save[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_save[0]~2 .lut_mask = 16'h00FF;
defparam \ssd1306_ctrl_u0|state_save[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[0]~12 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[0]~12_combout  = \ssd1306_ctrl_u0|send_cnt [0] $ (VCC)
// \ssd1306_ctrl_u0|send_cnt[0]~13  = CARRY(\ssd1306_ctrl_u0|send_cnt [0])

	.dataa(\ssd1306_ctrl_u0|send_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_cnt[0]~12_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[0]~13 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[0]~12 .lut_mask = 16'h55AA;
defparam \ssd1306_ctrl_u0|send_cnt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal2~4 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal2~4_combout  = (\ssd1306_ctrl_u0|send_cnt [0] & (!\ssd1306_ctrl_u0|send_cnt [7] & \ssd1306_ctrl_u0|send_cnt [1]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [0]),
	.datac(\ssd1306_ctrl_u0|send_cnt [7]),
	.datad(\ssd1306_ctrl_u0|send_cnt [1]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal2~4 .lut_mask = 16'h0C00;
defparam \ssd1306_ctrl_u0|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[7]~26 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[7]~26_combout  = (\ssd1306_ctrl_u0|send_cnt [7] & (!\ssd1306_ctrl_u0|send_cnt[6]~25 )) # (!\ssd1306_ctrl_u0|send_cnt [7] & ((\ssd1306_ctrl_u0|send_cnt[6]~25 ) # (GND)))
// \ssd1306_ctrl_u0|send_cnt[7]~27  = CARRY((!\ssd1306_ctrl_u0|send_cnt[6]~25 ) # (!\ssd1306_ctrl_u0|send_cnt [7]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[6]~25 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[7]~26_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[7]~27 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[7]~26 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|send_cnt[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[8]~30 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[8]~30_combout  = (\ssd1306_ctrl_u0|send_cnt [8] & (\ssd1306_ctrl_u0|send_cnt[7]~27  $ (GND))) # (!\ssd1306_ctrl_u0|send_cnt [8] & (!\ssd1306_ctrl_u0|send_cnt[7]~27  & VCC))
// \ssd1306_ctrl_u0|send_cnt[8]~31  = CARRY((\ssd1306_ctrl_u0|send_cnt [8] & !\ssd1306_ctrl_u0|send_cnt[7]~27 ))

	.dataa(\ssd1306_ctrl_u0|send_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[7]~27 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[8]~30_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[8]~31 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[8]~30 .lut_mask = 16'hA50A;
defparam \ssd1306_ctrl_u0|send_cnt[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal6~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal6~0_combout  = (!\ssd1306_ctrl_u0|state_sub [1] & \ssd1306_ctrl_u0|state_sub [0])

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|state_sub [1]),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|state_sub [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal6~0 .lut_mask = 16'h3300;
defparam \ssd1306_ctrl_u0|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal2~2 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal2~2_combout  = (!\ssd1306_ctrl_u0|send_cnt [3] & !\ssd1306_ctrl_u0|send_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_cnt [3]),
	.datad(\ssd1306_ctrl_u0|send_cnt [4]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal2~2 .lut_mask = 16'h000F;
defparam \ssd1306_ctrl_u0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \ssd1306_ctrl_u0|Selector14~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Selector14~0_combout  = (!\ssd1306_ctrl_u0|Equal6~0_combout  & (\ssd1306_ctrl_u0|Equal2~2_combout  & (\ssd1306_ctrl_u0|Equal2~4_combout  & \ssd1306_ctrl_u0|Equal2~3_combout )))

	.dataa(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.datab(\ssd1306_ctrl_u0|Equal2~2_combout ),
	.datac(\ssd1306_ctrl_u0|Equal2~4_combout ),
	.datad(\ssd1306_ctrl_u0|Equal2~3_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Selector14~0 .lut_mask = 16'h4000;
defparam \ssd1306_ctrl_u0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data~7 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data~7_combout  = (!\ssd1306_ctrl_u0|send_cnt [1] & !\ssd1306_ctrl_u0|send_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_cnt [1]),
	.datad(\ssd1306_ctrl_u0|send_cnt [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data~7 .lut_mask = 16'h000F;
defparam \ssd1306_ctrl_u0|send_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal4~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal4~0_combout  = (\ssd1306_ctrl_u0|send_cnt [7] & (\ssd1306_ctrl_u0|send_data~7_combout  & (\ssd1306_ctrl_u0|Equal2~2_combout  & \ssd1306_ctrl_u0|Equal2~3_combout )))

	.dataa(\ssd1306_ctrl_u0|send_cnt [7]),
	.datab(\ssd1306_ctrl_u0|send_data~7_combout ),
	.datac(\ssd1306_ctrl_u0|Equal2~2_combout ),
	.datad(\ssd1306_ctrl_u0|Equal2~3_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal4~0 .lut_mask = 16'h8000;
defparam \ssd1306_ctrl_u0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux45~6 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux45~6_combout  = (\ssd1306_ctrl_u0|Selector14~0_combout ) # ((!\ssd1306_ctrl_u0|state_sub [1] & (!\ssd1306_ctrl_u0|Equal4~0_combout  & \ssd1306_ctrl_u0|state_sub [0])))

	.dataa(\ssd1306_ctrl_u0|state_sub [1]),
	.datab(\ssd1306_ctrl_u0|Selector14~0_combout ),
	.datac(\ssd1306_ctrl_u0|Equal4~0_combout ),
	.datad(\ssd1306_ctrl_u0|state_sub [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux45~6 .lut_mask = 16'hCDCC;
defparam \ssd1306_ctrl_u0|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal0~6 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal0~6_combout  = (\ssd1306_ctrl_u0|cnt_delay [1]) # ((\ssd1306_ctrl_u0|cnt_delay [0]) # ((\ssd1306_ctrl_u0|cnt_delay [3]) # (\ssd1306_ctrl_u0|cnt_delay [2])))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [1]),
	.datab(\ssd1306_ctrl_u0|cnt_delay [0]),
	.datac(\ssd1306_ctrl_u0|cnt_delay [3]),
	.datad(\ssd1306_ctrl_u0|cnt_delay [2]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal0~6 .lut_mask = 16'hFFFE;
defparam \ssd1306_ctrl_u0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~14 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~14_combout  = (\ssd1306_ctrl_u0|cnt_delay [7] & (!\ssd1306_ctrl_u0|Add0~13 )) # (!\ssd1306_ctrl_u0|cnt_delay [7] & ((\ssd1306_ctrl_u0|Add0~13 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~15  = CARRY((!\ssd1306_ctrl_u0|Add0~13 ) # (!\ssd1306_ctrl_u0|cnt_delay [7]))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~13 ),
	.combout(\ssd1306_ctrl_u0|Add0~14_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~15 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~14 .lut_mask = 16'h5A5F;
defparam \ssd1306_ctrl_u0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~16 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~16_combout  = (\ssd1306_ctrl_u0|cnt_delay [8] & (\ssd1306_ctrl_u0|Add0~15  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [8] & (!\ssd1306_ctrl_u0|Add0~15  & VCC))
// \ssd1306_ctrl_u0|Add0~17  = CARRY((\ssd1306_ctrl_u0|cnt_delay [8] & !\ssd1306_ctrl_u0|Add0~15 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~15 ),
	.combout(\ssd1306_ctrl_u0|Add0~16_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~17 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~16 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux15~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux15~0_combout  = (\ssd1306_ctrl_u0|Add0~16_combout  & ((\ssd1306_ctrl_u0|Equal0~4_combout ) # ((\ssd1306_ctrl_u0|Equal0~6_combout ) # (\ssd1306_ctrl_u0|Equal0~5_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datab(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.datac(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datad(\ssd1306_ctrl_u0|Add0~16_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux15~0 .lut_mask = 16'hFE00;
defparam \ssd1306_ctrl_u0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux45~5 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux45~5_combout  = (\ssd1306_ctrl_u0|state_sub [0] & \ssd1306_ctrl_u0|state_sub [1])

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|state_sub [0]),
	.datac(\ssd1306_ctrl_u0|state_sub [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux45~5 .lut_mask = 16'hC0C0;
defparam \ssd1306_ctrl_u0|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \ssd1306_ctrl_u0|cnt_delay[23]~0 (
// Equation(s):
// \ssd1306_ctrl_u0|cnt_delay[23]~0_combout  = (!\ssd1306_ctrl_u0|state_main [0] & (!\ssd1306_ctrl_u0|state_main [1] & (\rst_n~input_o  & !\ssd1306_ctrl_u0|Mux45~5_combout )))

	.dataa(\ssd1306_ctrl_u0|state_main [0]),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(\rst_n~input_o ),
	.datad(\ssd1306_ctrl_u0|Mux45~5_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[23]~0 .lut_mask = 16'h0010;
defparam \ssd1306_ctrl_u0|cnt_delay[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \ssd1306_ctrl_u0|cnt_delay[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[8] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~18 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~18_combout  = (\ssd1306_ctrl_u0|cnt_delay [9] & (!\ssd1306_ctrl_u0|Add0~17 )) # (!\ssd1306_ctrl_u0|cnt_delay [9] & ((\ssd1306_ctrl_u0|Add0~17 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~19  = CARRY((!\ssd1306_ctrl_u0|Add0~17 ) # (!\ssd1306_ctrl_u0|cnt_delay [9]))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~17 ),
	.combout(\ssd1306_ctrl_u0|Add0~18_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~19 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~18 .lut_mask = 16'h5A5F;
defparam \ssd1306_ctrl_u0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux14~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux14~0_combout  = (\ssd1306_ctrl_u0|Add0~18_combout  & ((\ssd1306_ctrl_u0|Equal0~4_combout ) # ((\ssd1306_ctrl_u0|Equal0~6_combout ) # (\ssd1306_ctrl_u0|Equal0~5_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datab(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.datac(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datad(\ssd1306_ctrl_u0|Add0~18_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux14~0 .lut_mask = 16'hFE00;
defparam \ssd1306_ctrl_u0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \ssd1306_ctrl_u0|cnt_delay[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[9] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~20 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~20_combout  = (\ssd1306_ctrl_u0|cnt_delay [10] & (\ssd1306_ctrl_u0|Add0~19  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [10] & (!\ssd1306_ctrl_u0|Add0~19  & VCC))
// \ssd1306_ctrl_u0|Add0~21  = CARRY((\ssd1306_ctrl_u0|cnt_delay [10] & !\ssd1306_ctrl_u0|Add0~19 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~19 ),
	.combout(\ssd1306_ctrl_u0|Add0~20_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~21 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~20 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \ssd1306_ctrl_u0|cnt_delay[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[10] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~22 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~22_combout  = (\ssd1306_ctrl_u0|cnt_delay [11] & (!\ssd1306_ctrl_u0|Add0~21 )) # (!\ssd1306_ctrl_u0|cnt_delay [11] & ((\ssd1306_ctrl_u0|Add0~21 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~23  = CARRY((!\ssd1306_ctrl_u0|Add0~21 ) # (!\ssd1306_ctrl_u0|cnt_delay [11]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~21 ),
	.combout(\ssd1306_ctrl_u0|Add0~22_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~23 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~22 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux12~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux12~0_combout  = (\ssd1306_ctrl_u0|Add0~22_combout  & ((\ssd1306_ctrl_u0|Equal0~4_combout ) # ((\ssd1306_ctrl_u0|Equal0~6_combout ) # (\ssd1306_ctrl_u0|Equal0~5_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datab(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.datac(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datad(\ssd1306_ctrl_u0|Add0~22_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux12~0 .lut_mask = 16'hFE00;
defparam \ssd1306_ctrl_u0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \ssd1306_ctrl_u0|cnt_delay[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[11] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~24 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~24_combout  = (\ssd1306_ctrl_u0|cnt_delay [12] & (\ssd1306_ctrl_u0|Add0~23  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [12] & (!\ssd1306_ctrl_u0|Add0~23  & VCC))
// \ssd1306_ctrl_u0|Add0~25  = CARRY((\ssd1306_ctrl_u0|cnt_delay [12] & !\ssd1306_ctrl_u0|Add0~23 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~23 ),
	.combout(\ssd1306_ctrl_u0|Add0~24_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~25 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~24 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \ssd1306_ctrl_u0|cnt_delay[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[12] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~26 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~26_combout  = (\ssd1306_ctrl_u0|cnt_delay [13] & (!\ssd1306_ctrl_u0|Add0~25 )) # (!\ssd1306_ctrl_u0|cnt_delay [13] & ((\ssd1306_ctrl_u0|Add0~25 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~27  = CARRY((!\ssd1306_ctrl_u0|Add0~25 ) # (!\ssd1306_ctrl_u0|cnt_delay [13]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~25 ),
	.combout(\ssd1306_ctrl_u0|Add0~26_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~27 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~26 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \ssd1306_ctrl_u0|cnt_delay[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[13] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~28 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~28_combout  = (\ssd1306_ctrl_u0|cnt_delay [14] & (\ssd1306_ctrl_u0|Add0~27  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [14] & (!\ssd1306_ctrl_u0|Add0~27  & VCC))
// \ssd1306_ctrl_u0|Add0~29  = CARRY((\ssd1306_ctrl_u0|cnt_delay [14] & !\ssd1306_ctrl_u0|Add0~27 ))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~27 ),
	.combout(\ssd1306_ctrl_u0|Add0~28_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~29 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~28 .lut_mask = 16'hA50A;
defparam \ssd1306_ctrl_u0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux9~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux9~0_combout  = (\ssd1306_ctrl_u0|Add0~28_combout  & ((\ssd1306_ctrl_u0|Equal0~6_combout ) # ((\ssd1306_ctrl_u0|Equal0~4_combout ) # (\ssd1306_ctrl_u0|Equal0~5_combout ))))

	.dataa(\ssd1306_ctrl_u0|Add0~28_combout ),
	.datab(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.datac(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux9~0 .lut_mask = 16'hAAA8;
defparam \ssd1306_ctrl_u0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \ssd1306_ctrl_u0|cnt_delay[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[14] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~30 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~30_combout  = (\ssd1306_ctrl_u0|cnt_delay [15] & (!\ssd1306_ctrl_u0|Add0~29 )) # (!\ssd1306_ctrl_u0|cnt_delay [15] & ((\ssd1306_ctrl_u0|Add0~29 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~31  = CARRY((!\ssd1306_ctrl_u0|Add0~29 ) # (!\ssd1306_ctrl_u0|cnt_delay [15]))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~29 ),
	.combout(\ssd1306_ctrl_u0|Add0~30_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~31 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~30 .lut_mask = 16'h5A5F;
defparam \ssd1306_ctrl_u0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \ssd1306_ctrl_u0|cnt_delay[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[15] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~32 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~32_combout  = (\ssd1306_ctrl_u0|cnt_delay [16] & (\ssd1306_ctrl_u0|Add0~31  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [16] & (!\ssd1306_ctrl_u0|Add0~31  & VCC))
// \ssd1306_ctrl_u0|Add0~33  = CARRY((\ssd1306_ctrl_u0|cnt_delay [16] & !\ssd1306_ctrl_u0|Add0~31 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~31 ),
	.combout(\ssd1306_ctrl_u0|Add0~32_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~33 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~32 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \ssd1306_ctrl_u0|cnt_delay[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[16] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~34 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~34_combout  = (\ssd1306_ctrl_u0|cnt_delay [17] & (!\ssd1306_ctrl_u0|Add0~33 )) # (!\ssd1306_ctrl_u0|cnt_delay [17] & ((\ssd1306_ctrl_u0|Add0~33 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~35  = CARRY((!\ssd1306_ctrl_u0|Add0~33 ) # (!\ssd1306_ctrl_u0|cnt_delay [17]))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~33 ),
	.combout(\ssd1306_ctrl_u0|Add0~34_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~35 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~34 .lut_mask = 16'h5A5F;
defparam \ssd1306_ctrl_u0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \ssd1306_ctrl_u0|cnt_delay[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[17] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~36 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~36_combout  = (\ssd1306_ctrl_u0|cnt_delay [18] & (\ssd1306_ctrl_u0|Add0~35  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [18] & (!\ssd1306_ctrl_u0|Add0~35  & VCC))
// \ssd1306_ctrl_u0|Add0~37  = CARRY((\ssd1306_ctrl_u0|cnt_delay [18] & !\ssd1306_ctrl_u0|Add0~35 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~35 ),
	.combout(\ssd1306_ctrl_u0|Add0~36_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~37 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~36 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux5~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux5~0_combout  = (\ssd1306_ctrl_u0|Add0~36_combout  & ((\ssd1306_ctrl_u0|Equal0~4_combout ) # ((\ssd1306_ctrl_u0|Equal0~5_combout ) # (\ssd1306_ctrl_u0|Equal0~6_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datab(\ssd1306_ctrl_u0|Add0~36_combout ),
	.datac(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux5~0 .lut_mask = 16'hCCC8;
defparam \ssd1306_ctrl_u0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \ssd1306_ctrl_u0|cnt_delay[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[18] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~38 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~38_combout  = (\ssd1306_ctrl_u0|cnt_delay [19] & (!\ssd1306_ctrl_u0|Add0~37 )) # (!\ssd1306_ctrl_u0|cnt_delay [19] & ((\ssd1306_ctrl_u0|Add0~37 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~39  = CARRY((!\ssd1306_ctrl_u0|Add0~37 ) # (!\ssd1306_ctrl_u0|cnt_delay [19]))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~37 ),
	.combout(\ssd1306_ctrl_u0|Add0~38_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~39 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~38 .lut_mask = 16'h5A5F;
defparam \ssd1306_ctrl_u0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux4~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux4~0_combout  = (\ssd1306_ctrl_u0|Add0~38_combout  & ((\ssd1306_ctrl_u0|Equal0~4_combout ) # ((\ssd1306_ctrl_u0|Equal0~5_combout ) # (\ssd1306_ctrl_u0|Equal0~6_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datab(\ssd1306_ctrl_u0|Add0~38_combout ),
	.datac(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux4~0 .lut_mask = 16'hCCC8;
defparam \ssd1306_ctrl_u0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \ssd1306_ctrl_u0|cnt_delay[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[19] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~40 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~40_combout  = (\ssd1306_ctrl_u0|cnt_delay [20] & (\ssd1306_ctrl_u0|Add0~39  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [20] & (!\ssd1306_ctrl_u0|Add0~39  & VCC))
// \ssd1306_ctrl_u0|Add0~41  = CARRY((\ssd1306_ctrl_u0|cnt_delay [20] & !\ssd1306_ctrl_u0|Add0~39 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~39 ),
	.combout(\ssd1306_ctrl_u0|Add0~40_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~41 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~40 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \ssd1306_ctrl_u0|cnt_delay[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[20] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~42 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~42_combout  = (\ssd1306_ctrl_u0|cnt_delay [21] & (!\ssd1306_ctrl_u0|Add0~41 )) # (!\ssd1306_ctrl_u0|cnt_delay [21] & ((\ssd1306_ctrl_u0|Add0~41 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~43  = CARRY((!\ssd1306_ctrl_u0|Add0~41 ) # (!\ssd1306_ctrl_u0|cnt_delay [21]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~41 ),
	.combout(\ssd1306_ctrl_u0|Add0~42_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~43 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~42 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \ssd1306_ctrl_u0|cnt_delay[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[21] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~44 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~44_combout  = (\ssd1306_ctrl_u0|cnt_delay [22] & (\ssd1306_ctrl_u0|Add0~43  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [22] & (!\ssd1306_ctrl_u0|Add0~43  & VCC))
// \ssd1306_ctrl_u0|Add0~45  = CARRY((\ssd1306_ctrl_u0|cnt_delay [22] & !\ssd1306_ctrl_u0|Add0~43 ))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~43 ),
	.combout(\ssd1306_ctrl_u0|Add0~44_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~45 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~44 .lut_mask = 16'hA50A;
defparam \ssd1306_ctrl_u0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux1~2 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux1~2_combout  = (\ssd1306_ctrl_u0|Add0~44_combout  & ((\ssd1306_ctrl_u0|Equal0~4_combout ) # ((\ssd1306_ctrl_u0|Equal0~5_combout ) # (\ssd1306_ctrl_u0|Equal0~6_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datab(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datac(\ssd1306_ctrl_u0|Add0~44_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux1~2 .lut_mask = 16'hF0E0;
defparam \ssd1306_ctrl_u0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \ssd1306_ctrl_u0|cnt_delay[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[22] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~46 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~46_combout  = \ssd1306_ctrl_u0|cnt_delay [23] $ (\ssd1306_ctrl_u0|Add0~45 )

	.dataa(\ssd1306_ctrl_u0|cnt_delay [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ssd1306_ctrl_u0|Add0~45 ),
	.combout(\ssd1306_ctrl_u0|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~46 .lut_mask = 16'h5A5A;
defparam \ssd1306_ctrl_u0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \ssd1306_ctrl_u0|cnt_delay[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[23] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal0~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal0~0_combout  = ((\ssd1306_ctrl_u0|cnt_delay [21]) # ((\ssd1306_ctrl_u0|cnt_delay [20]) # (\ssd1306_ctrl_u0|cnt_delay [23]))) # (!\ssd1306_ctrl_u0|cnt_delay [22])

	.dataa(\ssd1306_ctrl_u0|cnt_delay [22]),
	.datab(\ssd1306_ctrl_u0|cnt_delay [21]),
	.datac(\ssd1306_ctrl_u0|cnt_delay [20]),
	.datad(\ssd1306_ctrl_u0|cnt_delay [23]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal0~0 .lut_mask = 16'hFFFD;
defparam \ssd1306_ctrl_u0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal0~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal0~1_combout  = ((\ssd1306_ctrl_u0|cnt_delay [16]) # ((\ssd1306_ctrl_u0|cnt_delay [17]) # (!\ssd1306_ctrl_u0|cnt_delay [19]))) # (!\ssd1306_ctrl_u0|cnt_delay [18])

	.dataa(\ssd1306_ctrl_u0|cnt_delay [18]),
	.datab(\ssd1306_ctrl_u0|cnt_delay [16]),
	.datac(\ssd1306_ctrl_u0|cnt_delay [17]),
	.datad(\ssd1306_ctrl_u0|cnt_delay [19]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal0~1 .lut_mask = 16'hFDFF;
defparam \ssd1306_ctrl_u0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal0~2 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal0~2_combout  = (\ssd1306_ctrl_u0|cnt_delay [15]) # ((\ssd1306_ctrl_u0|cnt_delay [12]) # ((\ssd1306_ctrl_u0|cnt_delay [13]) # (!\ssd1306_ctrl_u0|cnt_delay [14])))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [15]),
	.datab(\ssd1306_ctrl_u0|cnt_delay [12]),
	.datac(\ssd1306_ctrl_u0|cnt_delay [14]),
	.datad(\ssd1306_ctrl_u0|cnt_delay [13]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal0~2 .lut_mask = 16'hFFEF;
defparam \ssd1306_ctrl_u0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal0~3 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal0~3_combout  = (((\ssd1306_ctrl_u0|cnt_delay [10]) # (!\ssd1306_ctrl_u0|cnt_delay [9])) # (!\ssd1306_ctrl_u0|cnt_delay [8])) # (!\ssd1306_ctrl_u0|cnt_delay [11])

	.dataa(\ssd1306_ctrl_u0|cnt_delay [11]),
	.datab(\ssd1306_ctrl_u0|cnt_delay [8]),
	.datac(\ssd1306_ctrl_u0|cnt_delay [9]),
	.datad(\ssd1306_ctrl_u0|cnt_delay [10]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal0~3 .lut_mask = 16'hFF7F;
defparam \ssd1306_ctrl_u0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal0~4 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal0~4_combout  = (\ssd1306_ctrl_u0|Equal0~0_combout ) # ((\ssd1306_ctrl_u0|Equal0~1_combout ) # ((\ssd1306_ctrl_u0|Equal0~2_combout ) # (\ssd1306_ctrl_u0|Equal0~3_combout )))

	.dataa(\ssd1306_ctrl_u0|Equal0~0_combout ),
	.datab(\ssd1306_ctrl_u0|Equal0~1_combout ),
	.datac(\ssd1306_ctrl_u0|Equal0~2_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal0~4 .lut_mask = 16'hFFFE;
defparam \ssd1306_ctrl_u0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~0_combout  = \ssd1306_ctrl_u0|cnt_delay [0] $ (VCC)
// \ssd1306_ctrl_u0|Add0~1  = CARRY(\ssd1306_ctrl_u0|cnt_delay [0])

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Add0~0_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~1 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~0 .lut_mask = 16'h33CC;
defparam \ssd1306_ctrl_u0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux23~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux23~0_combout  = (\ssd1306_ctrl_u0|Add0~0_combout  & ((\ssd1306_ctrl_u0|Equal0~4_combout ) # ((\ssd1306_ctrl_u0|Equal0~6_combout ) # (\ssd1306_ctrl_u0|Equal0~5_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datab(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.datac(\ssd1306_ctrl_u0|Add0~0_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux23~0 .lut_mask = 16'hF0E0;
defparam \ssd1306_ctrl_u0|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \ssd1306_ctrl_u0|cnt_delay[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[0] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~2 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~2_combout  = (\ssd1306_ctrl_u0|cnt_delay [1] & (!\ssd1306_ctrl_u0|Add0~1 )) # (!\ssd1306_ctrl_u0|cnt_delay [1] & ((\ssd1306_ctrl_u0|Add0~1 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~3  = CARRY((!\ssd1306_ctrl_u0|Add0~1 ) # (!\ssd1306_ctrl_u0|cnt_delay [1]))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~1 ),
	.combout(\ssd1306_ctrl_u0|Add0~2_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~3 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~2 .lut_mask = 16'h5A5F;
defparam \ssd1306_ctrl_u0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \ssd1306_ctrl_u0|cnt_delay[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[1] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~4 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~4_combout  = (\ssd1306_ctrl_u0|cnt_delay [2] & (\ssd1306_ctrl_u0|Add0~3  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [2] & (!\ssd1306_ctrl_u0|Add0~3  & VCC))
// \ssd1306_ctrl_u0|Add0~5  = CARRY((\ssd1306_ctrl_u0|cnt_delay [2] & !\ssd1306_ctrl_u0|Add0~3 ))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~3 ),
	.combout(\ssd1306_ctrl_u0|Add0~4_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~5 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~4 .lut_mask = 16'hA50A;
defparam \ssd1306_ctrl_u0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \ssd1306_ctrl_u0|cnt_delay[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[2] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~6 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~6_combout  = (\ssd1306_ctrl_u0|cnt_delay [3] & (!\ssd1306_ctrl_u0|Add0~5 )) # (!\ssd1306_ctrl_u0|cnt_delay [3] & ((\ssd1306_ctrl_u0|Add0~5 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~7  = CARRY((!\ssd1306_ctrl_u0|Add0~5 ) # (!\ssd1306_ctrl_u0|cnt_delay [3]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~5 ),
	.combout(\ssd1306_ctrl_u0|Add0~6_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~7 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~6 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \ssd1306_ctrl_u0|cnt_delay[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[3] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~8 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~8_combout  = (\ssd1306_ctrl_u0|cnt_delay [4] & (\ssd1306_ctrl_u0|Add0~7  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [4] & (!\ssd1306_ctrl_u0|Add0~7  & VCC))
// \ssd1306_ctrl_u0|Add0~9  = CARRY((\ssd1306_ctrl_u0|cnt_delay [4] & !\ssd1306_ctrl_u0|Add0~7 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~7 ),
	.combout(\ssd1306_ctrl_u0|Add0~8_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~9 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~8 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \ssd1306_ctrl_u0|cnt_delay[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[4] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~10 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~10_combout  = (\ssd1306_ctrl_u0|cnt_delay [5] & (!\ssd1306_ctrl_u0|Add0~9 )) # (!\ssd1306_ctrl_u0|cnt_delay [5] & ((\ssd1306_ctrl_u0|Add0~9 ) # (GND)))
// \ssd1306_ctrl_u0|Add0~11  = CARRY((!\ssd1306_ctrl_u0|Add0~9 ) # (!\ssd1306_ctrl_u0|cnt_delay [5]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~9 ),
	.combout(\ssd1306_ctrl_u0|Add0~10_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~11 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~10 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \ssd1306_ctrl_u0|cnt_delay[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[5] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|Add0~12 (
// Equation(s):
// \ssd1306_ctrl_u0|Add0~12_combout  = (\ssd1306_ctrl_u0|cnt_delay [6] & (\ssd1306_ctrl_u0|Add0~11  $ (GND))) # (!\ssd1306_ctrl_u0|cnt_delay [6] & (!\ssd1306_ctrl_u0|Add0~11  & VCC))
// \ssd1306_ctrl_u0|Add0~13  = CARRY((\ssd1306_ctrl_u0|cnt_delay [6] & !\ssd1306_ctrl_u0|Add0~11 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|cnt_delay [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|Add0~11 ),
	.combout(\ssd1306_ctrl_u0|Add0~12_combout ),
	.cout(\ssd1306_ctrl_u0|Add0~13 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Add0~12 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux17~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux17~0_combout  = (\ssd1306_ctrl_u0|Add0~12_combout  & ((\ssd1306_ctrl_u0|Equal0~5_combout ) # ((\ssd1306_ctrl_u0|Equal0~6_combout ) # (\ssd1306_ctrl_u0|Equal0~4_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datab(\ssd1306_ctrl_u0|Add0~12_combout ),
	.datac(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux17~0 .lut_mask = 16'hCCC8;
defparam \ssd1306_ctrl_u0|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \ssd1306_ctrl_u0|cnt_delay[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[6] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \ssd1306_ctrl_u0|cnt_delay[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|cnt_delay[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|cnt_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|cnt_delay[7] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|cnt_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal0~5 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal0~5_combout  = (\ssd1306_ctrl_u0|cnt_delay [7]) # ((\ssd1306_ctrl_u0|cnt_delay [5]) # ((\ssd1306_ctrl_u0|cnt_delay [4]) # (!\ssd1306_ctrl_u0|cnt_delay [6])))

	.dataa(\ssd1306_ctrl_u0|cnt_delay [7]),
	.datab(\ssd1306_ctrl_u0|cnt_delay [5]),
	.datac(\ssd1306_ctrl_u0|cnt_delay [6]),
	.datad(\ssd1306_ctrl_u0|cnt_delay [4]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal0~5 .lut_mask = 16'hFFEF;
defparam \ssd1306_ctrl_u0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal0~7 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal0~7_combout  = (\ssd1306_ctrl_u0|Equal0~5_combout ) # ((\ssd1306_ctrl_u0|Equal0~4_combout ) # (\ssd1306_ctrl_u0|Equal0~6_combout ))

	.dataa(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal0~7 .lut_mask = 16'hFFFA;
defparam \ssd1306_ctrl_u0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux45~3 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux45~3_combout  = (\ssd1306_ctrl_u0|state_sub [1]) # ((!\ssd1306_ctrl_u0|state_main [1] & \ssd1306_ctrl_u0|Equal0~7_combout ))

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|state_sub [1]),
	.datad(\ssd1306_ctrl_u0|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux45~3 .lut_mask = 16'hF5F0;
defparam \ssd1306_ctrl_u0|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux45~4 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux45~4_combout  = (\ssd1306_ctrl_u0|Mux45~3_combout  & (((\ssd1306_ctrl_u0|state_sub [0])))) # (!\ssd1306_ctrl_u0|Mux45~3_combout  & ((\ssd1306_ctrl_u0|state_main [1] & (\ssd1306_ctrl_u0|Mux45~6_combout )) # (!\ssd1306_ctrl_u0|state_main 
// [1] & ((!\ssd1306_ctrl_u0|state_sub [0])))))

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(\ssd1306_ctrl_u0|Mux45~6_combout ),
	.datac(\ssd1306_ctrl_u0|state_sub [0]),
	.datad(\ssd1306_ctrl_u0|Mux45~3_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux45~4 .lut_mask = 16'hF08D;
defparam \ssd1306_ctrl_u0|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \ssd1306_ctrl_u0|state_sub[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux45~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ssd1306_ctrl_u0|state_main [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|state_sub [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_sub[0] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|state_sub[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[0]~11 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[0]~11_combout  = ((\ssd1306_ctrl_u0|state_sub [0]) # (\ssd1306_ctrl_u0|Equal0~7_combout )) # (!\ssd1306_ctrl_u0|state_sub [1])

	.dataa(\ssd1306_ctrl_u0|state_sub [1]),
	.datab(\ssd1306_ctrl_u0|state_sub [0]),
	.datac(\ssd1306_ctrl_u0|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_cnt[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[0]~11 .lut_mask = 16'hFDFD;
defparam \ssd1306_ctrl_u0|send_cnt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \my_spi_master|Equal3~0 (
// Equation(s):
// \my_spi_master|Equal3~0_combout  = ((\my_spi_master|sequence_cntr [0]) # ((!\my_spi_master|LessThan0~0_combout ) # (!\my_spi_master|always1~0_combout ))) # (!\my_spi_master|always1~4_combout )

	.dataa(\my_spi_master|always1~4_combout ),
	.datab(\my_spi_master|sequence_cntr [0]),
	.datac(\my_spi_master|always1~0_combout ),
	.datad(\my_spi_master|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|Equal3~0 .lut_mask = 16'hDFFF;
defparam \my_spi_master|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal2~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal2~0_combout  = (!\ssd1306_ctrl_u0|send_cnt [6] & (!\ssd1306_ctrl_u0|send_cnt [2] & (!\ssd1306_ctrl_u0|send_cnt [8] & !\ssd1306_ctrl_u0|send_cnt [5])))

	.dataa(\ssd1306_ctrl_u0|send_cnt [6]),
	.datab(\ssd1306_ctrl_u0|send_cnt [2]),
	.datac(\ssd1306_ctrl_u0|send_cnt [8]),
	.datad(\ssd1306_ctrl_u0|send_cnt [5]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal2~0 .lut_mask = 16'h0001;
defparam \ssd1306_ctrl_u0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal2~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal2~1_combout  = (!\ssd1306_ctrl_u0|send_cnt [10] & !\ssd1306_ctrl_u0|send_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_cnt [10]),
	.datad(\ssd1306_ctrl_u0|send_cnt [9]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal2~1 .lut_mask = 16'h000F;
defparam \ssd1306_ctrl_u0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal3~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal3~0_combout  = (\ssd1306_ctrl_u0|Equal2~0_combout  & (\ssd1306_ctrl_u0|Equal2~1_combout  & (\ssd1306_ctrl_u0|Equal2~2_combout  & \ssd1306_ctrl_u0|send_data~7_combout )))

	.dataa(\ssd1306_ctrl_u0|Equal2~0_combout ),
	.datab(\ssd1306_ctrl_u0|Equal2~1_combout ),
	.datac(\ssd1306_ctrl_u0|Equal2~2_combout ),
	.datad(\ssd1306_ctrl_u0|send_data~7_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal3~0 .lut_mask = 16'h8000;
defparam \ssd1306_ctrl_u0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|Selector13~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Selector13~0_combout  = (\ssd1306_ctrl_u0|send_cnt [7] & (\ssd1306_ctrl_u0|state_sub [0] & (!\ssd1306_ctrl_u0|state_sub [1] & \ssd1306_ctrl_u0|Equal3~0_combout )))

	.dataa(\ssd1306_ctrl_u0|send_cnt [7]),
	.datab(\ssd1306_ctrl_u0|state_sub [0]),
	.datac(\ssd1306_ctrl_u0|state_sub [1]),
	.datad(\ssd1306_ctrl_u0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Selector13~0 .lut_mask = 16'h0800;
defparam \ssd1306_ctrl_u0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|state_main[2]~3 (
// Equation(s):
// \ssd1306_ctrl_u0|state_main[2]~3_combout  = (!\ssd1306_ctrl_u0|Selector14~0_combout  & !\ssd1306_ctrl_u0|Selector13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|Selector14~0_combout ),
	.datad(\ssd1306_ctrl_u0|Selector13~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|state_main[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_main[2]~3 .lut_mask = 16'h000F;
defparam \ssd1306_ctrl_u0|state_main[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[0]~29 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[0]~29_combout  = (\my_spi_master|Equal3~0_combout  & ((\ssd1306_ctrl_u0|state_main [0] & (\ssd1306_ctrl_u0|Equal1~0_combout )) # (!\ssd1306_ctrl_u0|state_main [0] & ((\ssd1306_ctrl_u0|state_main[2]~3_combout )))))

	.dataa(\ssd1306_ctrl_u0|Equal1~0_combout ),
	.datab(\ssd1306_ctrl_u0|state_main [0]),
	.datac(\my_spi_master|Equal3~0_combout ),
	.datad(\ssd1306_ctrl_u0|state_main[2]~3_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_cnt[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[0]~29 .lut_mask = 16'hB080;
defparam \ssd1306_ctrl_u0|send_cnt[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[0]~36 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[0]~36_combout  = (\ssd1306_ctrl_u0|state_main [1] & (!\ssd1306_ctrl_u0|state_main [0] & ((!\ssd1306_ctrl_u0|send_cnt[0]~29_combout )))) # (!\ssd1306_ctrl_u0|state_main [1] & ((\ssd1306_ctrl_u0|state_main [0] & 
// ((!\ssd1306_ctrl_u0|send_cnt[0]~29_combout ))) # (!\ssd1306_ctrl_u0|state_main [0] & (!\ssd1306_ctrl_u0|send_cnt[0]~11_combout ))))

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(\ssd1306_ctrl_u0|state_main [0]),
	.datac(\ssd1306_ctrl_u0|send_cnt[0]~11_combout ),
	.datad(\ssd1306_ctrl_u0|send_cnt[0]~29_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_cnt[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[0]~36 .lut_mask = 16'h0167;
defparam \ssd1306_ctrl_u0|send_cnt[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[0]~37 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[0]~37_combout  = (\rst_n~input_o  & (\ssd1306_ctrl_u0|send_cnt[0]~36_combout  & ((!\ssd1306_ctrl_u0|state_sub [1]) # (!\ssd1306_ctrl_u0|state_main [1]))))

	.dataa(\rst_n~input_o ),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(\ssd1306_ctrl_u0|state_sub [1]),
	.datad(\ssd1306_ctrl_u0|send_cnt[0]~36_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[0]~37 .lut_mask = 16'h2A00;
defparam \ssd1306_ctrl_u0|send_cnt[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \ssd1306_ctrl_u0|send_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[8] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[9]~32 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[9]~32_combout  = (\ssd1306_ctrl_u0|send_cnt [9] & (!\ssd1306_ctrl_u0|send_cnt[8]~31 )) # (!\ssd1306_ctrl_u0|send_cnt [9] & ((\ssd1306_ctrl_u0|send_cnt[8]~31 ) # (GND)))
// \ssd1306_ctrl_u0|send_cnt[9]~33  = CARRY((!\ssd1306_ctrl_u0|send_cnt[8]~31 ) # (!\ssd1306_ctrl_u0|send_cnt [9]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[8]~31 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[9]~32_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[9]~33 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[9]~32 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|send_cnt[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \ssd1306_ctrl_u0|send_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[9] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[10]~34 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[10]~34_combout  = \ssd1306_ctrl_u0|send_cnt[9]~33  $ (!\ssd1306_ctrl_u0|send_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|send_cnt [10]),
	.cin(\ssd1306_ctrl_u0|send_cnt[9]~33 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[10]~34 .lut_mask = 16'hF00F;
defparam \ssd1306_ctrl_u0|send_cnt[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \ssd1306_ctrl_u0|send_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[10] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal2~3 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal2~3_combout  = (!\ssd1306_ctrl_u0|send_cnt [10] & (!\ssd1306_ctrl_u0|send_cnt [9] & \ssd1306_ctrl_u0|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [10]),
	.datac(\ssd1306_ctrl_u0|send_cnt [9]),
	.datad(\ssd1306_ctrl_u0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal2~3 .lut_mask = 16'h0300;
defparam \ssd1306_ctrl_u0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal1~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal1~0_combout  = (((!\ssd1306_ctrl_u0|Equal2~3_combout ) # (!\ssd1306_ctrl_u0|Equal2~4_combout )) # (!\ssd1306_ctrl_u0|send_cnt [3])) # (!\ssd1306_ctrl_u0|send_cnt [4])

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|send_cnt [3]),
	.datac(\ssd1306_ctrl_u0|Equal2~4_combout ),
	.datad(\ssd1306_ctrl_u0|Equal2~3_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal1~0 .lut_mask = 16'h7FFF;
defparam \ssd1306_ctrl_u0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[0]~28 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[0]~28_combout  = (\ssd1306_ctrl_u0|state_main [0] & (((!\ssd1306_ctrl_u0|Equal1~0_combout )))) # (!\ssd1306_ctrl_u0|state_main [0] & (((!\ssd1306_ctrl_u0|state_main[2]~3_combout )) # (!\ssd1306_ctrl_u0|state_main [1])))

	.dataa(\ssd1306_ctrl_u0|state_main [0]),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(\ssd1306_ctrl_u0|Equal1~0_combout ),
	.datad(\ssd1306_ctrl_u0|state_main[2]~3_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[0]~28 .lut_mask = 16'h1B5F;
defparam \ssd1306_ctrl_u0|send_cnt[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \ssd1306_ctrl_u0|send_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[0] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[1]~14 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[1]~14_combout  = (\ssd1306_ctrl_u0|send_cnt [1] & (!\ssd1306_ctrl_u0|send_cnt[0]~13 )) # (!\ssd1306_ctrl_u0|send_cnt [1] & ((\ssd1306_ctrl_u0|send_cnt[0]~13 ) # (GND)))
// \ssd1306_ctrl_u0|send_cnt[1]~15  = CARRY((!\ssd1306_ctrl_u0|send_cnt[0]~13 ) # (!\ssd1306_ctrl_u0|send_cnt [1]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[0]~13 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[1]~14_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[1]~15 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[1]~14 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|send_cnt[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \ssd1306_ctrl_u0|send_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[1] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[2]~16 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[2]~16_combout  = (\ssd1306_ctrl_u0|send_cnt [2] & (\ssd1306_ctrl_u0|send_cnt[1]~15  $ (GND))) # (!\ssd1306_ctrl_u0|send_cnt [2] & (!\ssd1306_ctrl_u0|send_cnt[1]~15  & VCC))
// \ssd1306_ctrl_u0|send_cnt[2]~17  = CARRY((\ssd1306_ctrl_u0|send_cnt [2] & !\ssd1306_ctrl_u0|send_cnt[1]~15 ))

	.dataa(\ssd1306_ctrl_u0|send_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[1]~15 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[2]~16_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[2]~17 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[2]~16 .lut_mask = 16'hA50A;
defparam \ssd1306_ctrl_u0|send_cnt[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \ssd1306_ctrl_u0|send_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[2] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[3]~18 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[3]~18_combout  = (\ssd1306_ctrl_u0|send_cnt [3] & (!\ssd1306_ctrl_u0|send_cnt[2]~17 )) # (!\ssd1306_ctrl_u0|send_cnt [3] & ((\ssd1306_ctrl_u0|send_cnt[2]~17 ) # (GND)))
// \ssd1306_ctrl_u0|send_cnt[3]~19  = CARRY((!\ssd1306_ctrl_u0|send_cnt[2]~17 ) # (!\ssd1306_ctrl_u0|send_cnt [3]))

	.dataa(\ssd1306_ctrl_u0|send_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[2]~17 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[3]~18_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[3]~19 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[3]~18 .lut_mask = 16'h5A5F;
defparam \ssd1306_ctrl_u0|send_cnt[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \ssd1306_ctrl_u0|send_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[3] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[4]~20 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[4]~20_combout  = (\ssd1306_ctrl_u0|send_cnt [4] & (\ssd1306_ctrl_u0|send_cnt[3]~19  $ (GND))) # (!\ssd1306_ctrl_u0|send_cnt [4] & (!\ssd1306_ctrl_u0|send_cnt[3]~19  & VCC))
// \ssd1306_ctrl_u0|send_cnt[4]~21  = CARRY((\ssd1306_ctrl_u0|send_cnt [4] & !\ssd1306_ctrl_u0|send_cnt[3]~19 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[3]~19 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[4]~20_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[4]~21 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[4]~20 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|send_cnt[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \ssd1306_ctrl_u0|send_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[4] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[5]~22 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[5]~22_combout  = (\ssd1306_ctrl_u0|send_cnt [5] & (!\ssd1306_ctrl_u0|send_cnt[4]~21 )) # (!\ssd1306_ctrl_u0|send_cnt [5] & ((\ssd1306_ctrl_u0|send_cnt[4]~21 ) # (GND)))
// \ssd1306_ctrl_u0|send_cnt[5]~23  = CARRY((!\ssd1306_ctrl_u0|send_cnt[4]~21 ) # (!\ssd1306_ctrl_u0|send_cnt [5]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[4]~21 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[5]~22_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[5]~23 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[5]~22 .lut_mask = 16'h3C3F;
defparam \ssd1306_ctrl_u0|send_cnt[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \ssd1306_ctrl_u0|send_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[5] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_cnt[6]~24 (
// Equation(s):
// \ssd1306_ctrl_u0|send_cnt[6]~24_combout  = (\ssd1306_ctrl_u0|send_cnt [6] & (\ssd1306_ctrl_u0|send_cnt[5]~23  $ (GND))) # (!\ssd1306_ctrl_u0|send_cnt [6] & (!\ssd1306_ctrl_u0|send_cnt[5]~23  & VCC))
// \ssd1306_ctrl_u0|send_cnt[6]~25  = CARRY((\ssd1306_ctrl_u0|send_cnt [6] & !\ssd1306_ctrl_u0|send_cnt[5]~23 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ssd1306_ctrl_u0|send_cnt[5]~23 ),
	.combout(\ssd1306_ctrl_u0|send_cnt[6]~24_combout ),
	.cout(\ssd1306_ctrl_u0|send_cnt[6]~25 ));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[6]~24 .lut_mask = 16'hC30C;
defparam \ssd1306_ctrl_u0|send_cnt[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \ssd1306_ctrl_u0|send_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[6] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \ssd1306_ctrl_u0|send_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_cnt[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ssd1306_ctrl_u0|send_cnt[0]~28_combout ),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|send_cnt[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_cnt[7] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \ssd1306_ctrl_u0|page_cnt[0]~0 (
// Equation(s):
// \ssd1306_ctrl_u0|page_cnt[0]~0_combout  = (\ssd1306_ctrl_u0|send_cnt [7] & (\ssd1306_ctrl_u0|state_main [1] & (\ssd1306_ctrl_u0|Equal3~0_combout  & \ssd1306_ctrl_u0|Equal6~0_combout )))

	.dataa(\ssd1306_ctrl_u0|send_cnt [7]),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(\ssd1306_ctrl_u0|Equal3~0_combout ),
	.datad(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|page_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|page_cnt[0]~0 .lut_mask = 16'h8000;
defparam \ssd1306_ctrl_u0|page_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux45~2 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux45~2_combout  = (!\ssd1306_ctrl_u0|Equal0~4_combout  & (!\ssd1306_ctrl_u0|state_main [1] & (!\ssd1306_ctrl_u0|Equal0~5_combout  & !\ssd1306_ctrl_u0|Equal0~6_combout )))

	.dataa(\ssd1306_ctrl_u0|Equal0~4_combout ),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(\ssd1306_ctrl_u0|Equal0~5_combout ),
	.datad(\ssd1306_ctrl_u0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux45~2 .lut_mask = 16'h0001;
defparam \ssd1306_ctrl_u0|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux44~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux44~0_combout  = (\ssd1306_ctrl_u0|page_cnt[0]~0_combout ) # ((\ssd1306_ctrl_u0|Mux45~2_combout  & (\ssd1306_ctrl_u0|state_sub [0])) # (!\ssd1306_ctrl_u0|Mux45~2_combout  & ((\ssd1306_ctrl_u0|state_sub [1]))))

	.dataa(\ssd1306_ctrl_u0|page_cnt[0]~0_combout ),
	.datab(\ssd1306_ctrl_u0|state_sub [0]),
	.datac(\ssd1306_ctrl_u0|state_sub [1]),
	.datad(\ssd1306_ctrl_u0|Mux45~2_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux44~0 .lut_mask = 16'hEEFA;
defparam \ssd1306_ctrl_u0|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \ssd1306_ctrl_u0|state_sub[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux44~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ssd1306_ctrl_u0|state_main [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|state_sub [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_sub[1] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|state_sub[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \ssd1306_ctrl_u0|state_main[2]~0 (
// Equation(s):
// \ssd1306_ctrl_u0|state_main[2]~0_combout  = (\ssd1306_ctrl_u0|state_sub [1]) # ((\ssd1306_ctrl_u0|Selector13~0_combout ) # ((\ssd1306_ctrl_u0|Selector14~0_combout ) # (\my_spi_master|Equal3~0_combout )))

	.dataa(\ssd1306_ctrl_u0|state_sub [1]),
	.datab(\ssd1306_ctrl_u0|Selector13~0_combout ),
	.datac(\ssd1306_ctrl_u0|Selector14~0_combout ),
	.datad(\my_spi_master|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|state_main[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_main[2]~0 .lut_mask = 16'hFFFE;
defparam \ssd1306_ctrl_u0|state_main[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_dc~1 (
// Equation(s):
// \ssd1306_ctrl_u0|send_dc~1_combout  = (\rst_n~input_o  & (\ssd1306_ctrl_u0|state_main [0] $ (\ssd1306_ctrl_u0|state_main [1])))

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(\ssd1306_ctrl_u0|state_main [0]),
	.datad(\ssd1306_ctrl_u0|state_main [1]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_dc~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_dc~1 .lut_mask = 16'h0CC0;
defparam \ssd1306_ctrl_u0|send_dc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|state_save[1]~0 (
// Equation(s):
// \ssd1306_ctrl_u0|state_save[1]~0_combout  = (\ssd1306_ctrl_u0|send_dc~1_combout  & ((\ssd1306_ctrl_u0|state_main [1]) # ((\ssd1306_ctrl_u0|Equal1~0_combout  & !\my_spi_master|Equal3~0_combout ))))

	.dataa(\ssd1306_ctrl_u0|send_dc~1_combout ),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(\ssd1306_ctrl_u0|Equal1~0_combout ),
	.datad(\my_spi_master|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|state_save[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_save[1]~0 .lut_mask = 16'h88A8;
defparam \ssd1306_ctrl_u0|state_save[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \ssd1306_ctrl_u0|state_save[1]~1 (
// Equation(s):
// \ssd1306_ctrl_u0|state_save[1]~1_combout  = (\ssd1306_ctrl_u0|state_save[1]~0_combout  & ((!\ssd1306_ctrl_u0|state_main [1]) # (!\ssd1306_ctrl_u0|state_main[2]~0_combout )))

	.dataa(\ssd1306_ctrl_u0|state_main[2]~0_combout ),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|state_save[1]~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|state_save[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_save[1]~1 .lut_mask = 16'h7700;
defparam \ssd1306_ctrl_u0|state_save[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \ssd1306_ctrl_u0|state_save[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|state_save[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|state_save[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|state_save [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_save[0] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|state_save[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux42~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux42~0_combout  = ((\ssd1306_ctrl_u0|state_main [1] & (\ssd1306_ctrl_u0|state_save [0])) # (!\ssd1306_ctrl_u0|state_main [1] & ((\ssd1306_ctrl_u0|Equal1~0_combout )))) # (!\ssd1306_ctrl_u0|state_main [0])

	.dataa(\ssd1306_ctrl_u0|state_save [0]),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(\ssd1306_ctrl_u0|state_main [0]),
	.datad(\ssd1306_ctrl_u0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux42~0 .lut_mask = 16'hBF8F;
defparam \ssd1306_ctrl_u0|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|state_main[2]~1 (
// Equation(s):
// \ssd1306_ctrl_u0|state_main[2]~1_combout  = (\ssd1306_ctrl_u0|state_main [1] & ((\ssd1306_ctrl_u0|state_main [0]) # ((\ssd1306_ctrl_u0|state_main[2]~0_combout )))) # (!\ssd1306_ctrl_u0|state_main [1] & (!\ssd1306_ctrl_u0|state_main [0] & 
// ((\ssd1306_ctrl_u0|send_cnt[0]~11_combout ))))

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(\ssd1306_ctrl_u0|state_main [0]),
	.datac(\ssd1306_ctrl_u0|state_main[2]~0_combout ),
	.datad(\ssd1306_ctrl_u0|send_cnt[0]~11_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|state_main[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_main[2]~1 .lut_mask = 16'hB9A8;
defparam \ssd1306_ctrl_u0|state_main[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|state_main[2]~2 (
// Equation(s):
// \ssd1306_ctrl_u0|state_main[2]~2_combout  = (\ssd1306_ctrl_u0|state_main [0] & ((\my_spi_master|Equal3~0_combout  & ((\ssd1306_ctrl_u0|state_main[2]~1_combout ) # (!\ssd1306_ctrl_u0|Equal1~0_combout ))) # (!\my_spi_master|Equal3~0_combout  & 
// ((!\ssd1306_ctrl_u0|state_main[2]~1_combout ))))) # (!\ssd1306_ctrl_u0|state_main [0] & (((!\ssd1306_ctrl_u0|state_main[2]~1_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal1~0_combout ),
	.datab(\ssd1306_ctrl_u0|state_main [0]),
	.datac(\my_spi_master|Equal3~0_combout ),
	.datad(\ssd1306_ctrl_u0|state_main[2]~1_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|state_main[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_main[2]~2 .lut_mask = 16'hC07F;
defparam \ssd1306_ctrl_u0|state_main[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \ssd1306_ctrl_u0|state_main[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux42~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|state_main[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|state_main [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_main[0] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|state_main[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \ssd1306_ctrl_u0|state_save[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ssd1306_ctrl_u0|state_main [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ssd1306_ctrl_u0|state_save[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|state_save [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_save[1] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|state_save[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux41~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux41~0_combout  = (\ssd1306_ctrl_u0|state_main [0] & ((\ssd1306_ctrl_u0|state_save [1]) # (!\ssd1306_ctrl_u0|state_main [1]))) # (!\ssd1306_ctrl_u0|state_main [0] & (\ssd1306_ctrl_u0|state_main [1]))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|state_main [0]),
	.datac(\ssd1306_ctrl_u0|state_main [1]),
	.datad(\ssd1306_ctrl_u0|state_save [1]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux41~0 .lut_mask = 16'hFC3C;
defparam \ssd1306_ctrl_u0|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \ssd1306_ctrl_u0|state_main[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|Mux41~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ssd1306_ctrl_u0|state_main[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|state_main [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|state_main[1] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|state_main[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_en~0 (
// Equation(s):
// \ssd1306_ctrl_u0|send_en~0_combout  = ((\ssd1306_ctrl_u0|state_main [1] & ((\ssd1306_ctrl_u0|state_sub [1]) # (\ssd1306_ctrl_u0|state_main [0]))) # (!\ssd1306_ctrl_u0|state_main [1] & ((!\ssd1306_ctrl_u0|state_main [0])))) # (!\rst_n~input_o )

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(\rst_n~input_o ),
	.datac(\ssd1306_ctrl_u0|state_sub [1]),
	.datad(\ssd1306_ctrl_u0|state_main [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_en~0 .lut_mask = 16'hBBF7;
defparam \ssd1306_ctrl_u0|send_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \ssd1306_ctrl_u0|Equal2~5 (
// Equation(s):
// \ssd1306_ctrl_u0|Equal2~5_combout  = (!\ssd1306_ctrl_u0|send_cnt [9] & (!\ssd1306_ctrl_u0|send_cnt [10] & (\ssd1306_ctrl_u0|Equal2~4_combout  & \ssd1306_ctrl_u0|Equal2~0_combout )))

	.dataa(\ssd1306_ctrl_u0|send_cnt [9]),
	.datab(\ssd1306_ctrl_u0|send_cnt [10]),
	.datac(\ssd1306_ctrl_u0|Equal2~4_combout ),
	.datad(\ssd1306_ctrl_u0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Equal2~5 .lut_mask = 16'h1000;
defparam \ssd1306_ctrl_u0|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_dc~0 (
// Equation(s):
// \ssd1306_ctrl_u0|send_dc~0_combout  = (!\my_spi_master|Equal3~0_combout  & (((!\ssd1306_ctrl_u0|Equal2~5_combout ) # (!\ssd1306_ctrl_u0|send_cnt [3])) # (!\ssd1306_ctrl_u0|send_cnt [4])))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|send_cnt [3]),
	.datac(\my_spi_master|Equal3~0_combout ),
	.datad(\ssd1306_ctrl_u0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_dc~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_dc~0 .lut_mask = 16'h070F;
defparam \ssd1306_ctrl_u0|send_dc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_dc~2 (
// Equation(s):
// \ssd1306_ctrl_u0|send_dc~2_combout  = ((\ssd1306_ctrl_u0|state_main [1] & (\ssd1306_ctrl_u0|state_main[2]~0_combout )) # (!\ssd1306_ctrl_u0|state_main [1] & ((!\ssd1306_ctrl_u0|send_dc~0_combout )))) # (!\ssd1306_ctrl_u0|send_dc~1_combout )

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(\ssd1306_ctrl_u0|send_dc~1_combout ),
	.datac(\ssd1306_ctrl_u0|state_main[2]~0_combout ),
	.datad(\ssd1306_ctrl_u0|send_dc~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_dc~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_dc~2 .lut_mask = 16'hB3F7;
defparam \ssd1306_ctrl_u0|send_dc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_en~1 (
// Equation(s):
// \ssd1306_ctrl_u0|send_en~1_combout  = ((\ssd1306_ctrl_u0|send_en~0_combout  & \ssd1306_ctrl_u0|send_en~q )) # (!\ssd1306_ctrl_u0|send_dc~2_combout )

	.dataa(\ssd1306_ctrl_u0|send_en~0_combout ),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_en~q ),
	.datad(\ssd1306_ctrl_u0|send_dc~2_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_en~1 .lut_mask = 16'hA0FF;
defparam \ssd1306_ctrl_u0|send_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \ssd1306_ctrl_u0|send_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_en~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_en .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_en .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \my_spi_master|ed_cmds[1]|in_d[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ssd1306_ctrl_u0|send_en~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|ed_cmds[1]|in_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|ed_cmds[1]|in_d[0] .is_wysiwyg = "true";
defparam \my_spi_master|ed_cmds[1]|in_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \my_spi_master|always1~9 (
// Equation(s):
// \my_spi_master|always1~9_combout  = ((\my_spi_master|sequence_cntr [0]) # ((\my_spi_master|ed_cmds[1]|in_d [0]) # (!\rst_n~input_o ))) # (!\ssd1306_ctrl_u0|send_en~q )

	.dataa(\ssd1306_ctrl_u0|send_en~q ),
	.datab(\my_spi_master|sequence_cntr [0]),
	.datac(\my_spi_master|ed_cmds[1]|in_d [0]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\my_spi_master|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~9 .lut_mask = 16'hFDFF;
defparam \my_spi_master|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \my_spi_master|always1~10 (
// Equation(s):
// \my_spi_master|always1~10_combout  = (((\my_spi_master|always1~9_combout ) # (!\my_spi_master|always1~4_combout )) # (!\my_spi_master|LessThan0~0_combout )) # (!\my_spi_master|always1~0_combout )

	.dataa(\my_spi_master|always1~0_combout ),
	.datab(\my_spi_master|LessThan0~0_combout ),
	.datac(\my_spi_master|always1~4_combout ),
	.datad(\my_spi_master|always1~9_combout ),
	.cin(gnd),
	.combout(\my_spi_master|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~10 .lut_mask = 16'hFF7F;
defparam \my_spi_master|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \my_spi_master|sequence_cntr[0]~9 (
// Equation(s):
// \my_spi_master|sequence_cntr[0]~9_combout  = (\my_spi_master|sequence_cntr[0]~8_combout  & (\my_spi_master|always1~10_combout  & !\my_spi_master|always1~7_combout ))

	.dataa(\my_spi_master|sequence_cntr[0]~8_combout ),
	.datab(gnd),
	.datac(\my_spi_master|always1~10_combout ),
	.datad(\my_spi_master|always1~7_combout ),
	.cin(gnd),
	.combout(\my_spi_master|sequence_cntr[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[0]~9 .lut_mask = 16'h00A0;
defparam \my_spi_master|sequence_cntr[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \my_spi_master|sequence_cntr[1]~12 (
// Equation(s):
// \my_spi_master|sequence_cntr[1]~12_combout  = (\my_spi_master|sequence_cntr [1] & (!\my_spi_master|sequence_cntr[0]~11 )) # (!\my_spi_master|sequence_cntr [1] & ((\my_spi_master|sequence_cntr[0]~11 ) # (GND)))
// \my_spi_master|sequence_cntr[1]~13  = CARRY((!\my_spi_master|sequence_cntr[0]~11 ) # (!\my_spi_master|sequence_cntr [1]))

	.dataa(\my_spi_master|sequence_cntr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_spi_master|sequence_cntr[0]~11 ),
	.combout(\my_spi_master|sequence_cntr[1]~12_combout ),
	.cout(\my_spi_master|sequence_cntr[1]~13 ));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[1]~12 .lut_mask = 16'h5A5F;
defparam \my_spi_master|sequence_cntr[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \my_spi_master|sequence_cntr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|sequence_cntr[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\my_spi_master|always1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|sequence_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[1] .is_wysiwyg = "true";
defparam \my_spi_master|sequence_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \my_spi_master|sequence_cntr[2]~14 (
// Equation(s):
// \my_spi_master|sequence_cntr[2]~14_combout  = (\my_spi_master|sequence_cntr [2] & (\my_spi_master|sequence_cntr[1]~13  $ (GND))) # (!\my_spi_master|sequence_cntr [2] & (!\my_spi_master|sequence_cntr[1]~13  & VCC))
// \my_spi_master|sequence_cntr[2]~15  = CARRY((\my_spi_master|sequence_cntr [2] & !\my_spi_master|sequence_cntr[1]~13 ))

	.dataa(\my_spi_master|sequence_cntr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_spi_master|sequence_cntr[1]~13 ),
	.combout(\my_spi_master|sequence_cntr[2]~14_combout ),
	.cout(\my_spi_master|sequence_cntr[2]~15 ));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[2]~14 .lut_mask = 16'hA50A;
defparam \my_spi_master|sequence_cntr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \my_spi_master|sequence_cntr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|sequence_cntr[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\my_spi_master|always1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|sequence_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[2] .is_wysiwyg = "true";
defparam \my_spi_master|sequence_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \my_spi_master|sequence_cntr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|sequence_cntr[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(\my_spi_master|always1~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|sequence_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|sequence_cntr[3] .is_wysiwyg = "true";
defparam \my_spi_master|sequence_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \my_spi_master|always1~6 (
// Equation(s):
// \my_spi_master|always1~6_combout  = (!\my_spi_master|sequence_cntr [3] & (\my_spi_master|sequence_cntr [0] & !\my_spi_master|sequence_cntr [2]))

	.dataa(gnd),
	.datab(\my_spi_master|sequence_cntr [3]),
	.datac(\my_spi_master|sequence_cntr [0]),
	.datad(\my_spi_master|sequence_cntr [2]),
	.cin(gnd),
	.combout(\my_spi_master|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~6 .lut_mask = 16'h0030;
defparam \my_spi_master|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \my_spi_master|always1~7 (
// Equation(s):
// \my_spi_master|always1~7_combout  = (\my_spi_master|always1~5_combout  & (\my_spi_master|always1~6_combout  & (\my_spi_master|always1~4_combout  & \my_spi_master|always1~0_combout )))

	.dataa(\my_spi_master|always1~5_combout ),
	.datab(\my_spi_master|always1~6_combout ),
	.datac(\my_spi_master|always1~4_combout ),
	.datad(\my_spi_master|always1~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|always1~7 .lut_mask = 16'h8000;
defparam \my_spi_master|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \my_spi_master|ncs_pin~0 (
// Equation(s):
// \my_spi_master|ncs_pin~0_combout  = (\my_spi_master|always1~3_combout ) # ((!\my_spi_master|always1~7_combout  & \my_spi_master|ncs_pin~q ))

	.dataa(gnd),
	.datab(\my_spi_master|always1~7_combout ),
	.datac(\my_spi_master|ncs_pin~q ),
	.datad(\my_spi_master|always1~3_combout ),
	.cin(gnd),
	.combout(\my_spi_master|ncs_pin~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|ncs_pin~0 .lut_mask = 16'hFF30;
defparam \my_spi_master|ncs_pin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \my_spi_master|ncs_pin (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|ncs_pin~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|ncs_pin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|ncs_pin .is_wysiwyg = "true";
defparam \my_spi_master|ncs_pin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \my_spi_master|clk_pin_before_inversion~0 (
// Equation(s):
// \my_spi_master|clk_pin_before_inversion~0_combout  = (!\my_spi_master|ncs_pin~q  & ((\my_spi_master|always1~5_combout ) # ((\my_spi_master|ed_spi_clk|falling[0]~0_combout  & \my_spi_master|clk_pin_before_inversion~q ))))

	.dataa(\my_spi_master|ed_spi_clk|falling[0]~0_combout ),
	.datab(\my_spi_master|always1~5_combout ),
	.datac(\my_spi_master|clk_pin_before_inversion~q ),
	.datad(\my_spi_master|ncs_pin~q ),
	.cin(gnd),
	.combout(\my_spi_master|clk_pin_before_inversion~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|clk_pin_before_inversion~0 .lut_mask = 16'h00EC;
defparam \my_spi_master|clk_pin_before_inversion~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \my_spi_master|clk_pin_before_inversion (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|clk_pin_before_inversion~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|clk_pin_before_inversion~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|clk_pin_before_inversion .is_wysiwyg = "true";
defparam \my_spi_master|clk_pin_before_inversion .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|oled_rst~0 (
// Equation(s):
// \ssd1306_ctrl_u0|oled_rst~0_combout  = (!\ssd1306_ctrl_u0|state_main [1] & (\rst_n~input_o  & (!\ssd1306_ctrl_u0|state_sub [1] & !\ssd1306_ctrl_u0|state_main [0])))

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(\rst_n~input_o ),
	.datac(\ssd1306_ctrl_u0|state_sub [1]),
	.datad(\ssd1306_ctrl_u0|state_main [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|oled_rst~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|oled_rst~0 .lut_mask = 16'h0004;
defparam \ssd1306_ctrl_u0|oled_rst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|oled_rst~1 (
// Equation(s):
// \ssd1306_ctrl_u0|oled_rst~1_combout  = (\ssd1306_ctrl_u0|oled_rst~0_combout  & ((\ssd1306_ctrl_u0|state_sub [0] & ((\ssd1306_ctrl_u0|oled_rst~q ) # (!\ssd1306_ctrl_u0|Equal0~7_combout ))) # (!\ssd1306_ctrl_u0|state_sub [0] & 
// (\ssd1306_ctrl_u0|Equal0~7_combout )))) # (!\ssd1306_ctrl_u0|oled_rst~0_combout  & (((\ssd1306_ctrl_u0|oled_rst~q ))))

	.dataa(\ssd1306_ctrl_u0|state_sub [0]),
	.datab(\ssd1306_ctrl_u0|Equal0~7_combout ),
	.datac(\ssd1306_ctrl_u0|oled_rst~q ),
	.datad(\ssd1306_ctrl_u0|oled_rst~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|oled_rst~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|oled_rst~1 .lut_mask = 16'hE6F0;
defparam \ssd1306_ctrl_u0|oled_rst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \ssd1306_ctrl_u0|oled_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|oled_rst~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|oled_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|oled_rst .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|oled_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_dc~3 (
// Equation(s):
// \ssd1306_ctrl_u0|send_dc~3_combout  = (\ssd1306_ctrl_u0|send_dc~2_combout  & (((\ssd1306_ctrl_u0|send_dc~q )))) # (!\ssd1306_ctrl_u0|send_dc~2_combout  & (\ssd1306_ctrl_u0|state_main [1] & (\ssd1306_ctrl_u0|Equal6~0_combout )))

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.datac(\ssd1306_ctrl_u0|send_dc~q ),
	.datad(\ssd1306_ctrl_u0|send_dc~2_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_dc~3_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_dc~3 .lut_mask = 16'hF088;
defparam \ssd1306_ctrl_u0|send_dc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \ssd1306_ctrl_u0|send_dc (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_dc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_dc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_dc .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_dc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \my_spi_master|spi_dc~0 (
// Equation(s):
// \my_spi_master|spi_dc~0_combout  = (\ssd1306_ctrl_u0|send_en~q  & (\ssd1306_ctrl_u0|send_dc~q )) # (!\ssd1306_ctrl_u0|send_en~q  & ((\my_spi_master|spi_dc~q )))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_dc~q ),
	.datac(\my_spi_master|spi_dc~q ),
	.datad(\ssd1306_ctrl_u0|send_en~q ),
	.cin(gnd),
	.combout(\my_spi_master|spi_dc~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|spi_dc~0 .lut_mask = 16'hCCF0;
defparam \my_spi_master|spi_dc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \my_spi_master|spi_dc (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|spi_dc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|spi_dc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|spi_dc .is_wysiwyg = "true";
defparam \my_spi_master|spi_dc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \my_spi_master|mosi_pin~0 (
// Equation(s):
// \my_spi_master|mosi_pin~0_combout  = ((\my_spi_master|ed_spi_clk|falling[0]~0_combout ) # (!\my_spi_master|always1~0_combout )) # (!\my_spi_master|always1~8_combout )

	.dataa(\my_spi_master|always1~8_combout ),
	.datab(gnd),
	.datac(\my_spi_master|ed_spi_clk|falling[0]~0_combout ),
	.datad(\my_spi_master|always1~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_pin~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_pin~0 .lut_mask = 16'hF5FF;
defparam \my_spi_master|mosi_pin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|page_cnt[0]~1 (
// Equation(s):
// \ssd1306_ctrl_u0|page_cnt[0]~1_combout  = \ssd1306_ctrl_u0|page_cnt [0] $ (((\ssd1306_ctrl_u0|page_cnt[0]~0_combout  & (!\ssd1306_ctrl_u0|state_main [0] & \rst_n~input_o ))))

	.dataa(\ssd1306_ctrl_u0|page_cnt[0]~0_combout ),
	.datab(\ssd1306_ctrl_u0|state_main [0]),
	.datac(\ssd1306_ctrl_u0|page_cnt [0]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|page_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|page_cnt[0]~1 .lut_mask = 16'hD2F0;
defparam \ssd1306_ctrl_u0|page_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \ssd1306_ctrl_u0|page_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|page_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|page_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|page_cnt[0] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|page_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|page_cnt[1]~2 (
// Equation(s):
// \ssd1306_ctrl_u0|page_cnt[1]~2_combout  = (\rst_n~input_o  & (\ssd1306_ctrl_u0|page_cnt [0] & (\ssd1306_ctrl_u0|page_cnt[0]~0_combout  & !\ssd1306_ctrl_u0|state_main [0])))

	.dataa(\rst_n~input_o ),
	.datab(\ssd1306_ctrl_u0|page_cnt [0]),
	.datac(\ssd1306_ctrl_u0|page_cnt[0]~0_combout ),
	.datad(\ssd1306_ctrl_u0|state_main [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|page_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|page_cnt[1]~2 .lut_mask = 16'h0080;
defparam \ssd1306_ctrl_u0|page_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|page_cnt[1]~3 (
// Equation(s):
// \ssd1306_ctrl_u0|page_cnt[1]~3_combout  = \ssd1306_ctrl_u0|page_cnt [1] $ (\ssd1306_ctrl_u0|page_cnt[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|page_cnt [1]),
	.datad(\ssd1306_ctrl_u0|page_cnt[1]~2_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|page_cnt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|page_cnt[1]~3 .lut_mask = 16'h0FF0;
defparam \ssd1306_ctrl_u0|page_cnt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \ssd1306_ctrl_u0|page_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|page_cnt[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|page_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|page_cnt[1] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|page_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|page_cnt[2]~4 (
// Equation(s):
// \ssd1306_ctrl_u0|page_cnt[2]~4_combout  = \ssd1306_ctrl_u0|page_cnt [2] $ (((\ssd1306_ctrl_u0|page_cnt [1] & \ssd1306_ctrl_u0|page_cnt[1]~2_combout )))

	.dataa(\ssd1306_ctrl_u0|page_cnt [1]),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|page_cnt [2]),
	.datad(\ssd1306_ctrl_u0|page_cnt[1]~2_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|page_cnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|page_cnt[2]~4 .lut_mask = 16'h5AF0;
defparam \ssd1306_ctrl_u0|page_cnt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \ssd1306_ctrl_u0|page_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|page_cnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|page_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|page_cnt[2] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|page_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\ssd1306_ctrl_u0|page_cnt [2],\ssd1306_ctrl_u0|page_cnt [1],\ssd1306_ctrl_u0|page_cnt [0],\ssd1306_ctrl_u0|send_cnt [6],\ssd1306_ctrl_u0|send_cnt [5],\ssd1306_ctrl_u0|send_cnt [4],\ssd1306_ctrl_u0|send_cnt [3],\ssd1306_ctrl_u0|send_cnt [2],\ssd1306_ctrl_u0|send_cnt [1],
\ssd1306_ctrl_u0|send_cnt [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\myram_m0|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/spi_oled.ram0_myram_7031274.hdl.mif";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "myram:myram_m0|altsyncram:memory_rtl_0|altsyncram_2dl1:auto_generated|ALTSYNCRAM";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402030181C0E0F0787C3E1F1F8FCFE7F3F9FC7E3F1F87C3E1F0783C0E070180C02010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002030383C1E1F1F8FCFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FB;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'hFCFE3F1F87C1E0F0380C02000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000181C3E3F3FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF3F8FC1E070180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C7EFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7F;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFC7E0700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000381F8FF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFE7E3F9FEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDF8E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \myram_m0|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000040301C0F0783E1F0FC7E3F1F8FE7F3F9FCFE7F3F1F8FC7E3F1F0F8783C1C0E060200000000000008060381C0F0783E1F0FC7E3F1F8FE7F3F9FCFE7F3F9F8FC7E3F1F0F8783C1C0C0400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[7]~0 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[7]~0_combout  = (\ssd1306_ctrl_u0|Equal6~0_combout  & ((\myram_m0|memory_rtl_0|auto_generated|ram_block1a7 ))) # (!\ssd1306_ctrl_u0|Equal6~0_combout  & (\ssd1306_ctrl_u0|send_data~7_combout ))

	.dataa(\ssd1306_ctrl_u0|send_data~7_combout ),
	.datab(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.datac(gnd),
	.datad(\myram_m0|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[7]~0 .lut_mask = 16'hEE22;
defparam \ssd1306_ctrl_u0|send_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux28~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux28~1_combout  = (\ssd1306_ctrl_u0|send_cnt [0] & (((!\ssd1306_ctrl_u0|send_cnt [2] & !\ssd1306_ctrl_u0|send_cnt [3])))) # (!\ssd1306_ctrl_u0|send_cnt [0] & ((\ssd1306_ctrl_u0|send_cnt [1] & (!\ssd1306_ctrl_u0|send_cnt [2])) # 
// (!\ssd1306_ctrl_u0|send_cnt [1] & (\ssd1306_ctrl_u0|send_cnt [2] & \ssd1306_ctrl_u0|send_cnt [3]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [0]),
	.datab(\ssd1306_ctrl_u0|send_cnt [1]),
	.datac(\ssd1306_ctrl_u0|send_cnt [2]),
	.datad(\ssd1306_ctrl_u0|send_cnt [3]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux28~1 .lut_mask = 16'h140E;
defparam \ssd1306_ctrl_u0|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux28~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux28~0_combout  = (\ssd1306_ctrl_u0|send_cnt [0] & ((\ssd1306_ctrl_u0|send_cnt [1] & ((\ssd1306_ctrl_u0|send_cnt [3]))) # (!\ssd1306_ctrl_u0|send_cnt [1] & (\ssd1306_ctrl_u0|send_cnt [2])))) # (!\ssd1306_ctrl_u0|send_cnt [0] & 
// ((\ssd1306_ctrl_u0|send_cnt [2]) # (\ssd1306_ctrl_u0|send_cnt [1] $ (\ssd1306_ctrl_u0|send_cnt [3]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [0]),
	.datab(\ssd1306_ctrl_u0|send_cnt [1]),
	.datac(\ssd1306_ctrl_u0|send_cnt [2]),
	.datad(\ssd1306_ctrl_u0|send_cnt [3]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux28~0 .lut_mask = 16'hF974;
defparam \ssd1306_ctrl_u0|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux28~2 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux28~2_combout  = (\ssd1306_ctrl_u0|send_cnt [4] & ((!\ssd1306_ctrl_u0|Mux28~0_combout ))) # (!\ssd1306_ctrl_u0|send_cnt [4] & (!\ssd1306_ctrl_u0|Mux28~1_combout ))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|Mux28~1_combout ),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux28~2 .lut_mask = 16'h11BB;
defparam \ssd1306_ctrl_u0|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[7]~8 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[7]~8_combout  = (!\ssd1306_ctrl_u0|state_sub [0] & (!\ssd1306_ctrl_u0|state_sub [1] & ((!\ssd1306_ctrl_u0|Equal2~5_combout ) # (!\ssd1306_ctrl_u0|Equal2~2_combout ))))

	.dataa(\ssd1306_ctrl_u0|Equal2~2_combout ),
	.datab(\ssd1306_ctrl_u0|state_sub [0]),
	.datac(\ssd1306_ctrl_u0|state_sub [1]),
	.datad(\ssd1306_ctrl_u0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[7]~8 .lut_mask = 16'h0103;
defparam \ssd1306_ctrl_u0|send_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[7]~9 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[7]~9_combout  = (!\my_spi_master|Equal3~0_combout  & ((\ssd1306_ctrl_u0|send_data[7]~8_combout ) # ((\ssd1306_ctrl_u0|Equal6~0_combout  & !\ssd1306_ctrl_u0|Equal4~0_combout ))))

	.dataa(\my_spi_master|Equal3~0_combout ),
	.datab(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.datac(\ssd1306_ctrl_u0|Equal4~0_combout ),
	.datad(\ssd1306_ctrl_u0|send_data[7]~8_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[7]~9 .lut_mask = 16'h5504;
defparam \ssd1306_ctrl_u0|send_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[7]~10 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[7]~10_combout  = (\ssd1306_ctrl_u0|state_save[1]~0_combout  & ((\ssd1306_ctrl_u0|send_data[7]~9_combout ) # (!\ssd1306_ctrl_u0|state_main [1])))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|state_main [1]),
	.datac(\ssd1306_ctrl_u0|state_save[1]~0_combout ),
	.datad(\ssd1306_ctrl_u0|send_data[7]~9_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[7]~10 .lut_mask = 16'hF030;
defparam \ssd1306_ctrl_u0|send_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \ssd1306_ctrl_u0|send_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_data[7]~0_combout ),
	.asdata(\ssd1306_ctrl_u0|Mux28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ssd1306_ctrl_u0|state_main [1]),
	.ena(\ssd1306_ctrl_u0|send_data[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[7] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux64~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux64~0_combout  = (\ssd1306_ctrl_u0|Equal3~0_combout  & (\ssd1306_ctrl_u0|page_cnt [2] & !\ssd1306_ctrl_u0|send_cnt [7]))

	.dataa(\ssd1306_ctrl_u0|Equal3~0_combout ),
	.datab(\ssd1306_ctrl_u0|page_cnt [2]),
	.datac(\ssd1306_ctrl_u0|send_cnt [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux64~0 .lut_mask = 16'h0808;
defparam \ssd1306_ctrl_u0|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[2]~4 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[2]~4_combout  = (\ssd1306_ctrl_u0|Equal6~0_combout  & (\myram_m0|memory_rtl_0|auto_generated|ram_block1a2 )) # (!\ssd1306_ctrl_u0|Equal6~0_combout  & ((\ssd1306_ctrl_u0|Mux64~0_combout )))

	.dataa(\myram_m0|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|Mux64~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[2]~4 .lut_mask = 16'hBB88;
defparam \ssd1306_ctrl_u0|send_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux33~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux33~0_combout  = (\ssd1306_ctrl_u0|send_cnt [1] & ((\ssd1306_ctrl_u0|send_cnt [3]) # ((!\ssd1306_ctrl_u0|send_cnt [2]) # (!\ssd1306_ctrl_u0|send_cnt [4])))) # (!\ssd1306_ctrl_u0|send_cnt [1] & (\ssd1306_ctrl_u0|send_cnt [4] $ 
// (((\ssd1306_ctrl_u0|send_cnt [3] & !\ssd1306_ctrl_u0|send_cnt [2])))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [3]),
	.datab(\ssd1306_ctrl_u0|send_cnt [1]),
	.datac(\ssd1306_ctrl_u0|send_cnt [4]),
	.datad(\ssd1306_ctrl_u0|send_cnt [2]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux33~0 .lut_mask = 16'hBCDE;
defparam \ssd1306_ctrl_u0|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux33~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux33~1_combout  = (\ssd1306_ctrl_u0|send_cnt [0] & (!\ssd1306_ctrl_u0|Mux33~0_combout  & ((\ssd1306_ctrl_u0|send_cnt [2]) # (\ssd1306_ctrl_u0|send_cnt [3])))) # (!\ssd1306_ctrl_u0|send_cnt [0] & (!\ssd1306_ctrl_u0|send_cnt [2] & 
// ((\ssd1306_ctrl_u0|send_cnt [3]) # (!\ssd1306_ctrl_u0|Mux33~0_combout ))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [0]),
	.datab(\ssd1306_ctrl_u0|Mux33~0_combout ),
	.datac(\ssd1306_ctrl_u0|send_cnt [2]),
	.datad(\ssd1306_ctrl_u0|send_cnt [3]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux33~1 .lut_mask = 16'h2721;
defparam \ssd1306_ctrl_u0|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \ssd1306_ctrl_u0|send_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_data[2]~4_combout ),
	.asdata(\ssd1306_ctrl_u0|Mux33~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ssd1306_ctrl_u0|state_main [1]),
	.ena(\ssd1306_ctrl_u0|send_data[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[2] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux65~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux65~0_combout  = (\ssd1306_ctrl_u0|Equal3~0_combout  & (!\ssd1306_ctrl_u0|send_cnt [7] & \ssd1306_ctrl_u0|page_cnt [1]))

	.dataa(\ssd1306_ctrl_u0|Equal3~0_combout ),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_cnt [7]),
	.datad(\ssd1306_ctrl_u0|page_cnt [1]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux65~0 .lut_mask = 16'h0A00;
defparam \ssd1306_ctrl_u0|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[1]~5 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[1]~5_combout  = (\ssd1306_ctrl_u0|Equal6~0_combout  & ((\myram_m0|memory_rtl_0|auto_generated|ram_block1a1 ))) # (!\ssd1306_ctrl_u0|Equal6~0_combout  & (\ssd1306_ctrl_u0|Mux65~0_combout ))

	.dataa(\ssd1306_ctrl_u0|Mux65~0_combout ),
	.datab(\myram_m0|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[1]~5 .lut_mask = 16'hCCAA;
defparam \ssd1306_ctrl_u0|send_data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux34~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux34~0_combout  = (!\ssd1306_ctrl_u0|send_cnt [3] & ((\ssd1306_ctrl_u0|send_cnt [1] & (!\ssd1306_ctrl_u0|send_cnt [0] & \ssd1306_ctrl_u0|send_cnt [4])) # (!\ssd1306_ctrl_u0|send_cnt [1] & (\ssd1306_ctrl_u0|send_cnt [0] & 
// !\ssd1306_ctrl_u0|send_cnt [4]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [1]),
	.datab(\ssd1306_ctrl_u0|send_cnt [3]),
	.datac(\ssd1306_ctrl_u0|send_cnt [0]),
	.datad(\ssd1306_ctrl_u0|send_cnt [4]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux34~0 .lut_mask = 16'h0210;
defparam \ssd1306_ctrl_u0|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux34~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux34~1_combout  = (\ssd1306_ctrl_u0|send_cnt [4] & ((\ssd1306_ctrl_u0|send_cnt [0] & (\ssd1306_ctrl_u0|send_cnt [3])) # (!\ssd1306_ctrl_u0|send_cnt [0] & ((!\ssd1306_ctrl_u0|send_cnt [1]))))) # (!\ssd1306_ctrl_u0|send_cnt [4] & 
// ((\ssd1306_ctrl_u0|send_cnt [1] & (!\ssd1306_ctrl_u0|send_cnt [3])) # (!\ssd1306_ctrl_u0|send_cnt [1] & ((\ssd1306_ctrl_u0|send_cnt [0])))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|send_cnt [3]),
	.datac(\ssd1306_ctrl_u0|send_cnt [1]),
	.datad(\ssd1306_ctrl_u0|send_cnt [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux34~1 .lut_mask = 16'h9D1A;
defparam \ssd1306_ctrl_u0|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux34~2 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux34~2_combout  = (\ssd1306_ctrl_u0|send_cnt [2] & (\ssd1306_ctrl_u0|Mux34~0_combout )) # (!\ssd1306_ctrl_u0|send_cnt [2] & ((!\ssd1306_ctrl_u0|Mux34~1_combout )))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|send_cnt [2]),
	.datac(\ssd1306_ctrl_u0|Mux34~0_combout ),
	.datad(\ssd1306_ctrl_u0|Mux34~1_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux34~2 .lut_mask = 16'hC0F3;
defparam \ssd1306_ctrl_u0|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \ssd1306_ctrl_u0|send_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_data[1]~5_combout ),
	.asdata(\ssd1306_ctrl_u0|Mux34~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ssd1306_ctrl_u0|state_main [1]),
	.ena(\ssd1306_ctrl_u0|send_data[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[1] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux66~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux66~0_combout  = (\ssd1306_ctrl_u0|Equal3~0_combout  & (!\ssd1306_ctrl_u0|send_cnt [7] & \ssd1306_ctrl_u0|page_cnt [0]))

	.dataa(\ssd1306_ctrl_u0|Equal3~0_combout ),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_cnt [7]),
	.datad(\ssd1306_ctrl_u0|page_cnt [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux66~0 .lut_mask = 16'h0A00;
defparam \ssd1306_ctrl_u0|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[0]~6 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[0]~6_combout  = (\ssd1306_ctrl_u0|Equal6~0_combout  & ((\myram_m0|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\ssd1306_ctrl_u0|Equal6~0_combout  & (\ssd1306_ctrl_u0|Mux66~0_combout ))

	.dataa(\ssd1306_ctrl_u0|Mux66~0_combout ),
	.datab(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.datac(gnd),
	.datad(\myram_m0|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[0]~6 .lut_mask = 16'hEE22;
defparam \ssd1306_ctrl_u0|send_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux35~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux35~0_combout  = (\ssd1306_ctrl_u0|send_cnt [1] & (\ssd1306_ctrl_u0|send_cnt [3] $ (((!\ssd1306_ctrl_u0|send_cnt [0] & \ssd1306_ctrl_u0|send_cnt [2]))))) # (!\ssd1306_ctrl_u0|send_cnt [1] & (\ssd1306_ctrl_u0|send_cnt [2] & 
// ((\ssd1306_ctrl_u0|send_cnt [0]) # (!\ssd1306_ctrl_u0|send_cnt [3]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [0]),
	.datab(\ssd1306_ctrl_u0|send_cnt [1]),
	.datac(\ssd1306_ctrl_u0|send_cnt [3]),
	.datad(\ssd1306_ctrl_u0|send_cnt [2]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux35~0 .lut_mask = 16'hA7C0;
defparam \ssd1306_ctrl_u0|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux35~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux35~1_combout  = (\ssd1306_ctrl_u0|send_cnt [0] & (((\ssd1306_ctrl_u0|send_cnt [3])) # (!\ssd1306_ctrl_u0|send_cnt [1]))) # (!\ssd1306_ctrl_u0|send_cnt [0] & ((\ssd1306_ctrl_u0|send_cnt [2]) # (\ssd1306_ctrl_u0|send_cnt [1] $ 
// (\ssd1306_ctrl_u0|send_cnt [3]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [0]),
	.datab(\ssd1306_ctrl_u0|send_cnt [1]),
	.datac(\ssd1306_ctrl_u0|send_cnt [3]),
	.datad(\ssd1306_ctrl_u0|send_cnt [2]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux35~1 .lut_mask = 16'hF7B6;
defparam \ssd1306_ctrl_u0|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux35~2 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux35~2_combout  = (\ssd1306_ctrl_u0|send_cnt [4] & ((!\ssd1306_ctrl_u0|Mux35~1_combout ))) # (!\ssd1306_ctrl_u0|send_cnt [4] & (\ssd1306_ctrl_u0|Mux35~0_combout ))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|Mux35~0_combout ),
	.datad(\ssd1306_ctrl_u0|Mux35~1_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux35~2 .lut_mask = 16'h50FA;
defparam \ssd1306_ctrl_u0|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \ssd1306_ctrl_u0|send_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_data[0]~6_combout ),
	.asdata(\ssd1306_ctrl_u0|Mux35~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ssd1306_ctrl_u0|state_main [1]),
	.ena(\ssd1306_ctrl_u0|send_data[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[0] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \my_spi_master|mosi_data_buf~9 (
// Equation(s):
// \my_spi_master|mosi_data_buf~9_combout  = (\my_spi_master|mosi_pin~0_combout  & ((\my_spi_master|always1~10_combout  & ((\my_spi_master|mosi_data_buf [7]))) # (!\my_spi_master|always1~10_combout  & (\ssd1306_ctrl_u0|send_data [0]))))

	.dataa(\ssd1306_ctrl_u0|send_data [0]),
	.datab(\my_spi_master|always1~10_combout ),
	.datac(\my_spi_master|mosi_data_buf [7]),
	.datad(\my_spi_master|mosi_pin~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf~9 .lut_mask = 16'hE200;
defparam \my_spi_master|mosi_data_buf~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \my_spi_master|mosi_data_buf[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_data_buf~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_data_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[7] .is_wysiwyg = "true";
defparam \my_spi_master|mosi_data_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \my_spi_master|mosi_data_buf~8 (
// Equation(s):
// \my_spi_master|mosi_data_buf~8_combout  = (\my_spi_master|mosi_pin~0_combout  & (\ssd1306_ctrl_u0|send_data [1])) # (!\my_spi_master|mosi_pin~0_combout  & ((\my_spi_master|mosi_data_buf [7])))

	.dataa(\my_spi_master|mosi_pin~0_combout ),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_data [1]),
	.datad(\my_spi_master|mosi_data_buf [7]),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf~8 .lut_mask = 16'hF5A0;
defparam \my_spi_master|mosi_data_buf~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \my_spi_master|mosi_data_buf[4]~0 (
// Equation(s):
// \my_spi_master|mosi_data_buf[4]~0_combout  = (\rst_n~input_o  & (((\my_spi_master|ed_spi_clk|falling[0]~0_combout ) # (!\my_spi_master|always1~0_combout )) # (!\my_spi_master|always1~8_combout )))

	.dataa(\my_spi_master|always1~8_combout ),
	.datab(\rst_n~input_o ),
	.datac(\my_spi_master|ed_spi_clk|falling[0]~0_combout ),
	.datad(\my_spi_master|always1~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[4]~0 .lut_mask = 16'hC4CC;
defparam \my_spi_master|mosi_data_buf[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \my_spi_master|mosi_data_buf[4]~2 (
// Equation(s):
// \my_spi_master|mosi_data_buf[4]~2_combout  = (!\my_spi_master|mosi_data_buf[4]~0_combout ) # (!\my_spi_master|always1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_spi_master|always1~10_combout ),
	.datad(\my_spi_master|mosi_data_buf[4]~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[4]~2 .lut_mask = 16'h0FFF;
defparam \my_spi_master|mosi_data_buf[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \my_spi_master|mosi_data_buf[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_data_buf~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(\my_spi_master|mosi_data_buf[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_data_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[6] .is_wysiwyg = "true";
defparam \my_spi_master|mosi_data_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \my_spi_master|mosi_data_buf~7 (
// Equation(s):
// \my_spi_master|mosi_data_buf~7_combout  = (\my_spi_master|mosi_pin~0_combout  & (\ssd1306_ctrl_u0|send_data [2])) # (!\my_spi_master|mosi_pin~0_combout  & ((\my_spi_master|mosi_data_buf [6])))

	.dataa(\my_spi_master|mosi_pin~0_combout ),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_data [2]),
	.datad(\my_spi_master|mosi_data_buf [6]),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf~7 .lut_mask = 16'hF5A0;
defparam \my_spi_master|mosi_data_buf~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \my_spi_master|mosi_data_buf[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_data_buf~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(\my_spi_master|mosi_data_buf[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_data_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[5] .is_wysiwyg = "true";
defparam \my_spi_master|mosi_data_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux32~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux32~1_combout  = (\ssd1306_ctrl_u0|send_cnt [4] & (!\ssd1306_ctrl_u0|send_cnt [3] & ((\ssd1306_ctrl_u0|send_cnt [1]) # (!\ssd1306_ctrl_u0|send_cnt [2])))) # (!\ssd1306_ctrl_u0|send_cnt [4] & (\ssd1306_ctrl_u0|send_cnt [2] $ 
// (((!\ssd1306_ctrl_u0|send_cnt [1] & \ssd1306_ctrl_u0|send_cnt [3])))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|send_cnt [2]),
	.datac(\ssd1306_ctrl_u0|send_cnt [1]),
	.datad(\ssd1306_ctrl_u0|send_cnt [3]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux32~1 .lut_mask = 16'h41E6;
defparam \ssd1306_ctrl_u0|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux32~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux32~0_combout  = (\ssd1306_ctrl_u0|send_cnt [2]) # ((\ssd1306_ctrl_u0|send_cnt [1] & ((!\ssd1306_ctrl_u0|send_cnt [3]))) # (!\ssd1306_ctrl_u0|send_cnt [1] & ((\ssd1306_ctrl_u0|send_cnt [4]) # (\ssd1306_ctrl_u0|send_cnt [3]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|send_cnt [2]),
	.datac(\ssd1306_ctrl_u0|send_cnt [1]),
	.datad(\ssd1306_ctrl_u0|send_cnt [3]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux32~0 .lut_mask = 16'hCFFE;
defparam \ssd1306_ctrl_u0|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[3]~3 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[3]~3_combout  = (\ssd1306_ctrl_u0|send_cnt [0] & (\ssd1306_ctrl_u0|Mux32~1_combout )) # (!\ssd1306_ctrl_u0|send_cnt [0] & ((!\ssd1306_ctrl_u0|Mux32~0_combout )))

	.dataa(\ssd1306_ctrl_u0|Mux32~1_combout ),
	.datab(\ssd1306_ctrl_u0|send_cnt [0]),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|Mux32~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[3]~3 .lut_mask = 16'h88BB;
defparam \ssd1306_ctrl_u0|send_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux63~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux63~0_combout  = (!\ssd1306_ctrl_u0|state_sub [1] & (\ssd1306_ctrl_u0|state_sub [0] & \myram_m0|memory_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|state_sub [1]),
	.datac(\ssd1306_ctrl_u0|state_sub [0]),
	.datad(\myram_m0|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux63~0 .lut_mask = 16'h3000;
defparam \ssd1306_ctrl_u0|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \ssd1306_ctrl_u0|send_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_data[3]~3_combout ),
	.asdata(\ssd1306_ctrl_u0|Mux63~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ssd1306_ctrl_u0|state_main [1]),
	.ena(\ssd1306_ctrl_u0|send_data[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[3] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \my_spi_master|mosi_data_buf~6 (
// Equation(s):
// \my_spi_master|mosi_data_buf~6_combout  = (\my_spi_master|mosi_pin~0_combout  & ((\ssd1306_ctrl_u0|send_data [3]))) # (!\my_spi_master|mosi_pin~0_combout  & (\my_spi_master|mosi_data_buf [5]))

	.dataa(\my_spi_master|mosi_data_buf [5]),
	.datab(gnd),
	.datac(\ssd1306_ctrl_u0|send_data [3]),
	.datad(\my_spi_master|mosi_pin~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf~6 .lut_mask = 16'hF0AA;
defparam \my_spi_master|mosi_data_buf~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \my_spi_master|mosi_data_buf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_data_buf~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(\my_spi_master|mosi_data_buf[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_data_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[4] .is_wysiwyg = "true";
defparam \my_spi_master|mosi_data_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux31~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux31~0_combout  = (!\ssd1306_ctrl_u0|send_cnt [4] & (\ssd1306_ctrl_u0|send_cnt [0] & ((\ssd1306_ctrl_u0|send_cnt [3]) # (!\ssd1306_ctrl_u0|send_cnt [1]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|send_cnt [3]),
	.datac(\ssd1306_ctrl_u0|send_cnt [1]),
	.datad(\ssd1306_ctrl_u0|send_cnt [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux31~0 .lut_mask = 16'h4500;
defparam \ssd1306_ctrl_u0|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux31~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux31~1_combout  = (\ssd1306_ctrl_u0|send_cnt [4] & (((!\ssd1306_ctrl_u0|send_cnt [1] & !\ssd1306_ctrl_u0|send_cnt [0])) # (!\ssd1306_ctrl_u0|send_cnt [3]))) # (!\ssd1306_ctrl_u0|send_cnt [4] & (\ssd1306_ctrl_u0|send_cnt [1] & 
// ((\ssd1306_ctrl_u0|send_cnt [3]) # (!\ssd1306_ctrl_u0|send_cnt [0]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|send_cnt [3]),
	.datac(\ssd1306_ctrl_u0|send_cnt [1]),
	.datad(\ssd1306_ctrl_u0|send_cnt [0]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux31~1 .lut_mask = 16'h627A;
defparam \ssd1306_ctrl_u0|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[4]~12 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[4]~12_combout  = (!\ssd1306_ctrl_u0|state_main [1] & ((\ssd1306_ctrl_u0|send_cnt [2] & (\ssd1306_ctrl_u0|Mux31~0_combout )) # (!\ssd1306_ctrl_u0|send_cnt [2] & ((\ssd1306_ctrl_u0|Mux31~1_combout )))))

	.dataa(\ssd1306_ctrl_u0|Mux31~0_combout ),
	.datab(\ssd1306_ctrl_u0|send_cnt [2]),
	.datac(\ssd1306_ctrl_u0|Mux31~1_combout ),
	.datad(\ssd1306_ctrl_u0|state_main [1]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[4]~12 .lut_mask = 16'h00B8;
defparam \ssd1306_ctrl_u0|send_data[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[4]~11 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[4]~11_combout  = (\ssd1306_ctrl_u0|state_main [1] & ((\ssd1306_ctrl_u0|Equal6~0_combout  & ((\myram_m0|memory_rtl_0|auto_generated|ram_block1a4 ))) # (!\ssd1306_ctrl_u0|Equal6~0_combout  & (!\ssd1306_ctrl_u0|send_cnt [0]))))

	.dataa(\ssd1306_ctrl_u0|state_main [1]),
	.datab(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.datac(\ssd1306_ctrl_u0|send_cnt [0]),
	.datad(\myram_m0|memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[4]~11 .lut_mask = 16'h8A02;
defparam \ssd1306_ctrl_u0|send_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[4]~13 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[4]~13_combout  = (\ssd1306_ctrl_u0|send_dc~2_combout  & (((\ssd1306_ctrl_u0|send_data [4])))) # (!\ssd1306_ctrl_u0|send_dc~2_combout  & ((\ssd1306_ctrl_u0|send_data[4]~12_combout ) # ((\ssd1306_ctrl_u0|send_data[4]~11_combout 
// ))))

	.dataa(\ssd1306_ctrl_u0|send_data[4]~12_combout ),
	.datab(\ssd1306_ctrl_u0|send_dc~2_combout ),
	.datac(\ssd1306_ctrl_u0|send_data [4]),
	.datad(\ssd1306_ctrl_u0|send_data[4]~11_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[4]~13 .lut_mask = 16'hF3E2;
defparam \ssd1306_ctrl_u0|send_data[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \ssd1306_ctrl_u0|send_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_data[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[4] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \my_spi_master|mosi_data_buf~5 (
// Equation(s):
// \my_spi_master|mosi_data_buf~5_combout  = (\my_spi_master|mosi_pin~0_combout  & ((\ssd1306_ctrl_u0|send_data [4]))) # (!\my_spi_master|mosi_pin~0_combout  & (\my_spi_master|mosi_data_buf [4]))

	.dataa(gnd),
	.datab(\my_spi_master|mosi_data_buf [4]),
	.datac(\ssd1306_ctrl_u0|send_data [4]),
	.datad(\my_spi_master|mosi_pin~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf~5 .lut_mask = 16'hF0CC;
defparam \my_spi_master|mosi_data_buf~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \my_spi_master|mosi_data_buf[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_data_buf~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(\my_spi_master|mosi_data_buf[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_data_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[3] .is_wysiwyg = "true";
defparam \my_spi_master|mosi_data_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[5]~2 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[5]~2_combout  = (\ssd1306_ctrl_u0|Equal6~0_combout  & ((\myram_m0|memory_rtl_0|auto_generated|ram_block1a5 ))) # (!\ssd1306_ctrl_u0|Equal6~0_combout  & (\ssd1306_ctrl_u0|send_data~7_combout ))

	.dataa(\ssd1306_ctrl_u0|send_data~7_combout ),
	.datab(\ssd1306_ctrl_u0|Equal6~0_combout ),
	.datac(gnd),
	.datad(\myram_m0|memory_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[5]~2 .lut_mask = 16'hEE22;
defparam \ssd1306_ctrl_u0|send_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux30~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux30~0_combout  = (\ssd1306_ctrl_u0|send_cnt [0] & (\ssd1306_ctrl_u0|send_cnt [3] & (!\ssd1306_ctrl_u0|send_cnt [1]))) # (!\ssd1306_ctrl_u0|send_cnt [0] & ((\ssd1306_ctrl_u0|send_cnt [3] $ (!\ssd1306_ctrl_u0|send_cnt [1])) # 
// (!\ssd1306_ctrl_u0|send_cnt [4])))

	.dataa(\ssd1306_ctrl_u0|send_cnt [3]),
	.datab(\ssd1306_ctrl_u0|send_cnt [1]),
	.datac(\ssd1306_ctrl_u0|send_cnt [0]),
	.datad(\ssd1306_ctrl_u0|send_cnt [4]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux30~0 .lut_mask = 16'h292F;
defparam \ssd1306_ctrl_u0|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux30~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux30~1_combout  = (\ssd1306_ctrl_u0|Mux30~0_combout  & (\ssd1306_ctrl_u0|send_cnt [2] $ (((\ssd1306_ctrl_u0|send_cnt [3]) # (!\ssd1306_ctrl_u0|send_cnt [1]))))) # (!\ssd1306_ctrl_u0|Mux30~0_combout  & (!\ssd1306_ctrl_u0|send_cnt [1] & 
// (!\ssd1306_ctrl_u0|send_cnt [3] & \ssd1306_ctrl_u0|send_cnt [2])))

	.dataa(\ssd1306_ctrl_u0|Mux30~0_combout ),
	.datab(\ssd1306_ctrl_u0|send_cnt [1]),
	.datac(\ssd1306_ctrl_u0|send_cnt [3]),
	.datad(\ssd1306_ctrl_u0|send_cnt [2]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux30~1 .lut_mask = 16'h09A2;
defparam \ssd1306_ctrl_u0|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \ssd1306_ctrl_u0|send_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_data[5]~2_combout ),
	.asdata(\ssd1306_ctrl_u0|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\ssd1306_ctrl_u0|state_main [1]),
	.ena(\ssd1306_ctrl_u0|send_data[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[5] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \my_spi_master|mosi_data_buf~4 (
// Equation(s):
// \my_spi_master|mosi_data_buf~4_combout  = (\my_spi_master|mosi_pin~0_combout  & ((\ssd1306_ctrl_u0|send_data [5]))) # (!\my_spi_master|mosi_pin~0_combout  & (\my_spi_master|mosi_data_buf [3]))

	.dataa(\my_spi_master|mosi_pin~0_combout ),
	.datab(gnd),
	.datac(\my_spi_master|mosi_data_buf [3]),
	.datad(\ssd1306_ctrl_u0|send_data [5]),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf~4 .lut_mask = 16'hFA50;
defparam \my_spi_master|mosi_data_buf~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \my_spi_master|mosi_data_buf[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_data_buf~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(\my_spi_master|mosi_data_buf[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_data_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[2] .is_wysiwyg = "true";
defparam \my_spi_master|mosi_data_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux29~1 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux29~1_combout  = (\ssd1306_ctrl_u0|send_cnt [4] & (!\ssd1306_ctrl_u0|send_cnt [3] & ((!\ssd1306_ctrl_u0|send_cnt [2])))) # (!\ssd1306_ctrl_u0|send_cnt [4] & (((\ssd1306_ctrl_u0|send_cnt [1]) # (\ssd1306_ctrl_u0|send_cnt [2]))))

	.dataa(\ssd1306_ctrl_u0|send_cnt [4]),
	.datab(\ssd1306_ctrl_u0|send_cnt [3]),
	.datac(\ssd1306_ctrl_u0|send_cnt [1]),
	.datad(\ssd1306_ctrl_u0|send_cnt [2]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux29~1 .lut_mask = 16'h5572;
defparam \ssd1306_ctrl_u0|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux29~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux29~0_combout  = (!\ssd1306_ctrl_u0|send_cnt [1] & (!\ssd1306_ctrl_u0|send_cnt [3] & \ssd1306_ctrl_u0|send_cnt [4]))

	.dataa(\ssd1306_ctrl_u0|send_cnt [1]),
	.datab(\ssd1306_ctrl_u0|send_cnt [3]),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|send_cnt [4]),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux29~0 .lut_mask = 16'h1100;
defparam \ssd1306_ctrl_u0|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \ssd1306_ctrl_u0|send_data[6]~1 (
// Equation(s):
// \ssd1306_ctrl_u0|send_data[6]~1_combout  = (\ssd1306_ctrl_u0|send_cnt [0] & (\ssd1306_ctrl_u0|Mux29~1_combout )) # (!\ssd1306_ctrl_u0|send_cnt [0] & ((\ssd1306_ctrl_u0|Mux29~0_combout )))

	.dataa(\ssd1306_ctrl_u0|Mux29~1_combout ),
	.datab(\ssd1306_ctrl_u0|send_cnt [0]),
	.datac(gnd),
	.datad(\ssd1306_ctrl_u0|Mux29~0_combout ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|send_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[6]~1 .lut_mask = 16'hBB88;
defparam \ssd1306_ctrl_u0|send_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \ssd1306_ctrl_u0|Mux60~0 (
// Equation(s):
// \ssd1306_ctrl_u0|Mux60~0_combout  = (!\ssd1306_ctrl_u0|state_sub [1] & (\ssd1306_ctrl_u0|state_sub [0] & \myram_m0|memory_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(gnd),
	.datab(\ssd1306_ctrl_u0|state_sub [1]),
	.datac(\ssd1306_ctrl_u0|state_sub [0]),
	.datad(\myram_m0|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ssd1306_ctrl_u0|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssd1306_ctrl_u0|Mux60~0 .lut_mask = 16'h3000;
defparam \ssd1306_ctrl_u0|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \ssd1306_ctrl_u0|send_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ssd1306_ctrl_u0|send_data[6]~1_combout ),
	.asdata(\ssd1306_ctrl_u0|Mux60~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ssd1306_ctrl_u0|state_main [1]),
	.ena(\ssd1306_ctrl_u0|send_data[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ssd1306_ctrl_u0|send_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ssd1306_ctrl_u0|send_data[6] .is_wysiwyg = "true";
defparam \ssd1306_ctrl_u0|send_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \my_spi_master|mosi_data_buf~3 (
// Equation(s):
// \my_spi_master|mosi_data_buf~3_combout  = (\my_spi_master|mosi_pin~0_combout  & ((\ssd1306_ctrl_u0|send_data [6]))) # (!\my_spi_master|mosi_pin~0_combout  & (\my_spi_master|mosi_data_buf [2]))

	.dataa(gnd),
	.datab(\my_spi_master|mosi_data_buf [2]),
	.datac(\ssd1306_ctrl_u0|send_data [6]),
	.datad(\my_spi_master|mosi_pin~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf~3 .lut_mask = 16'hF0CC;
defparam \my_spi_master|mosi_data_buf~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \my_spi_master|mosi_data_buf[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_data_buf~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(\my_spi_master|mosi_data_buf[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_data_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[1] .is_wysiwyg = "true";
defparam \my_spi_master|mosi_data_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \my_spi_master|mosi_data_buf~1 (
// Equation(s):
// \my_spi_master|mosi_data_buf~1_combout  = (\my_spi_master|mosi_pin~0_combout  & (\ssd1306_ctrl_u0|send_data [7])) # (!\my_spi_master|mosi_pin~0_combout  & ((\my_spi_master|mosi_data_buf [1])))

	.dataa(\my_spi_master|mosi_pin~0_combout ),
	.datab(\ssd1306_ctrl_u0|send_data [7]),
	.datac(\my_spi_master|mosi_data_buf [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_spi_master|mosi_data_buf~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf~1 .lut_mask = 16'hD8D8;
defparam \my_spi_master|mosi_data_buf~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \my_spi_master|mosi_data_buf[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_data_buf~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(\my_spi_master|mosi_data_buf[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_data_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_data_buf[0] .is_wysiwyg = "true";
defparam \my_spi_master|mosi_data_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \my_spi_master|mosi_pin~1 (
// Equation(s):
// \my_spi_master|mosi_pin~1_combout  = (\my_spi_master|mosi_data_buf [0] & (\rst_n~input_o  & !\my_spi_master|mosi_pin~0_combout ))

	.dataa(\my_spi_master|mosi_data_buf [0]),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\my_spi_master|mosi_pin~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_pin~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_pin~1 .lut_mask = 16'h00A0;
defparam \my_spi_master|mosi_pin~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \my_spi_master|mosi_pin~2 (
// Equation(s):
// \my_spi_master|mosi_pin~2_combout  = (!\my_spi_master|always1~3_combout  & ((\my_spi_master|mosi_pin~1_combout ) # ((\my_spi_master|mosi_pin~q  & \my_spi_master|mosi_data_buf[4]~0_combout ))))

	.dataa(\my_spi_master|always1~3_combout ),
	.datab(\my_spi_master|mosi_pin~1_combout ),
	.datac(\my_spi_master|mosi_pin~q ),
	.datad(\my_spi_master|mosi_data_buf[4]~0_combout ),
	.cin(gnd),
	.combout(\my_spi_master|mosi_pin~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_spi_master|mosi_pin~2 .lut_mask = 16'h5444;
defparam \my_spi_master|mosi_pin~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \my_spi_master|mosi_pin (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_spi_master|mosi_pin~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_spi_master|mosi_pin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_spi_master|mosi_pin .is_wysiwyg = "true";
defparam \my_spi_master|mosi_pin .power_up = "low";
// synopsys translate_on

assign oled_cs = \oled_cs~output_o ;

assign oled_sck = \oled_sck~output_o ;

assign oled_rst = \oled_rst~output_o ;

assign oled_dc = \oled_dc~output_o ;

assign oled_mosi = \oled_mosi~output_o ;

endmodule
