#MicroXplorer Configuration settings - do not modify
AppliNonSecure.IPs=CORTEX_M55_NS,FILEX,GPDMA1\:I,HDP\:I,HPDMA1\:I,LEVELX,LINKEDLIST\:I,NETXDUO,RCC,SYS\:I,USBX,GPIO\:I,NVIC2\:I
AppliSecure.IPs=CORTEX_M55_S,GPDMA1,HPDMA1,LINKEDLIST,RCC,RIF\:I,GPIO,NVIC1\:I
CAD.formats=
CAD.pinconfig=
CAD.provider=
ExtMemLoader.IPs=EXTMEM_LOADER,EXTMEM_MANAGER,RCC\:I,GPIO
FSBL.IPs=CORTEX_M55_FSBL,GPDMA1,HDP,HPDMA1,LINKEDLIST,RCC,GPIO,NVIC\:I,STMicroelectronics.X-CUBE-AI.10.0.0_FSBL\:I,CACHEAXI
File.Version=6
GPIO.groupedBy=
KeepUserPlacement=false
Mcu.CPN=STM32N657X0H3Q
Mcu.Context0=FSBL
Mcu.Context1=AppliSecure
Mcu.Context2=AppliNonSecure
Mcu.Context3=ExtMemLoader
Mcu.ContextNb=4
Mcu.ContextProject=SecureNSecure
Mcu.Family=STM32N6
Mcu.IP0=CACHEAXI
Mcu.IP1=CORTEX_M55_FSBL
Mcu.IP2=CORTEX_M55_NS
Mcu.IP3=CORTEX_M55_S
Mcu.IP4=NVIC1
Mcu.IP5=NVIC2
Mcu.IP6=NVIC
Mcu.IP7=RCC
Mcu.IP8=RIF
Mcu.IP9=SYS
Mcu.IPNb=10
Mcu.Name=STM32N657X0HxQ
Mcu.Package=VFBGA264
Mcu.Pin0=VP_CACHEAXI_VS_CACHEAXI
Mcu.Pin1=VP_RIF_VS_RIF1
Mcu.Pin2=VP_SYS_VS_Systick
Mcu.Pin3=VP_STMicroelectronics.X-CUBE-AI_FSBL_VS_ArtificialOoIntelligenceJjXAaCUBEAaAI_10.0.0
Mcu.Pin4=VP_STMicroelectronics.X-CUBE-AI_FSBL_VS_DeviceJjApplication_10.0.0
Mcu.PinsNb=5
Mcu.ThirdParty0=STMicroelectronics.X-CUBE-AI.10.0.0
Mcu.ThirdParty0_ContextShortName=FSBL
Mcu.ThirdParty0_Instance=STMicroelectronics.X-CUBE-AI.10.0.0_FSBL
Mcu.ThirdPartyNb=1
Mcu.UserConstants=
Mcu.UserName=STM32N657X0HxQ
MxCube.Version=6.13.0
MxDb.Version=DB.6.0.130
NVIC.BFHFNMINS=0
NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.ForceEnableDMAVector=true
NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.PRIS=0
NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4
NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.SecureFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC.SysTick_IRQn=true\:15\:0\:false\:false\:true\:false\:true\:false
NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.BFHFNMINS=0
NVIC1.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.ForceEnableDMAVector=true
NVIC1.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.PRIS=0
NVIC1.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.PriorityGroup=NVIC_PRIORITYGROUP_4
NVIC1.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.SecureFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC1.SysTick_IRQn=true\:15\:0\:false\:false\:true\:false\:true\:false
NVIC1.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.BFHFNMINS=0
NVIC2.ForceEnableDMAVector=true
NVIC2.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.PRIS=0
NVIC2.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.PriorityGroup=NVIC_PRIORITYGROUP_4
NVIC2.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.SecureFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.SysTick_IRQn=true\:15\:0\:false\:false\:true\:false\:true\:false
NVIC2.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
PinOutPanel.CurrentBGAView=Top
PinOutPanel.RotationAngle=0
ProjectManager.AskForMigrate=true
ProjectManager.BackupPrevious=false
ProjectManager.CompilerOptimize=6
ProjectManager.ComputerToolchain=false
ProjectManager.CoupleFile=false
ProjectManager.CustomerFirmwarePackage=
ProjectManager.DefaultFWLocation=true
ProjectManager.DeletePrevious=true
ProjectManager.DeviceId=STM32N657X0HxQ
ProjectManager.FirmwarePackage=STM32Cube FW_N6 V1.0.0
ProjectManager.FreePins=false
ProjectManager.HalAssertFull=false
ProjectManager.HeapSize=FSBL-0x800,AppS-0x200,ExtMemLoader-0x200,AppNS-0x200
ProjectManager.KeepUserCode=true
ProjectManager.LastFirmware=true
ProjectManager.LibraryCopy=1
ProjectManager.MainLocation=Core/Src
ProjectManager.NoMain=false
ProjectManager.PreviousToolchain=STM32CubeIDE
ProjectManager.ProjectBuild=false
ProjectManager.ProjectFileName=snn_test.ioc
ProjectManager.ProjectName=snn_test
ProjectManager.ProjectStructure=FSBL\:FSBL\:true;AppS\:AppS\:true;AppNS\:AppNS\:true;ExtMemLoader\:ExtMemLoader\:false;
ProjectManager.RegisterCallBack=
ProjectManager.StackSize=FSBL-0x800,AppS-0x800,ExtMemLoader-0x800,AppNS-0x800
ProjectManager.TargetToolchain=STM32CubeIDE
ProjectManager.ToolChainLocation=
ProjectManager.UAScriptAfterPath=
ProjectManager.UAScriptBeforePath=
ProjectManager.UnderRoot=true
ProjectManager.functionlistsort=1-SystemClock_Config-RCC-false-HAL-false-FSBL,2-MX_CACHEAXI_Init-CACHEAXI-false-HAL-true-FSBL,4-MX_X_CUBE_AI_Init-STMicroelectronics.X-CUBE-AI.10.0.0_FSBL-false-HAL-false-FSBL,1-MX_RIF_Init-RIF-false-HAL-true-AppliSecure,0-MX_CORTEX_M55_FSBL_Init-CORTEX_M55_FSBL-false-HAL-true-FSBL,5-MX_X_CUBE_AI_Process-STMicroelectronics.X-CUBE-AI.10.0.0_FSBL-false-HAL-false-FSBL,0-MX_CORTEX_M55_S_Init-CORTEX_M55_S-false-HAL-true-AppliSecure,0-MX_CORTEX_M55_NS_Init-CORTEX_M55_NS-false-HAL-true-AppliNonSecure
RCC.ADC12Freq_Value=100000000
RCC.ADFFreq_Value=100000000
RCC.AHB1234Freq_Value=100000000
RCC.AHBFreq_Value=75000000
RCC.APB1Freq_Value=100000000
RCC.APB2Freq_Value=100000000
RCC.APB4Freq_Value=100000000
RCC.APB5Freq_Value=100000000
RCC.AXIClockFreq_Value=800000000
RCC.CKPERFreq_Value=64000000
RCC.CPUCLKSource=RCC_CPUCLKSOURCE_IC1
RCC.CortexFreq_Value=75000000
RCC.CpuClockFreq_Value=600000000
RCC.ETH1Freq_Value=100000000
RCC.FBDIV2=75
RCC.FDCANFreq_Value=100000000
RCC.FMCFreq_Value=100000000
RCC.FOUTPOSTDIV1Freq_Value=800000000
RCC.FOUTPOSTDIV2Freq_Value=600000000
RCC.FOUTPOSTDIV3Freq_Value=1600000000
RCC.FOUTPOSTDIV4Freq_Value=1600000000
RCC.FREFDIV1=2
RCC.FREFDIV2=4
RCC.FamilyName=M
RCC.HPRE_Div=RCC_HCLK_DIV8
RCC.HSE_VALUE=48000000
RCC.HSI_VALUE=64000000
RCC.I2C1Freq_Value=100000000
RCC.I2C2Freq_Value=100000000
RCC.I2C3Freq_Value=100000000
RCC.I2C4Freq_Value=100000000
RCC.I3C1Freq_Value=100000000
RCC.I3C2Freq_Value=100000000
RCC.IC10Freq_VALUE=600000000
RCC.IC11Div=1
RCC.IC11Freq_VALUE=800000000
RCC.IC12Freq_VALUE=1600000000
RCC.IC13Freq_VALUE=1600000000
RCC.IC14Freq_VALUE=1600000000
RCC.IC15Freq_VALUE=1600000000
RCC.IC16Freq_VALUE=1600000000
RCC.IC17Freq_VALUE=1600000000
RCC.IC18Freq_VALUE=1600000000
RCC.IC19Freq_VALUE=1600000000
RCC.IC1CLKSource=RCC_ICCLKSOURCE_PLL2
RCC.IC1Div=1
RCC.IC1Freq_VALUE=600000000
RCC.IC20Freq_VALUE=1600000000
RCC.IC2Div=1
RCC.IC2Freq_VALUE=800000000
RCC.IC3Freq_VALUE=800000000
RCC.IC4Freq_VALUE=800000000
RCC.IC5Freq_VALUE=800000000
RCC.IC6Div=1
RCC.IC6Freq_VALUE=800000000
RCC.IC7Freq_VALUE=600000000
RCC.IC8Freq_VALUE=600000000
RCC.IC9Freq_VALUE=600000000
RCC.IPParameters=ADC12Freq_Value,ADFFreq_Value,AHB1234Freq_Value,AHBFreq_Value,APB1Freq_Value,APB2Freq_Value,APB4Freq_Value,APB5Freq_Value,AXIClockFreq_Value,CKPERFreq_Value,CPUCLKSource,CortexFreq_Value,CpuClockFreq_Value,ETH1Freq_Value,FBDIV2,FDCANFreq_Value,FMCFreq_Value,FOUTPOSTDIV1Freq_Value,FOUTPOSTDIV2Freq_Value,FOUTPOSTDIV3Freq_Value,FOUTPOSTDIV4Freq_Value,FREFDIV1,FREFDIV2,FamilyName,HPRE_Div,HSE_VALUE,HSI_VALUE,I2C1Freq_Value,I2C2Freq_Value,I2C3Freq_Value,I2C4Freq_Value,I3C1Freq_Value,I3C2Freq_Value,IC10Freq_VALUE,IC11Div,IC11Freq_VALUE,IC12Freq_VALUE,IC13Freq_VALUE,IC14Freq_VALUE,IC15Freq_VALUE,IC16Freq_VALUE,IC17Freq_VALUE,IC18Freq_VALUE,IC19Freq_VALUE,IC1CLKSource,IC1Div,IC1Freq_VALUE,IC20Freq_VALUE,IC2Div,IC2Freq_VALUE,IC3Freq_VALUE,IC4Freq_VALUE,IC5Freq_VALUE,IC6Div,IC6Freq_VALUE,IC7Freq_VALUE,IC8Freq_VALUE,IC9Freq_VALUE,LPTIM1Freq_Value,LPTIM2Freq_Value,LPTIM3Freq_Value,LPTIM4Freq_Value,LPTIM5Freq_Value,LPUART1Freq_Value,LSE_VALUE,LSI_VALUE,MCO1PinFreq_Value,MCO2PinFreq_Value,MDFFreq_Value,MSI_VALUE,OTGHS1Freq_Value,OTGHS2Freq_Value,OTGPHY1Freq_Value,OTGPHY2Freq_Value,POSTDIV1_2,PSSIFreq_Value,RTCFreq_Value,SAI1Freq_Value,SAI2Freq_Value,SDMMC1Freq_Value,SDMMC2Freq_Value,SPDIFRX1Freq_Value,SPI1Freq_Value,SPI2Freq_Value,SPI3Freq_Value,SPI4Freq_Value,SPI5Freq_Value,SPI6Freq_Value,SYSACLKSource,SYSBCLKFreq_VALUE,SYSBCLKSource,SYSCCLKFreq_VALUE,SYSDCLKFreq_VALUE,TIMGDIV,TIMGFreq_Value,UART4Freq_Value,UART5Freq_Value,UART7Freq_Value,UART8Freq_Value,UART9Freq_Value,USART10Freq_Value,USART1ClockSelection,USART1Freq_Value,USART2Freq_Value,USART3Freq_Value,USART6Freq_Value,VCO1OutputFreq_Value,VCO2OutputFreq_Value,VCO3OutputFreq_Value,VCO4OutputFreq_Value,VCOInput1Freq_Value,VCOInput2Freq_Value,VCOInput3Freq_Value,VCOInput4Freq_Value,XSPI1Freq_Value,XSPI2Freq_Value,XSPI3Freq_Value
RCC.LPTIM1Freq_Value=100000000
RCC.LPTIM2Freq_Value=100000000
RCC.LPTIM3Freq_Value=100000000
RCC.LPTIM4Freq_Value=100000000
RCC.LPTIM5Freq_Value=100000000
RCC.LPUART1Freq_Value=100000000
RCC.LSE_VALUE=32768
RCC.LSI_VALUE=32000
RCC.MCO1PinFreq_Value=64000000
RCC.MCO2PinFreq_Value=64000000
RCC.MDFFreq_Value=100000000
RCC.MSI_VALUE=16000000
RCC.OTGHS1Freq_Value=24000000
RCC.OTGHS2Freq_Value=24000000
RCC.OTGPHY1Freq_Value=24000000
RCC.OTGPHY2Freq_Value=24000000
RCC.POSTDIV1_2=2
RCC.PSSIFreq_Value=100000000
RCC.RTCFreq_Value=32000
RCC.SAI1Freq_Value=100000000
RCC.SAI2Freq_Value=100000000
RCC.SDMMC1Freq_Value=100000000
RCC.SDMMC2Freq_Value=100000000
RCC.SPDIFRX1Freq_Value=100000000
RCC.SPI1Freq_Value=100000000
RCC.SPI2Freq_Value=100000000
RCC.SPI3Freq_Value=100000000
RCC.SPI4Freq_Value=100000000
RCC.SPI5Freq_Value=100000000
RCC.SPI6Freq_Value=100000000
RCC.SYSACLKSource=RCC_SYSCLKSOURCE_IC2_IC1
RCC.SYSBCLKFreq_VALUE=800000000
RCC.SYSBCLKSource=RCC_SYSCLKSOURCE_IC2_IC6_IC11
RCC.SYSCCLKFreq_VALUE=800000000
RCC.SYSDCLKFreq_VALUE=800000000
RCC.TIMGDIV=RCC_TIMPRES_DIV2
RCC.TIMGFreq_Value=400000000
RCC.UART4Freq_Value=100000000
RCC.UART5Freq_Value=100000000
RCC.UART7Freq_Value=100000000
RCC.UART8Freq_Value=100000000
RCC.UART9Freq_Value=100000000
RCC.USART10Freq_Value=100000000
RCC.USART1ClockSelection=RCC_USART1CLKSOURCE_HSI
RCC.USART1Freq_Value=64000000
RCC.USART2Freq_Value=100000000
RCC.USART3Freq_Value=100000000
RCC.USART6Freq_Value=100000000
RCC.VCO1OutputFreq_Value=800000000
RCC.VCO2OutputFreq_Value=1200000000
RCC.VCO3OutputFreq_Value=1600000000
RCC.VCO4OutputFreq_Value=1600000000
RCC.VCOInput1Freq_Value=32000000
RCC.VCOInput2Freq_Value=16000000
RCC.VCOInput3Freq_Value=64000000
RCC.VCOInput4Freq_Value=64000000
RCC.XSPI1Freq_Value=100000000
RCC.XSPI2Freq_Value=100000000
RCC.XSPI3Freq_Value=100000000
RIF.DCMIPP_CID_RIMU=0
RIF.DMA2D_CID_RIMU=0
RIF.ETH1_CID_RIMU=0
RIF.ETR_CID_RIMU=0
RIF.GPU_CID_RIMU=0
RIF.IPParameters=ETR_CID_RIMU,NPU_CID_RIMU,SDMMC1_CID_RIMU,SDMMC2_CID_RIMU,OTG1_CID_RIMU,OTG2_CID_RIMU,ETH1_CID_RIMU,GPU_CID_RIMU,DMA2D_CID_RIMU,DCMIPP_CID_RIMU,LTDC_L1_CID_RIMU,LTDC_L2_CID_RIMU,VENC_CID_RIMU
RIF.LTDC_L1_CID_RIMU=0
RIF.LTDC_L2_CID_RIMU=0
RIF.NPU_CID_RIMU=1
RIF.OTG1_CID_RIMU=0
RIF.OTG2_CID_RIMU=0
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 0\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 0\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 1\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 1\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 10\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 10\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 11\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 11\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 12\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 12\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 13\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 13\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 14\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 14\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 15\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 15\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 2\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 2\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 3\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 3\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 4\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 4\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 5\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 5\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 6\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 6\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 7\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 7\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 8\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 8\ Secure=false
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 9\ Cid=-
RIF.RIFAWARE.GPDMA1\ Feature\ GPDMA1\ channel\ 9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PN9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PN9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PO0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PO0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PO1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PO1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PO2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PO2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PO3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PO3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PO4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PO4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PO5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PO5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PP9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PP9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PQ0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PQ0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PQ1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PQ1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PQ2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PQ2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PQ3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PQ3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PQ4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PQ4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PQ5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PQ5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PQ6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PQ6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PQ7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PQ7\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L1\ Cid=-
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L1\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ Cid=-
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Backup\ domain\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Backup\ domain\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ CPU\ power\ control\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ CPU\ power\ control\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ I-TCM,\ D-TCM,\ and\ I-TCM\ FLEXMEM\ low\ power\ control\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ I-TCM,\ D-TCM,\ and\ I-TCM\ FLEXMEM\ low\ power\ control\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Peripheral\ voltage\ monitor\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Peripheral\ voltage\ monitor\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Programmable\ voltage\ detector\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Programmable\ voltage\ detector\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ System\ supply\ configuration\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ System\ supply\ configuration\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ VDDCORE\ monitor\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ VDDCORE\ monitor\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Voltage\ scaling\ selection\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Voltage\ scaling\ selection\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ WKUP1\ pin\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ WKUP1\ pin\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ WKUP2\ pin\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ WKUP2\ pin\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ WKUP3\ pin\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ WKUP3\ pin\ protection\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ WKUP4\ pin\ protection\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ WKUP4\ pin\ protection\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ BUS\ system\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ BUS\ system\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ DFT\ system\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ DFT\ system\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC1\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC1\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC10\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC10\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC11\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC11\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC12\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC12\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC13\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC13\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC14\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC14\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC15\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC15\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC16\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC16\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC17\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC17\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC18\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC18\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC19\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC19\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC2\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC2\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC20\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC20\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC3\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC3\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC4\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC4\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC5\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC5\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC6\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC6\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC7\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC7\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC8\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC8\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC9\ divider\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ IC9\ divider\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ INT\ system\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ INT\ system\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ MOD\ system\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ MOD\ system\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PER\ system\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PER\ system\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PLL1\ configuration\ bits\u200B\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PLL1\ configuration\ bits\u200B\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PLL2\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PLL2\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PLL3\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PLL3\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PLL4\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ PLL4\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ RST\ system\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ RST\ system\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ SYS\ system\ configuration\ bit\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ Protection\ of\ SYS\ system\ configuration\ bit\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ ACLKN\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ ACLKN\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ ACLKNC\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ ACLKNC\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB1\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB1\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB2\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB2\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB3\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB3\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB4\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB4\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB5\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHB5\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHBM\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ AHBM\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB1\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB1\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB2\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB2\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB3\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB3\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB4\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB4\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB5\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ APB5\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ NOC\ bus\ configuration\ bits\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ protection\ of\ NOC\ bus\ configuration\ bits\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ and\ SSR\ underflow\ protection\u200B\ Cid=-
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ and\ SSR\ underflow\ protection\u200B\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ protection\ Cid=-
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ protection\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ protection\ Cid=-
RIF.RIFAWARE.RTC\ Feature\ Initialization\ protection\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ RTC\ global\ protection\ Cid=-
RIF.RIFAWARE.RTC\ Feature\ RTC\ global\ protection\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Shift\ register,\ daylight\ saving,\ calibration\ and\ reference\ clock\ protection\ Cid=-
RIF.RIFAWARE.RTC\ Feature\ Shift\ register,\ daylight\ saving,\ calibration\ and\ reference\ clock\ protection\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ protection\ Cid=-
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ protection\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Wake-up\ timer\ protection\ Cid=-
RIF.RIFAWARE.RTC\ Feature\ Wake-up\ timer\ protection\ Secure=false
RIF.SDMMC1_CID_RIMU=0
RIF.SDMMC2_CID_RIMU=0
RIF.VENC_CID_RIMU=0
RIF.default_config=false
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ActivationBufferSizeList=549
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ActivationBuffers=(ai_handle) 0x342E0000,(ai_handle) 0x70000000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ActivationNames=,
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ActivationPragmas=AI_AXISRAM5,AI_XSPI2
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ActivationSizes=,
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ApplicationCcDeviceJjApplication=SystemPerformance
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ArtificialOoIntelligenceJjXAaCUBEAaAI_Checked=true
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.DeviceJjApplication_Checked=true
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.HeapSize=0x800
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.IPParameters=XAaCUBEAaAICcArtificialOoIntelligenceJjCore,ApplicationCcDeviceJjApplication,SYSCCLKFreq_VALUE,SYSDCLKFreq_VALUE,HeapSize,StackSize,ModelName-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelKind-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelCompression-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelHashList,ModelNameList,WorkingBufferStartAddrList,LatestDirectoryUsed-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelStructureFile-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelMacc-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelActualCompression-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelRamOccupation-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelFlashOccupation-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ModelType-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,initFunctions,copyWeightToRam-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,useInputAllocation-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,useOutputAllocation-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,customLayerConfigEnabled-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,noOnnxIoTranspose-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,ActivationBuffers,ActivationSizes,ActivationPragmas,ActivationNames,InternalRamActivationBufferMaxSize,ActivationBufferSizeList,MaximumNumberOfInputLayer,MaximumNumberOfOutputLayer,MaximumSizeOfInputLayer,MaximumSizeOfOutputLayer,ReadyForCodeGeneration,NeuralARTProfile-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,neuralartruntime,memoryPool0name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool0driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool0start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool0size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool0max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool0id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool0used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool1name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool1driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool1start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool1size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool1max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool1id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool1used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool2name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool2driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool2start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool2size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool2max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool2id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool2used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool3name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool3driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool3start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool3size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool3max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool3id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool3used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool4name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool4driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool4start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool4size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool4max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool4id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool4used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool5name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool5driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool5start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool5size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool5max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool5id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool5used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool6name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool6driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool6start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool6size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool6max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool6id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool6used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool7name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool7driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool7start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool7size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool7max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool7id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool7used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool8name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool8driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool8start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool8size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool8max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool8id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa,memoryPool8used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.InternalRamActivationBufferMaxSize=AI_NETWORK_DATA_ACTIVATIONS_SIZE
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.LatestDirectoryUsed-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=C\:\\Users\\noaht\\OneDrive\\school\\KTH\\courses\\ongoing\\IA150X Examensarbete\\code\\test
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.MaximumNumberOfInputLayer=1
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.MaximumNumberOfOutputLayer=1
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.MaximumSizeOfInputLayer=1
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.MaximumSizeOfOutputLayer=1
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelActualCompression-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelCompression-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=None
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelFlashOccupation-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=61381
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelHashList=dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelKind-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=ONNX
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelMacc-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelName-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=network
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelNameList=network
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelRamOccupation-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=549
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelStructureFile-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=C\:\\Users\\noaht\\OneDrive\\school\\KTH\\courses\\ongoing\\IA150X Examensarbete\\code\\test\\snn_model.onnx
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ModelType-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=STM32Cube.AI Neural-ART\u2122 runtime
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.NeuralARTProfile-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=n6-allmems-O3
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.ReadyForCodeGeneration=false
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.SYSCCLKFreq_VALUE=800
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.SYSDCLKFreq_VALUE=800
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.StackSize=0x800
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.WorkingBufferStartAddrList=0xFFFFFFFF
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.XAaCUBEAaAICcArtificialOoIntelligenceJjCore=true
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.copyWeightToRam-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=false
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.customLayerConfigEnabled-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=false
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.initFunctions=__HAL_RCC_AXISRAM2_MEM_CLK_ENABLE();\:__HAL_RCC_AXISRAM3_MEM_CLK_ENABLE();\:__HAL_RCC_AXISRAM4_MEM_CLK_ENABLE();\:__HAL_RCC_AXISRAM5_MEM_CLK_ENABLE();\:__HAL_RCC_AXISRAM6_MEM_CLK_ENABLE();\:HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_NPU, RIF_ATTRIBUTE_PRIV | RIF_ATTRIBUTE_SEC);
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool0driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=AXIFLEXMEM
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool0id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=7
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool0max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=400
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool0name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=flexMEM
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool0size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool0start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x34000000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool0used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool1driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=AXISRAM1
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool1id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=6
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool1max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=624
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool1name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=cpuRAM1
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool1size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool1start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x34064000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool1used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool2driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=AXISRAM2
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool2id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=5
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool2max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=1024
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool2name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=cpuRAM2
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool2size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=1024
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool2start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x34100000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool2used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool3driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=AXISRAM3
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool3id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=4
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool3max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=448
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool3name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=npuRAM3
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool3size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=448
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool3start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x34200000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool3used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool4driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=AXISRAM4
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool4id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=3
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool4max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=448
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool4name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=npuRAM4
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool4size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=448
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool4start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x34270000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool4used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool5driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=AXISRAM5
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool5id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=2
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool5max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=448
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool5name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=npuRAM5
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool5size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=448
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool5start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x342e0000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool5used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=512.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool6driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=AXISRAM6
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool6id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=1
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool6max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=448
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool6name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=npuRAM6
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool6size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=448
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool6start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x34350000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool6used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool7driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=xSPI1
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool7id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=8
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool7max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=32768
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool7name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=hyperRAM
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool7size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=32768
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool7start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x90000000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool7used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool8driver-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=xSPI2
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool8id-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=9
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool8max-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=65536
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool8name-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=octoFlash
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool8size-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=65536
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool8start-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=0x70000000
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.memoryPool8used-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=11268.0
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.neuralartruntime=true
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.noOnnxIoTranspose-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=false
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.useInputAllocation-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=true
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL.useOutputAllocation-dae3f4552fbd82d88e44df5c59cd8f77171b31f9bcb0cd6873badadbb5d64caa=true
STMicroelectronics.X-CUBE-AI.10.0.0_FSBL_SwParameter=ApplicationCcDeviceJjApplication\:SystemPerformance;XAaCUBEAaAICcArtificialOoIntelligenceJjCore\:true;
SYS.userName=SYS_NS
VP_CACHEAXI_VS_CACHEAXI.Mode=CACHEAXI_Activate
VP_CACHEAXI_VS_CACHEAXI.Signal=CACHEAXI_VS_CACHEAXI
VP_RIF_VS_RIF1.Mode=RISUP
VP_RIF_VS_RIF1.Signal=RIF_VS_RIF1
VP_STMicroelectronics.X-CUBE-AI_FSBL_VS_ArtificialOoIntelligenceJjXAaCUBEAaAI_10.0.0.Mode=ArtificialOoIntelligenceJjXAaCUBEAaAI
VP_STMicroelectronics.X-CUBE-AI_FSBL_VS_ArtificialOoIntelligenceJjXAaCUBEAaAI_10.0.0.Signal=STMicroelectronics.X-CUBE-AI_FSBL_VS_ArtificialOoIntelligenceJjXAaCUBEAaAI_10.0.0
VP_STMicroelectronics.X-CUBE-AI_FSBL_VS_DeviceJjApplication_10.0.0.Mode=DeviceJjApplication
VP_STMicroelectronics.X-CUBE-AI_FSBL_VS_DeviceJjApplication_10.0.0.Signal=STMicroelectronics.X-CUBE-AI_FSBL_VS_DeviceJjApplication_10.0.0
VP_SYS_VS_Systick.Mode=SysTick
VP_SYS_VS_Systick.Signal=SYS_VS_Systick
board=custom
