// Generated by CIRCT 42e53322a
module gates_mux(	// /tmp/tmp.XhOiehFccv/55_100DaysRTL_Day021-UniversalLogicGatesusingMux_gates_mux.cleaned.mlir:2:3
  input  a,	// /tmp/tmp.XhOiehFccv/55_100DaysRTL_Day021-UniversalLogicGatesusingMux_gates_mux.cleaned.mlir:2:27
         b,	// /tmp/tmp.XhOiehFccv/55_100DaysRTL_Day021-UniversalLogicGatesusingMux_gates_mux.cleaned.mlir:2:39
  output nand_out,	// /tmp/tmp.XhOiehFccv/55_100DaysRTL_Day021-UniversalLogicGatesusingMux_gates_mux.cleaned.mlir:2:52
         nor_out	// /tmp/tmp.XhOiehFccv/55_100DaysRTL_Day021-UniversalLogicGatesusingMux_gates_mux.cleaned.mlir:2:71
);

  assign nand_out = ~a | ~b;	// /tmp/tmp.XhOiehFccv/55_100DaysRTL_Day021-UniversalLogicGatesusingMux_gates_mux.cleaned.mlir:4:10, :5:10, :6:10, :10:5
  assign nor_out = ~a & ~b;	// /tmp/tmp.XhOiehFccv/55_100DaysRTL_Day021-UniversalLogicGatesusingMux_gates_mux.cleaned.mlir:4:10, :5:10, :9:10, :10:5
endmodule

