<?xml version="1.0" encoding="utf-8"?>
<MacroRegAddressLib><MacroRegAddress Name="returnori" OperationMode="2" DataType="bit" ArrayNumber="1"><Address Function="returnori" UseIndexAddr="0" ImportTag="No"><RegAddr MasterValue="48055" SlaveValue="0" MasterValueType="0" WordCount="1"><HMIID UsagePort="1">1</HMIID><PLCID>0</PLCID><AddressType SystemID="6">D_bit</AddressType><AddressValue Type="Bit" Length="1" CodeType="0">3003.07</AddressValue><Priority>普通</Priority></RegAddr></Address></MacroRegAddress><MacroRegAddress Name="ori" OperationMode="0" DataType="bit" ArrayNumber="1"><Address Function="ori" UseIndexAddr="0" ImportTag="No"><RegAddr MasterValue="8017" SlaveValue="0" MasterValueType="0" WordCount="1"><HMIID UsagePort="1">1</HMIID><PLCID>0</PLCID><AddressType SystemID="9">W_bit</AddressType><AddressValue Type="Bit" Length="1" CodeType="0">501.01</AddressValue><Priority>普通</Priority></RegAddr></Address></MacroRegAddress><MacroRegAddress Name="start" OperationMode="0" DataType="bit" ArrayNumber="1"><Address Function="start" UseIndexAddr="0" ImportTag="No"><RegAddr MasterValue="52" SlaveValue="0" MasterValueType="0" WordCount="1"><HMIID UsagePort="1">1</HMIID><PLCID>0</PLCID><AddressType SystemID="9">W_bit</AddressType><AddressValue Type="Bit" Length="1" CodeType="0">3.04</AddressValue><Priority>普通</Priority></RegAddr></Address></MacroRegAddress></MacroRegAddressLib>
