// Seed: 958676761
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  generate
    always #1 id_3 = id_0;
  endgenerate
endmodule
