{
    "_Z7extractlPf": {
        "%rd6": [
            {
                "reg": "%rd6",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd4",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd5",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd1",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z7extractlPf_param_1",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 12
            },
            {
                "reg": "%r3",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 8
            },
            {
                "reg": "%r4",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 8
            },
            {
                "reg": "%r2",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 10
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 10
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 9
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 11
            }
        ]
    },
    "_Z7preparelPfS_S_": {
        "%rd8": [
            {
                "reg": "%rd8",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd6",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd7",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd1",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z7preparelPfS_S__param_1",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 14
            },
            {
                "reg": "%r3",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 8
            },
            {
                "reg": "%r4",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 8
            },
            {
                "reg": "%r2",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 10
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 10
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 9
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 11
            }
        ]
    },
    "_Z6reduceliiPfS_": {
        "%rd20": [
            {
                "reg": "%rd20",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd2",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd19",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd17",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 20
            },
            {
                "reg": "%r33",
                "opcode": "mul.lo.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z6reduceliiPfS__param_3",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 23
            },
            {
                "reg": "%r4",
                "opcode": "add.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 3
            },
            {
                "reg": "%r29",
                "opcode": "ld.param.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r2",
                "opcode": "shl.b32",
                "parent": 7,
                "child_num": 2,
                "start_line": 16
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 16
            },
            {
                "reg": "_Z6reduceliiPfS__param_2",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r1",
                "opcode": "mov.u32",
                "parent": 9,
                "child_num": 1,
                "start_line": 18
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 18
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 10,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 12,
                "child_num": 0,
                "start_line": 19
            }
        ],
        "%rd21": [
            {
                "reg": "%rd21",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd1",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd19",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd18",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 24
            },
            {
                "reg": "%r33",
                "opcode": "mul.lo.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 5
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 5
            },
            {
                "reg": "_Z6reduceliiPfS__param_4",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%r4",
                "opcode": "add.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 6
            },
            {
                "reg": "%r29",
                "opcode": "ld.param.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 6
            },
            {
                "reg": "%r2",
                "opcode": "shl.b32",
                "parent": 7,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "_Z6reduceliiPfS__param_2",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 27
            },
            {
                "reg": "%r1",
                "opcode": "mov.u32",
                "parent": 9,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 10,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 12,
                "child_num": 0,
                "start_line": 22
            }
        ],
        "%rd25": [
            {
                "reg": "%rd25",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd2",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 4
            },
            {
                "reg": "%rd23",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 4
            },
            {
                "reg": "%rd17",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 120
            },
            {
                "reg": "%r81",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 6
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 6
            },
            {
                "reg": "_Z6reduceliiPfS__param_3",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 123
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 4,
                "child_num": 3,
                "start_line": 21
            },
            {
                "reg": "%r2",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 21
            },
            {
                "reg": "%r52",
                "opcode": "selp.b32",
                "parent": 7,
                "child_num": 3,
                "start_line": 62
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%p24",
                "opcode": "setp.lt.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 62
            },
            {
                "reg": "%r1",
                "opcode": "mov.u32",
                "parent": 8,
                "child_num": 1,
                "start_line": 118
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 118
            },
            {
                "reg": "%r51",
                "opcode": "selp.b32",
                "parent": 9,
                "child_num": 3,
                "start_line": 64
            },
            {
                "reg": "256",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 64
            },
            {
                "reg": "%p23",
                "opcode": "setp.lt.s32",
                "parent": 9,
                "child_num": 2,
                "start_line": 64
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 11,
                "child_num": 2,
                "start_line": 63
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 63
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 12,
                "child_num": 0,
                "start_line": 119
            },
            {
                "reg": "%r50",
                "opcode": "selp.b32",
                "parent": 14,
                "child_num": 3,
                "start_line": 66
            },
            {
                "reg": "128",
                "opcode": "",
                "parent": 14,
                "child_num": 0,
                "start_line": 66
            },
            {
                "reg": "%p22",
                "opcode": "setp.lt.s32",
                "parent": 14,
                "child_num": 2,
                "start_line": 66
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 16,
                "child_num": 2,
                "start_line": 65
            },
            {
                "reg": "256",
                "opcode": "",
                "parent": 16,
                "child_num": 0,
                "start_line": 65
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 17,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r49",
                "opcode": "selp.b32",
                "parent": 20,
                "child_num": 3,
                "start_line": 68
            },
            {
                "reg": "64",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 68
            },
            {
                "reg": "%p21",
                "opcode": "setp.lt.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 68
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 22,
                "child_num": 2,
                "start_line": 67
            },
            {
                "reg": "128",
                "opcode": "",
                "parent": 22,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 23,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 25,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 25,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "%r48",
                "opcode": "selp.b32",
                "parent": 27,
                "child_num": 3,
                "start_line": 70
            },
            {
                "reg": "32",
                "opcode": "",
                "parent": 27,
                "child_num": 0,
                "start_line": 70
            },
            {
                "reg": "%p20",
                "opcode": "setp.lt.s32",
                "parent": 27,
                "child_num": 2,
                "start_line": 70
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 29,
                "child_num": 2,
                "start_line": 69
            },
            {
                "reg": "64",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 69
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 30,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 30,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 32,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 32,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 35,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 35,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r47",
                "opcode": "selp.b32",
                "parent": 36,
                "child_num": 3,
                "start_line": 72
            },
            {
                "reg": "16",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 72
            },
            {
                "reg": "%p19",
                "opcode": "setp.lt.s32",
                "parent": 36,
                "child_num": 2,
                "start_line": 72
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 38,
                "child_num": 2,
                "start_line": 71
            },
            {
                "reg": "32",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 71
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 39,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 39,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 41,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 41,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 44,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 46,
                "child_num": 0,
                "start_line": 115
            },
            {
                "reg": "%r46",
                "opcode": "selp.b32",
                "parent": 48,
                "child_num": 3,
                "start_line": 74
            },
            {
                "reg": "8",
                "opcode": "",
                "parent": 48,
                "child_num": 0,
                "start_line": 74
            },
            {
                "reg": "%p18",
                "opcode": "setp.lt.s32",
                "parent": 48,
                "child_num": 2,
                "start_line": 74
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 50,
                "child_num": 2,
                "start_line": 73
            },
            {
                "reg": "16",
                "opcode": "",
                "parent": 50,
                "child_num": 0,
                "start_line": 73
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 51,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 51,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 53,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 53,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 56,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 56,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 58,
                "child_num": 0,
                "start_line": 115
            },
            {
                "reg": "%r45",
                "opcode": "selp.b32",
                "parent": 61,
                "child_num": 3,
                "start_line": 76
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 61,
                "child_num": 0,
                "start_line": 76
            },
            {
                "reg": "%p17",
                "opcode": "setp.lt.s32",
                "parent": 61,
                "child_num": 2,
                "start_line": 76
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 63,
                "child_num": 2,
                "start_line": 75
            },
            {
                "reg": "8",
                "opcode": "",
                "parent": 63,
                "child_num": 0,
                "start_line": 75
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 64,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 64,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 66,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 66,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 68,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 69,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 69,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 71,
                "child_num": 0,
                "start_line": 115
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 74,
                "child_num": 0,
                "start_line": 78
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 74,
                "child_num": 0,
                "start_line": 78
            },
            {
                "reg": "%p16",
                "opcode": "setp.lt.s32",
                "parent": 74,
                "child_num": 2,
                "start_line": 78
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 76,
                "child_num": 2,
                "start_line": 77
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 76,
                "child_num": 0,
                "start_line": 77
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 77,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 77,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 79,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 79,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 81,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 82,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 82,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 84,
                "child_num": 0,
                "start_line": 115
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 89,
                "child_num": 2,
                "start_line": 79
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 89,
                "child_num": 0,
                "start_line": 79
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 90,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 90,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 92,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 92,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 95,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 95,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 97,
                "child_num": 0,
                "start_line": 115
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 100,
                "child_num": 2,
                "start_line": 112
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 100,
                "child_num": 0,
                "start_line": 112
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 102,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 102,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 104,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 105,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 105,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 107,
                "child_num": 0,
                "start_line": 115
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 110,
                "child_num": 1,
                "start_line": 113
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 110,
                "child_num": 2,
                "start_line": 113
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 112,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 113,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 113,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 115,
                "child_num": 0,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 118,
                "child_num": 0,
                "start_line": 125
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 119,
                "child_num": 1,
                "start_line": 114
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 119,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 121,
                "child_num": 0,
                "start_line": 115
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 125,
                "child_num": 0,
                "start_line": 115
            }
        ],
        "%rd26": [
            {
                "reg": "%rd26",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd1",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 7
            },
            {
                "reg": "%rd23",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 7
            },
            {
                "reg": "%rd18",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 123
            },
            {
                "reg": "%r81",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 8
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 8
            },
            {
                "reg": "_Z6reduceliiPfS__param_4",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 124
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 4,
                "child_num": 3,
                "start_line": 23
            },
            {
                "reg": "%r2",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r52",
                "opcode": "selp.b32",
                "parent": 7,
                "child_num": 3,
                "start_line": 64
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 64
            },
            {
                "reg": "%p24",
                "opcode": "setp.lt.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 64
            },
            {
                "reg": "%r1",
                "opcode": "mov.u32",
                "parent": 8,
                "child_num": 1,
                "start_line": 120
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 120
            },
            {
                "reg": "%r51",
                "opcode": "selp.b32",
                "parent": 9,
                "child_num": 3,
                "start_line": 66
            },
            {
                "reg": "256",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 66
            },
            {
                "reg": "%p23",
                "opcode": "setp.lt.s32",
                "parent": 9,
                "child_num": 2,
                "start_line": 66
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 11,
                "child_num": 2,
                "start_line": 65
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 65
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 12,
                "child_num": 0,
                "start_line": 121
            },
            {
                "reg": "%r50",
                "opcode": "selp.b32",
                "parent": 14,
                "child_num": 3,
                "start_line": 68
            },
            {
                "reg": "128",
                "opcode": "",
                "parent": 14,
                "child_num": 0,
                "start_line": 68
            },
            {
                "reg": "%p22",
                "opcode": "setp.lt.s32",
                "parent": 14,
                "child_num": 2,
                "start_line": 68
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 16,
                "child_num": 2,
                "start_line": 67
            },
            {
                "reg": "256",
                "opcode": "",
                "parent": 16,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 17,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r49",
                "opcode": "selp.b32",
                "parent": 20,
                "child_num": 3,
                "start_line": 70
            },
            {
                "reg": "64",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 70
            },
            {
                "reg": "%p21",
                "opcode": "setp.lt.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 70
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 22,
                "child_num": 2,
                "start_line": 69
            },
            {
                "reg": "128",
                "opcode": "",
                "parent": 22,
                "child_num": 0,
                "start_line": 69
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 23,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 25,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 25,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "%r48",
                "opcode": "selp.b32",
                "parent": 27,
                "child_num": 3,
                "start_line": 72
            },
            {
                "reg": "32",
                "opcode": "",
                "parent": 27,
                "child_num": 0,
                "start_line": 72
            },
            {
                "reg": "%p20",
                "opcode": "setp.lt.s32",
                "parent": 27,
                "child_num": 2,
                "start_line": 72
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 29,
                "child_num": 2,
                "start_line": 71
            },
            {
                "reg": "64",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 71
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 30,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 30,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 32,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 32,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 35,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 35,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%r47",
                "opcode": "selp.b32",
                "parent": 36,
                "child_num": 3,
                "start_line": 74
            },
            {
                "reg": "16",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 74
            },
            {
                "reg": "%p19",
                "opcode": "setp.lt.s32",
                "parent": 36,
                "child_num": 2,
                "start_line": 74
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 38,
                "child_num": 2,
                "start_line": 73
            },
            {
                "reg": "32",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 73
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 39,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 39,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 41,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 41,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 44,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 46,
                "child_num": 0,
                "start_line": 117
            },
            {
                "reg": "%r46",
                "opcode": "selp.b32",
                "parent": 48,
                "child_num": 3,
                "start_line": 76
            },
            {
                "reg": "8",
                "opcode": "",
                "parent": 48,
                "child_num": 0,
                "start_line": 76
            },
            {
                "reg": "%p18",
                "opcode": "setp.lt.s32",
                "parent": 48,
                "child_num": 2,
                "start_line": 76
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 50,
                "child_num": 2,
                "start_line": 75
            },
            {
                "reg": "16",
                "opcode": "",
                "parent": 50,
                "child_num": 0,
                "start_line": 75
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 51,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 51,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 53,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 53,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 56,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 56,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 58,
                "child_num": 0,
                "start_line": 117
            },
            {
                "reg": "%r45",
                "opcode": "selp.b32",
                "parent": 61,
                "child_num": 3,
                "start_line": 78
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 61,
                "child_num": 0,
                "start_line": 78
            },
            {
                "reg": "%p17",
                "opcode": "setp.lt.s32",
                "parent": 61,
                "child_num": 2,
                "start_line": 78
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 63,
                "child_num": 2,
                "start_line": 77
            },
            {
                "reg": "8",
                "opcode": "",
                "parent": 63,
                "child_num": 0,
                "start_line": 77
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 64,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 64,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 66,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 66,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 68,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 69,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 69,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 71,
                "child_num": 0,
                "start_line": 117
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 74,
                "child_num": 0,
                "start_line": 80
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 74,
                "child_num": 0,
                "start_line": 80
            },
            {
                "reg": "%p16",
                "opcode": "setp.lt.s32",
                "parent": 74,
                "child_num": 2,
                "start_line": 80
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 76,
                "child_num": 2,
                "start_line": 79
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 76,
                "child_num": 0,
                "start_line": 79
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 77,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 77,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 79,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 79,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 81,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 82,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 82,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 84,
                "child_num": 0,
                "start_line": 117
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 89,
                "child_num": 2,
                "start_line": 81
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 89,
                "child_num": 0,
                "start_line": 81
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 90,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 90,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 92,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 92,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 95,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 95,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 97,
                "child_num": 0,
                "start_line": 117
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 100,
                "child_num": 2,
                "start_line": 114
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 100,
                "child_num": 0,
                "start_line": 114
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 102,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 102,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 104,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 105,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 105,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 107,
                "child_num": 0,
                "start_line": 117
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 110,
                "child_num": 1,
                "start_line": 115
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 110,
                "child_num": 2,
                "start_line": 115
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 112,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 113,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 113,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 115,
                "child_num": 0,
                "start_line": 117
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 118,
                "child_num": 0,
                "start_line": 127
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 119,
                "child_num": 1,
                "start_line": 116
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 119,
                "child_num": 0,
                "start_line": 116
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 121,
                "child_num": 0,
                "start_line": 117
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 125,
                "child_num": 0,
                "start_line": 117
            }
        ],
        "%rd28": [
            {
                "reg": "%rd28",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd2",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 12
            },
            {
                "reg": "%rd24",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 12
            },
            {
                "reg": "%rd17",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 149
            },
            {
                "reg": "%r68",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "_Z6reduceliiPfS__param_3",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 152
            },
            {
                "reg": "%r81",
                "opcode": "add.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 4,
                "child_num": 0,
                "start_line": 14
            },
            {
                "reg": "%r81",
                "opcode": "add.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 9,
                "child_num": 3,
                "start_line": 50
            },
            {
                "reg": "%r2",
                "opcode": "shl.b32",
                "parent": 9,
                "child_num": 2,
                "start_line": 50
            },
            {
                "reg": "%r52",
                "opcode": "selp.b32",
                "parent": 11,
                "child_num": 3,
                "start_line": 91
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 91
            },
            {
                "reg": "%p24",
                "opcode": "setp.lt.s32",
                "parent": 11,
                "child_num": 2,
                "start_line": 91
            },
            {
                "reg": "%r1",
                "opcode": "mov.u32",
                "parent": 12,
                "child_num": 1,
                "start_line": 147
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 12,
                "child_num": 0,
                "start_line": 147
            },
            {
                "reg": "%r51",
                "opcode": "selp.b32",
                "parent": 13,
                "child_num": 3,
                "start_line": 93
            },
            {
                "reg": "256",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 93
            },
            {
                "reg": "%p23",
                "opcode": "setp.lt.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 93
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 92
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 92
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 16,
                "child_num": 0,
                "start_line": 148
            },
            {
                "reg": "%r50",
                "opcode": "selp.b32",
                "parent": 18,
                "child_num": 3,
                "start_line": 95
            },
            {
                "reg": "128",
                "opcode": "",
                "parent": 18,
                "child_num": 0,
                "start_line": 95
            },
            {
                "reg": "%p22",
                "opcode": "setp.lt.s32",
                "parent": 18,
                "child_num": 2,
                "start_line": 95
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 94
            },
            {
                "reg": "256",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 94
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 21,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r49",
                "opcode": "selp.b32",
                "parent": 24,
                "child_num": 3,
                "start_line": 97
            },
            {
                "reg": "64",
                "opcode": "",
                "parent": 24,
                "child_num": 0,
                "start_line": 97
            },
            {
                "reg": "%p21",
                "opcode": "setp.lt.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 97
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 26,
                "child_num": 2,
                "start_line": 96
            },
            {
                "reg": "128",
                "opcode": "",
                "parent": 26,
                "child_num": 0,
                "start_line": 96
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 27,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 27,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 29,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 29,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "%r48",
                "opcode": "selp.b32",
                "parent": 31,
                "child_num": 3,
                "start_line": 99
            },
            {
                "reg": "32",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 99
            },
            {
                "reg": "%p20",
                "opcode": "setp.lt.s32",
                "parent": 31,
                "child_num": 2,
                "start_line": 99
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 33,
                "child_num": 2,
                "start_line": 98
            },
            {
                "reg": "64",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 98
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 36,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 36,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 39,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 39,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r47",
                "opcode": "selp.b32",
                "parent": 40,
                "child_num": 3,
                "start_line": 101
            },
            {
                "reg": "16",
                "opcode": "",
                "parent": 40,
                "child_num": 0,
                "start_line": 101
            },
            {
                "reg": "%p19",
                "opcode": "setp.lt.s32",
                "parent": 40,
                "child_num": 2,
                "start_line": 101
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 42,
                "child_num": 2,
                "start_line": 100
            },
            {
                "reg": "32",
                "opcode": "",
                "parent": 42,
                "child_num": 0,
                "start_line": 100
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 45,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 45,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 47,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 48,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 48,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 50,
                "child_num": 0,
                "start_line": 144
            },
            {
                "reg": "%r46",
                "opcode": "selp.b32",
                "parent": 52,
                "child_num": 3,
                "start_line": 103
            },
            {
                "reg": "8",
                "opcode": "",
                "parent": 52,
                "child_num": 0,
                "start_line": 103
            },
            {
                "reg": "%p18",
                "opcode": "setp.lt.s32",
                "parent": 52,
                "child_num": 2,
                "start_line": 103
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 54,
                "child_num": 2,
                "start_line": 102
            },
            {
                "reg": "16",
                "opcode": "",
                "parent": 54,
                "child_num": 0,
                "start_line": 102
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 55,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 57,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 57,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 59,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 60,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 60,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 62,
                "child_num": 0,
                "start_line": 144
            },
            {
                "reg": "%r45",
                "opcode": "selp.b32",
                "parent": 65,
                "child_num": 3,
                "start_line": 105
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 65,
                "child_num": 0,
                "start_line": 105
            },
            {
                "reg": "%p17",
                "opcode": "setp.lt.s32",
                "parent": 65,
                "child_num": 2,
                "start_line": 105
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 67,
                "child_num": 2,
                "start_line": 104
            },
            {
                "reg": "8",
                "opcode": "",
                "parent": 67,
                "child_num": 0,
                "start_line": 104
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 68,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 68,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 70,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 70,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 72,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 73,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 73,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 75,
                "child_num": 0,
                "start_line": 144
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 78,
                "child_num": 0,
                "start_line": 107
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 78,
                "child_num": 0,
                "start_line": 107
            },
            {
                "reg": "%p16",
                "opcode": "setp.lt.s32",
                "parent": 78,
                "child_num": 2,
                "start_line": 107
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 80,
                "child_num": 2,
                "start_line": 106
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 80,
                "child_num": 0,
                "start_line": 106
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 81,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 81,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 83,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 83,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 85,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 86,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 86,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 88,
                "child_num": 0,
                "start_line": 144
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 93,
                "child_num": 2,
                "start_line": 108
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 93,
                "child_num": 0,
                "start_line": 108
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 94,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 96,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 96,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 98,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 99,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 99,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 101,
                "child_num": 0,
                "start_line": 144
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 104,
                "child_num": 2,
                "start_line": 141
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 104,
                "child_num": 0,
                "start_line": 141
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 106,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 106,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 108,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 109,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 109,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 111,
                "child_num": 0,
                "start_line": 144
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 114,
                "child_num": 1,
                "start_line": 142
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 114,
                "child_num": 2,
                "start_line": 142
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 116,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 117,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 117,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 119,
                "child_num": 0,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 122,
                "child_num": 0,
                "start_line": 154
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 123,
                "child_num": 1,
                "start_line": 143
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 123,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 125,
                "child_num": 0,
                "start_line": 144
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 129,
                "child_num": 0,
                "start_line": 144
            }
        ],
        "%rd27": [
            {
                "reg": "%rd27",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd1",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 13
            },
            {
                "reg": "%rd24",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "%rd18",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 152
            },
            {
                "reg": "%r68",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 15
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 15
            },
            {
                "reg": "_Z6reduceliiPfS__param_4",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 153
            },
            {
                "reg": "%r81",
                "opcode": "add.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 16
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 4,
                "child_num": 0,
                "start_line": 16
            },
            {
                "reg": "%r81",
                "opcode": "add.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 27
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 27
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 9,
                "child_num": 3,
                "start_line": 52
            },
            {
                "reg": "%r2",
                "opcode": "shl.b32",
                "parent": 9,
                "child_num": 2,
                "start_line": 52
            },
            {
                "reg": "%r52",
                "opcode": "selp.b32",
                "parent": 11,
                "child_num": 3,
                "start_line": 93
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 93
            },
            {
                "reg": "%p24",
                "opcode": "setp.lt.s32",
                "parent": 11,
                "child_num": 2,
                "start_line": 93
            },
            {
                "reg": "%r1",
                "opcode": "mov.u32",
                "parent": 12,
                "child_num": 1,
                "start_line": 149
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 12,
                "child_num": 0,
                "start_line": 149
            },
            {
                "reg": "%r51",
                "opcode": "selp.b32",
                "parent": 13,
                "child_num": 3,
                "start_line": 95
            },
            {
                "reg": "256",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 95
            },
            {
                "reg": "%p23",
                "opcode": "setp.lt.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 95
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 94
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 94
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 16,
                "child_num": 0,
                "start_line": 150
            },
            {
                "reg": "%r50",
                "opcode": "selp.b32",
                "parent": 18,
                "child_num": 3,
                "start_line": 97
            },
            {
                "reg": "128",
                "opcode": "",
                "parent": 18,
                "child_num": 0,
                "start_line": 97
            },
            {
                "reg": "%p22",
                "opcode": "setp.lt.s32",
                "parent": 18,
                "child_num": 2,
                "start_line": 97
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 96
            },
            {
                "reg": "256",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 96
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 21,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r49",
                "opcode": "selp.b32",
                "parent": 24,
                "child_num": 3,
                "start_line": 99
            },
            {
                "reg": "64",
                "opcode": "",
                "parent": 24,
                "child_num": 0,
                "start_line": 99
            },
            {
                "reg": "%p21",
                "opcode": "setp.lt.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 99
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 26,
                "child_num": 2,
                "start_line": 98
            },
            {
                "reg": "128",
                "opcode": "",
                "parent": 26,
                "child_num": 0,
                "start_line": 98
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 27,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 27,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 29,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 29,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "%r48",
                "opcode": "selp.b32",
                "parent": 31,
                "child_num": 3,
                "start_line": 101
            },
            {
                "reg": "32",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 101
            },
            {
                "reg": "%p20",
                "opcode": "setp.lt.s32",
                "parent": 31,
                "child_num": 2,
                "start_line": 101
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 33,
                "child_num": 2,
                "start_line": 100
            },
            {
                "reg": "64",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 100
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 36,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 36,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 39,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 39,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%r47",
                "opcode": "selp.b32",
                "parent": 40,
                "child_num": 3,
                "start_line": 103
            },
            {
                "reg": "16",
                "opcode": "",
                "parent": 40,
                "child_num": 0,
                "start_line": 103
            },
            {
                "reg": "%p19",
                "opcode": "setp.lt.s32",
                "parent": 40,
                "child_num": 2,
                "start_line": 103
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 42,
                "child_num": 2,
                "start_line": 102
            },
            {
                "reg": "32",
                "opcode": "",
                "parent": 42,
                "child_num": 0,
                "start_line": 102
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 45,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 45,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 47,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 48,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 48,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 50,
                "child_num": 0,
                "start_line": 146
            },
            {
                "reg": "%r46",
                "opcode": "selp.b32",
                "parent": 52,
                "child_num": 3,
                "start_line": 105
            },
            {
                "reg": "8",
                "opcode": "",
                "parent": 52,
                "child_num": 0,
                "start_line": 105
            },
            {
                "reg": "%p18",
                "opcode": "setp.lt.s32",
                "parent": 52,
                "child_num": 2,
                "start_line": 105
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 54,
                "child_num": 2,
                "start_line": 104
            },
            {
                "reg": "16",
                "opcode": "",
                "parent": 54,
                "child_num": 0,
                "start_line": 104
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 55,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 57,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 57,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 59,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 60,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 60,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 62,
                "child_num": 0,
                "start_line": 146
            },
            {
                "reg": "%r45",
                "opcode": "selp.b32",
                "parent": 65,
                "child_num": 3,
                "start_line": 107
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 65,
                "child_num": 0,
                "start_line": 107
            },
            {
                "reg": "%p17",
                "opcode": "setp.lt.s32",
                "parent": 65,
                "child_num": 2,
                "start_line": 107
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 67,
                "child_num": 2,
                "start_line": 106
            },
            {
                "reg": "8",
                "opcode": "",
                "parent": 67,
                "child_num": 0,
                "start_line": 106
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 68,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 68,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 70,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 70,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 72,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 73,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 73,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 75,
                "child_num": 0,
                "start_line": 146
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 78,
                "child_num": 0,
                "start_line": 109
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 78,
                "child_num": 0,
                "start_line": 109
            },
            {
                "reg": "%p16",
                "opcode": "setp.lt.s32",
                "parent": 78,
                "child_num": 2,
                "start_line": 109
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 80,
                "child_num": 2,
                "start_line": 108
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 80,
                "child_num": 0,
                "start_line": 108
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 81,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 81,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 83,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 83,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 85,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 86,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 86,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 88,
                "child_num": 0,
                "start_line": 146
            },
            {
                "reg": "%r8",
                "opcode": "add.s32",
                "parent": 93,
                "child_num": 2,
                "start_line": 110
            },
            {
                "reg": "2",
                "opcode": "",
                "parent": 93,
                "child_num": 0,
                "start_line": 110
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 94,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 96,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 96,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 98,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 99,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 99,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 101,
                "child_num": 0,
                "start_line": 146
            },
            {
                "reg": "%r7",
                "opcode": "sub.s32",
                "parent": 104,
                "child_num": 2,
                "start_line": 143
            },
            {
                "reg": "512",
                "opcode": "",
                "parent": 104,
                "child_num": 0,
                "start_line": 143
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 106,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 106,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 108,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 109,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 109,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 111,
                "child_num": 0,
                "start_line": 146
            },
            {
                "reg": "%r28",
                "opcode": "ld.param.u32",
                "parent": 114,
                "child_num": 1,
                "start_line": 144
            },
            {
                "reg": "%r6",
                "opcode": "shl.b32",
                "parent": 114,
                "child_num": 2,
                "start_line": 144
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 116,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 117,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 117,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 119,
                "child_num": 0,
                "start_line": 146
            },
            {
                "reg": "_Z6reduceliiPfS__param_1",
                "opcode": "",
                "parent": 122,
                "child_num": 0,
                "start_line": 156
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 123,
                "child_num": 1,
                "start_line": 145
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 123,
                "child_num": 0,
                "start_line": 145
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 125,
                "child_num": 0,
                "start_line": 146
            },
            {
                "reg": "%nctaid.x",
                "opcode": "",
                "parent": 129,
                "child_num": 0,
                "start_line": 146
            }
        ]
    },
    "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_": {
        "%rd16": [
            {
                "reg": "%rd16",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd14",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 2
            },
            {
                "reg": "%rd15",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "%rd1",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 4
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 3
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 3
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_4",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 4,
                "child_num": 3,
                "start_line": 7
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 4,
                "child_num": 0,
                "start_line": 7
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 8
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 8
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 8
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 11,
                "child_num": 2,
                "start_line": 9
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 9
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 14,
                "child_num": 2,
                "start_line": 11
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 14,
                "child_num": 1,
                "start_line": 11
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 17,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 17,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 19,
                "child_num": 2,
                "start_line": 12
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 19,
                "child_num": 1,
                "start_line": 12
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 21,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 22,
                "child_num": 2,
                "start_line": 11
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 22,
                "child_num": 1,
                "start_line": 11
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 23,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 24,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 25,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 26,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 28,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 30,
                "child_num": 2,
                "start_line": 12
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 30,
                "child_num": 1,
                "start_line": 12
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 32,
                "child_num": 0,
                "start_line": 22
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 35,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 35,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 38,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 39,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 40,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 40,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 41,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 44,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 46,
                "child_num": 0,
                "start_line": 22
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 49,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 49,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 52,
                "child_num": 0,
                "start_line": 22
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 56,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 56,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 57,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 59,
                "child_num": 0,
                "start_line": 22
            }
        ],
        "%rd18": [
            {
                "reg": "%rd18",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd13",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd17",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd10",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 18
            },
            {
                "reg": "%r16",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_14",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 27
            },
            {
                "reg": "%r15",
                "opcode": "ld.global.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r14",
                "opcode": "mul.lo.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 3
            },
            {
                "reg": "%rd16",
                "opcode": "add.s64",
                "parent": 7,
                "child_num": 2,
                "start_line": 4
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 8,
                "child_num": 2,
                "start_line": 5
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 8,
                "child_num": 1,
                "start_line": 5
            },
            {
                "reg": "%rd14",
                "opcode": "cvta.to.global.u64",
                "parent": 9,
                "child_num": 1,
                "start_line": 6
            },
            {
                "reg": "%rd15",
                "opcode": "mul.wide.s32",
                "parent": 9,
                "child_num": 2,
                "start_line": 6
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 9
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 10,
                "child_num": 3,
                "start_line": 9
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%rd1",
                "opcode": "ld.param.u64",
                "parent": 12,
                "child_num": 1,
                "start_line": 8
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 7
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 7
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 14,
                "child_num": 2,
                "start_line": 16
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 14,
                "child_num": 1,
                "start_line": 16
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 10
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 10
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_4",
                "opcode": "",
                "parent": 17,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 18,
                "child_num": 3,
                "start_line": 11
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 18,
                "child_num": 0,
                "start_line": 11
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 24,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 26,
                "child_num": 1,
                "start_line": 12
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 26,
                "child_num": 2,
                "start_line": 12
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 26,
                "child_num": 2,
                "start_line": 12
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 28,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 31,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 31,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 35,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 35,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 36,
                "child_num": 1,
                "start_line": 25
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 37,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 38,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 39,
                "child_num": 2,
                "start_line": 15
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 39,
                "child_num": 1,
                "start_line": 15
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 41,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 41,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 42,
                "child_num": 2,
                "start_line": 15
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 42,
                "child_num": 1,
                "start_line": 15
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 48,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 48,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 50,
                "child_num": 2,
                "start_line": 16
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 50,
                "child_num": 1,
                "start_line": 16
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 51,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 52,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 52,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 54,
                "child_num": 2,
                "start_line": 16
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 54,
                "child_num": 1,
                "start_line": 16
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 56,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 56,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 57,
                "child_num": 2,
                "start_line": 15
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 57,
                "child_num": 1,
                "start_line": 15
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 59,
                "child_num": 1,
                "start_line": 25
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 59,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 60,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 61,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 61,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 62,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 64,
                "child_num": 1,
                "start_line": 25
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 64,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 65,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 66,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 66,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 67,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 69,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 69,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 71,
                "child_num": 2,
                "start_line": 16
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 71,
                "child_num": 1,
                "start_line": 16
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 72,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 73,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 76,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 76,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 79,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 82,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 82,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 85,
                "child_num": 1,
                "start_line": 25
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 85,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 86,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 87,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 87,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 88,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 91,
                "child_num": 1,
                "start_line": 25
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 91,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 92,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 94,
                "child_num": 1,
                "start_line": 25
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 95,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 96,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 99,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 99,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 102,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 105,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 109,
                "child_num": 1,
                "start_line": 25
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 109,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 110,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 113,
                "child_num": 0,
                "start_line": 26
            }
        ],
        "%rd20": [
            {
                "reg": "%rd20",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd13",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd19",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd10",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_14",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 30
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 26
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 28
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 27
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 29
            }
        ],
        "%rd22": [
            {
                "reg": "%rd22",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd21",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd15",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd2",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 2
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 14
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_5",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 43
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 4,
                "child_num": 3,
                "start_line": 18
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 4,
                "child_num": 0,
                "start_line": 18
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 21
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 21
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 11,
                "child_num": 2,
                "start_line": 20
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 24
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 14,
                "child_num": 2,
                "start_line": 22
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 14,
                "child_num": 1,
                "start_line": 22
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 21
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 21
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 17,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 17,
                "child_num": 1,
                "start_line": 30
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 19,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 19,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 21,
                "child_num": 2,
                "start_line": 24
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 22,
                "child_num": 2,
                "start_line": 22
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 22,
                "child_num": 1,
                "start_line": 22
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 23,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 24,
                "child_num": 0,
                "start_line": 31
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 24
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 25,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 26,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 28,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 30
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 30,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 30,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 32,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 35,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 35,
                "child_num": 1,
                "start_line": 30
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 38,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 39,
                "child_num": 0,
                "start_line": 31
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 40,
                "child_num": 2,
                "start_line": 24
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 40,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 41,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 44,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 31
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 46,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 49,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 49,
                "child_num": 1,
                "start_line": 30
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 52,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 56,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 56,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 57,
                "child_num": 0,
                "start_line": 31
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 59,
                "child_num": 0,
                "start_line": 33
            }
        ],
        "%rd24": [
            {
                "reg": "%rd24",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd13",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd23",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd10",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 29
            },
            {
                "reg": "%r18",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_14",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 38
            },
            {
                "reg": "%r17",
                "opcode": "ld.global.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r14",
                "opcode": "mul.lo.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 3
            },
            {
                "reg": "%rd22",
                "opcode": "add.s64",
                "parent": 7,
                "child_num": 2,
                "start_line": 4
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 8,
                "child_num": 2,
                "start_line": 16
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 8,
                "child_num": 1,
                "start_line": 16
            },
            {
                "reg": "%rd21",
                "opcode": "cvta.to.global.u64",
                "parent": 9,
                "child_num": 1,
                "start_line": 5
            },
            {
                "reg": "%rd15",
                "opcode": "mul.wide.s32",
                "parent": 9,
                "child_num": 2,
                "start_line": 5
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 20
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 10,
                "child_num": 3,
                "start_line": 20
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%rd2",
                "opcode": "ld.param.u64",
                "parent": 12,
                "child_num": 1,
                "start_line": 6
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 18
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 18
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 14,
                "child_num": 2,
                "start_line": 27
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 14,
                "child_num": 1,
                "start_line": 27
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 21
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_5",
                "opcode": "",
                "parent": 17,
                "child_num": 0,
                "start_line": 47
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 18,
                "child_num": 3,
                "start_line": 22
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 18,
                "child_num": 0,
                "start_line": 22
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 24
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 24,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 26,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 26,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 26,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 28,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 34
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 31,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 31,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 35,
                "child_num": 2,
                "start_line": 24
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 35,
                "child_num": 0,
                "start_line": 24
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 36,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 37,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 38,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 39,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 39,
                "child_num": 1,
                "start_line": 26
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 41,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 41,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 42,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 42,
                "child_num": 1,
                "start_line": 26
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 48,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 48,
                "child_num": 1,
                "start_line": 34
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 50,
                "child_num": 2,
                "start_line": 27
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 50,
                "child_num": 1,
                "start_line": 27
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 51,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 52,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 52,
                "child_num": 1,
                "start_line": 34
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 54,
                "child_num": 2,
                "start_line": 27
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 54,
                "child_num": 1,
                "start_line": 27
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 56,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 56,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 57,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 57,
                "child_num": 1,
                "start_line": 26
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 59,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 59,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 60,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 61,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 61,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 62,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 64,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 64,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 65,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 66,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 66,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 67,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 69,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 69,
                "child_num": 1,
                "start_line": 34
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 71,
                "child_num": 2,
                "start_line": 27
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 71,
                "child_num": 1,
                "start_line": 27
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 72,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 73,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 76,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 76,
                "child_num": 1,
                "start_line": 34
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 79,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 82,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 82,
                "child_num": 1,
                "start_line": 34
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 85,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 85,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 86,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 87,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 87,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 88,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 91,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 91,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 92,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 94,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 95,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 96,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 99,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 99,
                "child_num": 1,
                "start_line": 34
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 102,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 105,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 109,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 109,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 110,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 113,
                "child_num": 0,
                "start_line": 37
            }
        ],
        "%rd27": [
            {
                "reg": "%rd27",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd25",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd26",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd4",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_7",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 4,
                "child_num": 3,
                "start_line": 25
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 32
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 8,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 9,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 10,
                "child_num": 0,
                "start_line": 55
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 29
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 29
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 14,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 14,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 19,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 19,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 21,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 22,
                "child_num": 2,
                "start_line": 31
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 22,
                "child_num": 1,
                "start_line": 31
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 26,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 26,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 28,
                "child_num": 2,
                "start_line": 32
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 55
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 31,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 32,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 33,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 55
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 39,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 39,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 43,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 42
            }
        ],
        "%rd29": [
            {
                "reg": "%rd29",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd13",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd28",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd10",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 38
            },
            {
                "reg": "%r20",
                "opcode": "mad.lo.s32",
                "parent": 2,
                "child_num": 3,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_14",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 47
            },
            {
                "reg": "%r19",
                "opcode": "ld.global.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 3
            },
            {
                "reg": "%rd27",
                "opcode": "add.s64",
                "parent": 7,
                "child_num": 2,
                "start_line": 4
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 9,
                "child_num": 3,
                "start_line": 31
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 31
            },
            {
                "reg": "%rd25",
                "opcode": "cvta.to.global.u64",
                "parent": 10,
                "child_num": 1,
                "start_line": 5
            },
            {
                "reg": "%rd26",
                "opcode": "mul.wide.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 5
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 12,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 12,
                "child_num": 2,
                "start_line": 32
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 12,
                "child_num": 2,
                "start_line": 32
            },
            {
                "reg": "%rd4",
                "opcode": "ld.param.u64",
                "parent": 14,
                "child_num": 1,
                "start_line": 7
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 6
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 6
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 16,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 18,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 18,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_7",
                "opcode": "",
                "parent": 19,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 29
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 20,
                "child_num": 3,
                "start_line": 29
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 23,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 35
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 24,
                "child_num": 1,
                "start_line": 35
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 28,
                "child_num": 2,
                "start_line": 36
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 30
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 30
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 29,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 30,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 30,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 32,
                "child_num": 2,
                "start_line": 36
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 32,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 35,
                "child_num": 2,
                "start_line": 35
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 35,
                "child_num": 1,
                "start_line": 35
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 36,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 37,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 40,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 40,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 41,
                "child_num": 1,
                "start_line": 45
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 41,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 42,
                "child_num": 0,
                "start_line": 44
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 46,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 46,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 48,
                "child_num": 2,
                "start_line": 36
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 48,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 49,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 50,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 50,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 53,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 53,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 58,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 58,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 61,
                "child_num": 1,
                "start_line": 45
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 61,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 62,
                "child_num": 0,
                "start_line": 44
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 63,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 63,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 64,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 66,
                "child_num": 1,
                "start_line": 45
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 66,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 67,
                "child_num": 0,
                "start_line": 44
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 68,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 68,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 69,
                "child_num": 2,
                "start_line": 35
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 69,
                "child_num": 1,
                "start_line": 35
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 71,
                "child_num": 1,
                "start_line": 45
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 71,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 72,
                "child_num": 0,
                "start_line": 44
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 73,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 76,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 76,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 79,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 82,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 82,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 84,
                "child_num": 2,
                "start_line": 36
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 84,
                "child_num": 1,
                "start_line": 36
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 85,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 86,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 90,
                "child_num": 1,
                "start_line": 45
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 90,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 91,
                "child_num": 0,
                "start_line": 44
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 93,
                "child_num": 1,
                "start_line": 45
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 93,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 44
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 95,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 95,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 96,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 99,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 102,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 105,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 105,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 110,
                "child_num": 1,
                "start_line": 45
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 110,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 111,
                "child_num": 0,
                "start_line": 44
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 112,
                "child_num": 0,
                "start_line": 46
            }
        ],
        "%rd31": [
            {
                "reg": "%rd31",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd30",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd26",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd3",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 2
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 10
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_6",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 4,
                "child_num": 3,
                "start_line": 33
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 40
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 34
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 34
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 8,
                "child_num": 2,
                "start_line": 34
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 9,
                "child_num": 2,
                "start_line": 41
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 10,
                "child_num": 0,
                "start_line": 63
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 14,
                "child_num": 2,
                "start_line": 47
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 14,
                "child_num": 1,
                "start_line": 47
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 38
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 38
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 19,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 19,
                "child_num": 0,
                "start_line": 49
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 48
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 21,
                "child_num": 2,
                "start_line": 41
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 22,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 22,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 26,
                "child_num": 2,
                "start_line": 47
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 26,
                "child_num": 1,
                "start_line": 47
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 28,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 40
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 63
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 31,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 49
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 32,
                "child_num": 0,
                "start_line": 48
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 33,
                "child_num": 2,
                "start_line": 41
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 63
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 39,
                "child_num": 2,
                "start_line": 47
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 39,
                "child_num": 1,
                "start_line": 47
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 43,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 49
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 48
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 50
            }
        ],
        "%rd33": [
            {
                "reg": "%rd33",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd13",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd32",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd10",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 46
            },
            {
                "reg": "%r22",
                "opcode": "mad.lo.s32",
                "parent": 2,
                "child_num": 3,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_14",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 55
            },
            {
                "reg": "%r21",
                "opcode": "ld.global.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 3
            },
            {
                "reg": "%rd31",
                "opcode": "add.s64",
                "parent": 7,
                "child_num": 2,
                "start_line": 4
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 9,
                "child_num": 3,
                "start_line": 39
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%rd30",
                "opcode": "cvta.to.global.u64",
                "parent": 10,
                "child_num": 1,
                "start_line": 5
            },
            {
                "reg": "%rd26",
                "opcode": "mul.wide.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 5
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 12,
                "child_num": 1,
                "start_line": 40
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 12,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 12,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%rd3",
                "opcode": "ld.param.u64",
                "parent": 14,
                "child_num": 1,
                "start_line": 6
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 14
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 14
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 16,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 18,
                "child_num": 2,
                "start_line": 41
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 18,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_6",
                "opcode": "",
                "parent": 19,
                "child_num": 0,
                "start_line": 63
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 37
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 20,
                "child_num": 3,
                "start_line": 37
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 23,
                "child_num": 2,
                "start_line": 45
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 24,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 28,
                "child_num": 2,
                "start_line": 44
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 44
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 38
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 38
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 29,
                "child_num": 2,
                "start_line": 38
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 30,
                "child_num": 2,
                "start_line": 51
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 30,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 32,
                "child_num": 2,
                "start_line": 44
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 32,
                "child_num": 1,
                "start_line": 44
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 45
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 35,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 35,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 36,
                "child_num": 2,
                "start_line": 45
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 37,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 40,
                "child_num": 2,
                "start_line": 41
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 40,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 41,
                "child_num": 1,
                "start_line": 53
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 41,
                "child_num": 0,
                "start_line": 53
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 42,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 45
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 46,
                "child_num": 2,
                "start_line": 51
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 46,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 48,
                "child_num": 2,
                "start_line": 44
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 48,
                "child_num": 1,
                "start_line": 44
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 49,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 50,
                "child_num": 2,
                "start_line": 51
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 50,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 53,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 53,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 58,
                "child_num": 2,
                "start_line": 51
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 58,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 61,
                "child_num": 1,
                "start_line": 53
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 61,
                "child_num": 0,
                "start_line": 53
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 62,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 63,
                "child_num": 2,
                "start_line": 45
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 63,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 64,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 66,
                "child_num": 1,
                "start_line": 53
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 66,
                "child_num": 0,
                "start_line": 53
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 67,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 68,
                "child_num": 2,
                "start_line": 45
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 68,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 69,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 69,
                "child_num": 1,
                "start_line": 43
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 71,
                "child_num": 1,
                "start_line": 53
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 71,
                "child_num": 0,
                "start_line": 53
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 72,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 73,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 76,
                "child_num": 2,
                "start_line": 51
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 76,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 79,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 82,
                "child_num": 2,
                "start_line": 51
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 82,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 84,
                "child_num": 2,
                "start_line": 44
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 84,
                "child_num": 1,
                "start_line": 44
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 85,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 86,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 90,
                "child_num": 1,
                "start_line": 53
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 90,
                "child_num": 0,
                "start_line": 53
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 91,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 93,
                "child_num": 1,
                "start_line": 53
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 93,
                "child_num": 0,
                "start_line": 53
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 95,
                "child_num": 2,
                "start_line": 45
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 95,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__param_1",
                "opcode": "",
                "parent": 96,
                "child_num": 0,
                "start_line": 67
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 99,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 102,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 105,
                "child_num": 2,
                "start_line": 51
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 105,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 110,
                "child_num": 1,
                "start_line": 53
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 110,
                "child_num": 0,
                "start_line": 53
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 111,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 112,
                "child_num": 0,
                "start_line": 54
            }
        ]
    },
    "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_": {
        "%rd15": [
            {
                "reg": "%rd15",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd13",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd14",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd1",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_5",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 30
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 4,
                "child_num": 3,
                "start_line": 7
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 4,
                "child_num": 0,
                "start_line": 7
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 8
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 8
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 8
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 11,
                "child_num": 2,
                "start_line": 9
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 9
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 14,
                "child_num": 2,
                "start_line": 11
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 14,
                "child_num": 1,
                "start_line": 11
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 10
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 17,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 17,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 19,
                "child_num": 2,
                "start_line": 12
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 19,
                "child_num": 1,
                "start_line": 12
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 21,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 22,
                "child_num": 2,
                "start_line": 11
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 22,
                "child_num": 1,
                "start_line": 11
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 23,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 24,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 25,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 26,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 28,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 30,
                "child_num": 2,
                "start_line": 12
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 30,
                "child_num": 1,
                "start_line": 12
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 32,
                "child_num": 0,
                "start_line": 22
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 35,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 35,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 38,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 38,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 39,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 40,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 40,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 41,
                "child_num": 0,
                "start_line": 32
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 44,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 46,
                "child_num": 0,
                "start_line": 22
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 49,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 49,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 52,
                "child_num": 0,
                "start_line": 22
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 56,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 56,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 57,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 59,
                "child_num": 0,
                "start_line": 22
            }
        ],
        "%rd20": [
            {
                "reg": "%rd20",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd18",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd19",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd2",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_6",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 12
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 4,
                "child_num": 3,
                "start_line": 12
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 8,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 9,
                "child_num": 2,
                "start_line": 20
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 10,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 16
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 13,
                "child_num": 0,
                "start_line": 16
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 14,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 14,
                "child_num": 1,
                "start_line": 26
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 19,
                "child_num": 1,
                "start_line": 28
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 19,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 27
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 21,
                "child_num": 2,
                "start_line": 20
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 21,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 22,
                "child_num": 2,
                "start_line": 18
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 22,
                "child_num": 1,
                "start_line": 18
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 29
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 26,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 26,
                "child_num": 1,
                "start_line": 26
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 28,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 31,
                "child_num": 1,
                "start_line": 28
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 32,
                "child_num": 0,
                "start_line": 27
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 33,
                "child_num": 2,
                "start_line": 20
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 20
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 29
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 39,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 39,
                "child_num": 1,
                "start_line": 26
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 43,
                "child_num": 1,
                "start_line": 28
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 28
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 27
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 29
            }
        ],
        "%rd25": [
            {
                "reg": "%rd25",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd23",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd24",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd3",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_8",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 33
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 35
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 35
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 34
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 36
            }
        ],
        "%rd26": [
            {
                "reg": "%rd26",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd11",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd24",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd7",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 30
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 4
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 4
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_12",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 35
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 35
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 37
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 38
            }
        ],
        "%rd28": [
            {
                "reg": "%rd28",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd27",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd24",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd4",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 2
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 7
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 7
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_9",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 38
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 38
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 40
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 41
            }
        ],
        "%rd17": [
            {
                "reg": "%rd17",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd11",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 17
            },
            {
                "reg": "%rd16",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "%rd7",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 34
            },
            {
                "reg": "%r15",
                "opcode": "mad.lo.s32",
                "parent": 2,
                "child_num": 3,
                "start_line": 18
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 18
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_12",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 44
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 19
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r14",
                "opcode": "ld.global.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 19
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 7,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 7,
                "child_num": 3,
                "start_line": 25
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%rd15",
                "opcode": "add.s64",
                "parent": 9,
                "child_num": 2,
                "start_line": 20
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 32
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 10,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 11,
                "child_num": 0,
                "start_line": 26
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 11,
                "child_num": 2,
                "start_line": 26
            },
            {
                "reg": "%rd13",
                "opcode": "cvta.to.global.u64",
                "parent": 13,
                "child_num": 1,
                "start_line": 21
            },
            {
                "reg": "%rd14",
                "opcode": "mul.wide.s32",
                "parent": 13,
                "child_num": 2,
                "start_line": 21
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 14,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 14,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 18,
                "child_num": 2,
                "start_line": 29
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 18,
                "child_num": 0,
                "start_line": 29
            },
            {
                "reg": "%rd1",
                "opcode": "ld.param.u64",
                "parent": 19,
                "child_num": 1,
                "start_line": 23
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 22
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 20,
                "child_num": 0,
                "start_line": 22
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 21,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 21,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_5",
                "opcode": "",
                "parent": 26,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 27,
                "child_num": 3,
                "start_line": 27
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 27,
                "child_num": 0,
                "start_line": 27
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 29,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 30,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 31,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 31,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 32,
                "child_num": 2,
                "start_line": 31
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 32,
                "child_num": 1,
                "start_line": 31
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 34,
                "child_num": 1,
                "start_line": 28
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 28
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 39,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 39,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 41,
                "child_num": 2,
                "start_line": 32
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 41,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 42,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 44,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 44,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 45,
                "child_num": 2,
                "start_line": 29
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 45,
                "child_num": 0,
                "start_line": 29
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 47,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 47,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 48,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 49,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 49,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 50,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 53,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 53,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 54,
                "child_num": 2,
                "start_line": 31
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 54,
                "child_num": 1,
                "start_line": 31
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 55,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 55,
                "child_num": 2,
                "start_line": 30
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 57,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 60,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 60,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 63,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 63,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 65,
                "child_num": 2,
                "start_line": 32
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 65,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 66,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 67,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 67,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 68,
                "child_num": 2,
                "start_line": 31
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 68,
                "child_num": 1,
                "start_line": 31
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 70,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 70,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 71,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 72,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 72,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 73,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 74,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 74,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 75,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 77,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 77,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 79,
                "child_num": 2,
                "start_line": 32
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 79,
                "child_num": 1,
                "start_line": 32
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 80,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 81,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 84,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 87,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 87,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 90,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 90,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 91,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 92,
                "child_num": 2,
                "start_line": 33
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 92,
                "child_num": 0,
                "start_line": 33
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 93,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 97,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 97,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 98,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 99,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 102,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 102,
                "child_num": 1,
                "start_line": 39
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 105,
                "child_num": 0,
                "start_line": 42
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 109,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 109,
                "child_num": 0,
                "start_line": 41
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 110,
                "child_num": 0,
                "start_line": 40
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 112,
                "child_num": 0,
                "start_line": 42
            }
        ],
        "%rd30": [
            {
                "reg": "%rd30",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd29",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd24",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd6",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 2
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 13
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 13
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_11",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 44
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 44
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 46
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 46
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 45
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 47
            }
        ],
        "%rd32": [
            {
                "reg": "%rd32",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd31",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd24",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd5",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 2
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 17
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 17
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_10",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 55
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 48
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 48
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 50
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 49
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 51
            }
        ],
        "%rd22": [
            {
                "reg": "%rd22",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd11",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 20
            },
            {
                "reg": "%rd21",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 20
            },
            {
                "reg": "%rd7",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 44
            },
            {
                "reg": "%r17",
                "opcode": "mad.lo.s32",
                "parent": 2,
                "child_num": 3,
                "start_line": 21
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_12",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%r16",
                "opcode": "ld.global.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 22
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 22
            },
            {
                "reg": "%r11",
                "opcode": "add.s32",
                "parent": 4,
                "child_num": 2,
                "start_line": 22
            },
            {
                "reg": "%rd20",
                "opcode": "add.s64",
                "parent": 7,
                "child_num": 2,
                "start_line": 23
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%r10",
                "opcode": "selp.b32",
                "parent": 9,
                "child_num": 3,
                "start_line": 37
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 37
            },
            {
                "reg": "%rd18",
                "opcode": "cvta.to.global.u64",
                "parent": 10,
                "child_num": 1,
                "start_line": 24
            },
            {
                "reg": "%rd19",
                "opcode": "mul.wide.s32",
                "parent": 10,
                "child_num": 2,
                "start_line": 24
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 12,
                "child_num": 1,
                "start_line": 38
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 12,
                "child_num": 2,
                "start_line": 38
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 12,
                "child_num": 2,
                "start_line": 38
            },
            {
                "reg": "%rd2",
                "opcode": "ld.param.u64",
                "parent": 14,
                "child_num": 1,
                "start_line": 26
            },
            {
                "reg": "%r13",
                "opcode": "add.s32",
                "parent": 15,
                "child_num": 2,
                "start_line": 25
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 15,
                "child_num": 0,
                "start_line": 25
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 16,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 17,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 18,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 18,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_6",
                "opcode": "",
                "parent": 19,
                "child_num": 0,
                "start_line": 59
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 20,
                "child_num": 2,
                "start_line": 35
            },
            {
                "reg": "%r12",
                "opcode": "selp.b32",
                "parent": 20,
                "child_num": 3,
                "start_line": 35
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 23,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 23,
                "child_num": 0,
                "start_line": 43
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 24,
                "child_num": 2,
                "start_line": 41
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 24,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 25,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 28,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 28,
                "child_num": 1,
                "start_line": 42
            },
            {
                "reg": "-1",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 29,
                "child_num": 0,
                "start_line": 36
            },
            {
                "reg": "%p2",
                "opcode": "setp.eq.s32",
                "parent": 29,
                "child_num": 2,
                "start_line": 36
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 30,
                "child_num": 2,
                "start_line": 49
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 30,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 32,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 32,
                "child_num": 1,
                "start_line": 42
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 33,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 34,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 34,
                "child_num": 0,
                "start_line": 43
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 35,
                "child_num": 2,
                "start_line": 41
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 35,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 36,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 36,
                "child_num": 0,
                "start_line": 43
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 37,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%r9",
                "opcode": "sub.s32",
                "parent": 40,
                "child_num": 2,
                "start_line": 39
            },
            {
                "reg": "0",
                "opcode": "",
                "parent": 40,
                "child_num": 0,
                "start_line": 39
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 41,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 41,
                "child_num": 0,
                "start_line": 51
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 42,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 43,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 43,
                "child_num": 0,
                "start_line": 43
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 44,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 46,
                "child_num": 2,
                "start_line": 49
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 46,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 48,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 48,
                "child_num": 1,
                "start_line": 42
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 49,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 50,
                "child_num": 2,
                "start_line": 49
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 50,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 53,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%r8",
                "opcode": "mul.lo.s32",
                "parent": 53,
                "child_num": 2,
                "start_line": 40
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 55,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 58,
                "child_num": 2,
                "start_line": 49
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 58,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 61,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 61,
                "child_num": 0,
                "start_line": 51
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 62,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 63,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 63,
                "child_num": 0,
                "start_line": 43
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 64,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 66,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 66,
                "child_num": 0,
                "start_line": 51
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 67,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 68,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 68,
                "child_num": 0,
                "start_line": 43
            },
            {
                "reg": "%r7",
                "opcode": "div.s32",
                "parent": 69,
                "child_num": 2,
                "start_line": 41
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 69,
                "child_num": 1,
                "start_line": 41
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 71,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 71,
                "child_num": 0,
                "start_line": 51
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 72,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 73,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 76,
                "child_num": 2,
                "start_line": 49
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 76,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 79,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 82,
                "child_num": 2,
                "start_line": 49
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 82,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "%r6",
                "opcode": "add.s32",
                "parent": 84,
                "child_num": 2,
                "start_line": 42
            },
            {
                "reg": "%r2",
                "opcode": "ld.param.u32",
                "parent": 84,
                "child_num": 1,
                "start_line": 42
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 85,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 86,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 90,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 90,
                "child_num": 0,
                "start_line": 51
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 91,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 93,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 93,
                "child_num": 0,
                "start_line": 51
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 94,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 95,
                "child_num": 2,
                "start_line": 43
            },
            {
                "reg": "1",
                "opcode": "",
                "parent": 95,
                "child_num": 0,
                "start_line": 43
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_1",
                "opcode": "",
                "parent": 96,
                "child_num": 0,
                "start_line": 62
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 99,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 102,
                "child_num": 0,
                "start_line": 52
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 105,
                "child_num": 2,
                "start_line": 49
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 105,
                "child_num": 1,
                "start_line": 49
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 110,
                "child_num": 1,
                "start_line": 51
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 110,
                "child_num": 0,
                "start_line": 51
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 111,
                "child_num": 0,
                "start_line": 50
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 112,
                "child_num": 0,
                "start_line": 52
            }
        ],
        "%rd33": [
            {
                "reg": "%rd33",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd12",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd24",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd8",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 37
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 21
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 21
            },
            {
                "reg": "_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0__param_13",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 56
            },
            {
                "reg": "%r4",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 52
            },
            {
                "reg": "%r5",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 52
            },
            {
                "reg": "%r3",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 54
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 54
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 53
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 55
            }
        ]
    },
    "_Z8compresslPf": {
        "%rd1": [
            {
                "reg": "%rd1",
                "opcode": "add.s64",
                "parent": -1,
                "child_num": 2,
                "start_line": 0
            },
            {
                "reg": "%rd5",
                "opcode": "cvta.to.global.u64",
                "parent": 0,
                "child_num": 1,
                "start_line": 1
            },
            {
                "reg": "%rd6",
                "opcode": "mul.wide.s32",
                "parent": 0,
                "child_num": 2,
                "start_line": 1
            },
            {
                "reg": "%rd2",
                "opcode": "ld.param.u64",
                "parent": 1,
                "child_num": 1,
                "start_line": 3
            },
            {
                "reg": "%r1",
                "opcode": "add.s32",
                "parent": 2,
                "child_num": 2,
                "start_line": 2
            },
            {
                "reg": "4",
                "opcode": "",
                "parent": 2,
                "child_num": 0,
                "start_line": 2
            },
            {
                "reg": "_Z8compresslPf_param_1",
                "opcode": "",
                "parent": 3,
                "child_num": 0,
                "start_line": 12
            },
            {
                "reg": "%r3",
                "opcode": "shl.b32",
                "parent": 4,
                "child_num": 2,
                "start_line": 8
            },
            {
                "reg": "%r4",
                "opcode": "mov.u32",
                "parent": 4,
                "child_num": 1,
                "start_line": 8
            },
            {
                "reg": "%r2",
                "opcode": "mov.u32",
                "parent": 7,
                "child_num": 1,
                "start_line": 10
            },
            {
                "reg": "9",
                "opcode": "",
                "parent": 7,
                "child_num": 0,
                "start_line": 10
            },
            {
                "reg": "%tid.x",
                "opcode": "",
                "parent": 8,
                "child_num": 0,
                "start_line": 9
            },
            {
                "reg": "%ctaid.x",
                "opcode": "",
                "parent": 9,
                "child_num": 0,
                "start_line": 11
            }
        ]
    }
}