xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
xadc_senseWire_drp_to_axi_stream.vhd,vhdl,xil_defaultlib,../../../../cores.srcs/sources_1/ip/xadc_senseWire/xadc_senseWire_drp_to_axi_stream.vhd,
xadc_senseWire_xadc_core_drp.vhd,vhdl,xil_defaultlib,../../../../cores.srcs/sources_1/ip/xadc_senseWire/xadc_senseWire_xadc_core_drp.vhd,
xadc_senseWire_axi_xadc.vhd,vhdl,xil_defaultlib,../../../../cores.srcs/sources_1/ip/xadc_senseWire/xadc_senseWire_axi_xadc.vhd,
xadc_senseWire.vhd,vhdl,xil_defaultlib,../../../../cores.srcs/sources_1/ip/xadc_senseWire/xadc_senseWire.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
