## Intro to HDL
Common HDLS: VHDL, Verilog, ...

- HDL is a function / declarative language
- The order of statements is insignificant
- Chip's interface should be known before use
	- `Not(in= ,out= )`
	- `And(a= ,b= ,out= )`
	- `Or(a= ,b= ,out= )`
## Design From Interface to HDL
1. Write down Boolean expression through Truth table
2. Draw gate diagram according to expression
3. Write HDL (static description of gate diagram)

### Example: XOR
**Interface**
Outputs 1 if one, and only one, of its inputs, is 1.

![[XOR.svg]]


| a   | b   | out |
| --- | --- | --- |
| 0   | 0   | 0   |
| 0   | 1   | 1   |
| 1   | 0   | 1   |
| 1   | 1   | 0   |
**Expression**
$$(a \land \neg b) \lor (\neg a \land b)$$
**Gate Diagram**
![[XOR_Diagram.svg]]

**HDL**
```
/** Xor gate: out = (a And Not(b)) Or (Not(a) And b)) */

CHIP Xor {
	IN a, b;
	OUT out;

	PARTS:
	Not (in=a, out=Nota);
	Not (in=a, out=Notb);
	And (a=a, b=Notb, out=aAndNotb);
	And (a=Nota, b=b, out=NotaAndb);
	Or (a=aAndNotb, b=NotaAndb, out=out);
}
```

