store6 MEM
load10 MEM
store4 MEM
store5 MEM
fsub1 ALU
fadd1 ALU
fmul2 ALU
store7 MEM
input_fmul1 INPUT
fmul5 ALU
fmul7 ALU
fadd2 ALU
fsub0 ALU
load12 MEM
load8 MEM
fmul4 ALU
fadd0 ALU
fsub3 ALU
load11 MEM
load7 MEM
load9 MEM
fmul3 ALU
fmul6 ALU
fsub4 ALU
fsub2 ALU
