// Seed: 934837932
module module_0 (
    id_1,
    id_2
);
  output uwire id_2;
  input wire id_1;
  assign id_2 = (-1 & 1) == -1 ? -1 + 1 : 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_7 = 32'd35
) (
    input wor id_0,
    input tri _id_1
);
  logic [7:0] id_3;
  parameter id_4 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  parameter integer id_6 = {id_4 == id_4{-1}};
  wire [-1 : -1 'b0] _id_7;
  logic id_8;
  logic ["" : id_7] id_9, id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  assign id_10[id_7] = id_11 + -1;
endmodule
