/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [21:0] _02_;
  wire [4:0] _03_;
  wire [2:0] _04_;
  wire [10:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_26z;
  wire [20:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [17:0] celloutsig_0_37z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [13:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [10:0] celloutsig_0_53z;
  wire [8:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [28:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((in_data[16] | _00_) & celloutsig_0_3z[6]);
  assign celloutsig_0_51z = ~((celloutsig_0_45z | celloutsig_0_21z) & (celloutsig_0_28z | celloutsig_0_4z));
  assign celloutsig_1_6z = ~((celloutsig_1_3z[2] | celloutsig_1_2z[28]) & (celloutsig_1_5z | celloutsig_1_1z[1]));
  assign celloutsig_0_31z = celloutsig_0_6z | _01_;
  assign celloutsig_1_19z = celloutsig_1_18z[2] ^ celloutsig_1_4z[0];
  assign celloutsig_0_37z = in_data[62:45] + { celloutsig_0_8z[11:5], celloutsig_0_19z };
  assign celloutsig_1_7z = { in_data[154:151], celloutsig_1_3z, celloutsig_1_4z } + { celloutsig_1_3z[0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  reg [4:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _12_ <= 5'h00;
    else _12_ <= celloutsig_0_0z[6:2];
  assign { _01_, _03_[3:0] } = _12_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 22'h000000;
    else _02_ <= { in_data[183:177], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z };
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_0z[10:8];
  assign { _04_[2], _00_, _04_[0] } = _14_;
  assign celloutsig_0_41z = celloutsig_0_27z[8:6] >= celloutsig_0_13z[11:9];
  assign celloutsig_0_45z = { celloutsig_0_0z[10], celloutsig_0_19z } >= { celloutsig_0_44z[4:0], celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z[2:1], celloutsig_0_4z, _04_[2], _00_, _04_[0], celloutsig_0_4z, _04_[2], _00_, _04_[0] } > celloutsig_0_3z[9:0];
  assign celloutsig_0_36z = { celloutsig_0_3z[1:0], celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_6z } <= { celloutsig_0_32z[10:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_76z = { celloutsig_0_66z, celloutsig_0_16z, celloutsig_0_47z, celloutsig_0_31z, celloutsig_0_6z } <= { celloutsig_0_42z[11:9], celloutsig_0_54z };
  assign celloutsig_1_12z = in_data[122:119] <= celloutsig_1_2z[10:7];
  assign celloutsig_0_21z = celloutsig_0_3z[11:8] <= { celloutsig_0_8z[9:7], celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_13z[15:8], celloutsig_0_20z, celloutsig_0_20z } <= { celloutsig_0_19z[9:6], _04_[2], _00_, _04_[0], celloutsig_0_11z };
  assign celloutsig_1_5z = ! celloutsig_1_1z;
  assign celloutsig_0_9z = ! in_data[8:5];
  assign celloutsig_0_17z = { celloutsig_0_2z, _04_[2], _00_, _04_[0] } || celloutsig_0_10z[9:1];
  assign celloutsig_0_28z = { celloutsig_0_13z[5:0], celloutsig_0_0z } || { celloutsig_0_27z[20:18], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_3z };
  assign celloutsig_0_29z = { celloutsig_0_12z[6:1], celloutsig_0_24z } || { celloutsig_0_26z[6:3], celloutsig_0_5z };
  assign celloutsig_0_43z = celloutsig_0_9z & ~(celloutsig_0_22z[2]);
  assign celloutsig_0_47z = celloutsig_0_10z[12] & ~(celloutsig_0_14z[7]);
  assign celloutsig_0_0z = in_data[83:73] % { 1'h1, in_data[59:50] };
  assign celloutsig_0_27z = { celloutsig_0_13z[16:8], celloutsig_0_8z } % { 1'h1, celloutsig_0_8z[5:1], celloutsig_0_5z, celloutsig_0_8z[11:1], in_data[0] };
  assign celloutsig_0_75z = { celloutsig_0_8z[10:9], celloutsig_0_41z } * celloutsig_0_53z[3:1];
  assign celloutsig_1_0z = in_data[138:133] * in_data[145:140];
  assign celloutsig_0_16z = celloutsig_0_13z[13:6] * { celloutsig_0_14z[12:7], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_32z = - { celloutsig_0_14z[11:0], celloutsig_0_24z };
  assign celloutsig_0_35z = - { celloutsig_0_26z[4:3], celloutsig_0_4z };
  assign celloutsig_0_42z = - celloutsig_0_37z[15:2];
  assign celloutsig_0_44z = - celloutsig_0_19z[6:0];
  assign celloutsig_0_12z = - { celloutsig_0_0z[7:4], _04_[2], _00_, _04_[0] };
  assign celloutsig_0_11z = in_data[49:47] | { celloutsig_0_5z[1:0], celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_0z[9:4] | in_data[10:5];
  assign celloutsig_0_66z = | celloutsig_0_35z;
  assign celloutsig_1_13z = { celloutsig_1_1z[1:0], celloutsig_1_4z } >> celloutsig_1_9z[6:2];
  assign celloutsig_0_10z = { celloutsig_0_3z[10:1], celloutsig_0_5z } >> { celloutsig_0_0z[10:2], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_12z[3:1], celloutsig_0_16z } >> celloutsig_0_3z[10:0];
  assign celloutsig_0_26z = { in_data[77:76], _01_, _03_[3:0], _04_[2], _00_, _04_[0] } >> { celloutsig_0_10z[9], celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_0_5z = { _04_[2], _00_, _04_[0] } << celloutsig_0_2z[3:1];
  assign celloutsig_0_3z = { celloutsig_0_2z, _04_[2], _00_, _04_[0], _04_[2], _00_, _04_[0] } >> { in_data[5], celloutsig_0_0z };
  assign celloutsig_0_53z = { celloutsig_0_44z, celloutsig_0_11z, celloutsig_0_43z } >> { celloutsig_0_32z[9:5], celloutsig_0_21z, celloutsig_0_51z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_41z, celloutsig_0_36z };
  assign celloutsig_0_54z = { _03_[3:1], celloutsig_0_6z, _01_, _03_[3:0] } >> celloutsig_0_0z[9:1];
  assign celloutsig_1_3z = in_data[117:115] >> in_data[98:96];
  assign celloutsig_1_9z = { celloutsig_1_2z[24:22], celloutsig_1_1z } >> { _02_[5:0], celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_3z[8:3], celloutsig_0_8z } >> { celloutsig_0_12z[2:1], _01_, _03_[3:0], celloutsig_0_0z };
  assign celloutsig_0_22z = { _04_[2], _00_, celloutsig_0_17z } >> celloutsig_0_11z;
  assign celloutsig_1_1z = celloutsig_1_0z[5:2] >>> in_data[183:180];
  assign celloutsig_1_4z = celloutsig_1_1z[3:1] >>> celloutsig_1_0z[5:3];
  assign celloutsig_1_2z = { in_data[172:150], celloutsig_1_0z } - { in_data[128:108], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_13z[3:1], celloutsig_1_12z } - celloutsig_1_13z[3:0];
  assign celloutsig_0_14z = { celloutsig_0_8z[11:1], celloutsig_0_5z } - { celloutsig_0_13z[16:4], celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_0z[9:4], celloutsig_0_2z } ^ in_data[54:43];
  assign celloutsig_0_20z = ~((celloutsig_0_2z[0] & celloutsig_0_0z[4]) | celloutsig_0_9z);
  assign _03_[4] = _01_;
  assign _04_[1] = _00_;
  assign { out_data[131:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
