`timescale  1ns/100ps

moudle tb_cla_clk;
	reg clk;
	reg [31:0] tb_a, tb_b;
	reg tb_ci;
	wire [31:0] tb_s_cla;
	wire tb_co_cla;
	
	parameter STEP = 10;
	
	cla_clk u0_cla_clk(.clk(clk), .a(tb_a), .b(tb_b), .ci(tb_ci), .s_cla(tb_s_cla), .co_cla(tb_co_cla));
	
	always #(STEP/2) clk = ~clk;
	
	initial 
	begin
		clock = 1'b1; tb_a = 32'h1234; tb_b = 32'h5678; tb_ci = 1'b0;
		#(STEP) tb_a = 32'h1111; tb_b = 32'h0000; tb_ci =1'b1;
		
		end
		
endmodule
