#Build: Synplify Pro (R) P-2019.03P-Beta2, Build 3717R, Feb 25 2019
#install: C:\pango\PDS_2019.1-patch11\syn
#OS: Windows 8 6.2
#Hostname: 1FIX62AK6M9QF8G

# Fri Nov 22 14:35:06 2019

#Implementation: synplify_impl


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys HDL Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys VHDL Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
@N:"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\linebuffer_Wapper.vhd":8:7:8:23|Top entity is set to linebuffer_Wapper.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 83MB)


Process completed successfully.
# Fri Nov 22 14:35:07 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys Verilog Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v" (library work)
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v" (library work)
@N: CG334 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":137:12:137:24|Read directive translate_off.
@N: CG333 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":139:12:139:23|Read directive translate_on.
@I:"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_defines.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":185:36:185:45|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@N: CG346 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":406:41:406:49|Read full_case directive.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":406:51:406:63|Read a parallel_case directive.
@N: CG346 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":410:47:410:55|Read full_case directive.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":410:57:410:69|Read a parallel_case directive.
@W: CG286 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":410:24:410:27|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v" (library work)
@N: CG334 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":69:12:69:24|Read directive translate_off.
@N: CG333 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":71:12:71:23|Read directive translate_on.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":199:32:199:41|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@N: CG346 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":230:34:230:42|Read full_case directive.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":230:44:230:56|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v" (library work)
@I:"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\video_define.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\dvi_encoder.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":7:9:7:12|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v" (library work)
@W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":80:37:80:44|read_cnt is already declared in this scope.
@W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":110:10:110:17|read_cnt is already declared in this scope.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\cmos_8_16bit.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\cmos_write_req_gen.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\ax_debounce.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\ax_debounce.v":4:26:4:29|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\video_timing_data.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_new_frame_sign.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v" (library work)
@W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":162:6:162:11|MUX_wr is already declared in this scope.
@W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":163:6:163:11|MUX_rd is already declared in this scope.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_lut_ov5640_rgb565_1280_960.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\lut_sin_cos.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_to_block.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\Binary2BCD.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_training_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\APM_11mult11.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\APM_multi_add_s16.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\afifo_8in8out.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_fifo_v1_4_fifo_22i_22o.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_fifo_v1_4_fifo_26i_26o.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_v1_4_afifo_16i_64o_512.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_4_afifo_64i_16o_128.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_fifo_v1_4_afifo_64i_64o_512.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v" (library work)
@I:"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\osd_rom_init_param.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":129:128:129:136|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":133:130:133:138|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":137:133:137:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":141:125:141:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":145:124:145:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":149:129:149:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":153:142:153:150|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":157:147:157:155|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":161:121:161:129|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":165:129:165:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":169:153:169:161|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":173:154:173:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":177:124:177:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":181:131:181:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":185:125:185:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":190:131:190:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":194:132:194:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":199:176:199:184|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":207:137:207:145|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":660:40:660:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.

Only the first 100 messages of id 'CS141' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CS141' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CS141} -count unlimited' in the Tcl shell.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v" (library work)
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v" (library work)
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Process completed successfully.
# Fri Nov 22 14:35:07 2019

###########################################################]
###########################################################[
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v" (library work)
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\pango\PDS_2019.1-patch11\syn\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v" (library work)
@N: CG334 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":137:12:137:24|Read directive translate_off.
@N: CG333 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":139:12:139:23|Read directive translate_on.
@I:"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_defines.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":185:36:185:45|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@N: CG346 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":406:41:406:49|Read full_case directive.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":406:51:406:63|Read a parallel_case directive.
@N: CG346 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":410:47:410:55|Read full_case directive.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":410:57:410:69|Read a parallel_case directive.
@W: CG286 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":410:24:410:27|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v" (library work)
@N: CG334 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":69:12:69:24|Read directive translate_off.
@N: CG333 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":71:12:71:23|Read directive translate_on.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":199:32:199:41|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@N: CG346 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":230:34:230:42|Read full_case directive.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":230:44:230:56|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v" (library work)
@I:"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\video_define.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\dvi_encoder.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":7:9:7:12|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v" (library work)
@W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":80:37:80:44|read_cnt is already declared in this scope.
@W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":110:10:110:17|read_cnt is already declared in this scope.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\cmos_8_16bit.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\cmos_write_req_gen.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\ax_debounce.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\ax_debounce.v":4:26:4:29|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\video_timing_data.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_new_frame_sign.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v" (library work)
@W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":162:6:162:11|MUX_wr is already declared in this scope.
@W: CG921 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":163:6:163:11|MUX_rd is already declared in this scope.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_lut_ov5640_rgb565_1280_960.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\lut_sin_cos.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_to_block.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\Binary2BCD.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_training_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\APM_11mult11.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\APM_multi_add_s16.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\afifo_8in8out.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_fifo_v1_4_fifo_22i_22o.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_fifo_v1_4_fifo_26i_26o.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_v1_4_afifo_16i_64o_512.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_4_afifo_64i_16o_128.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_fifo_v1_4_afifo_64i_64o_512.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v" (library work)
@I:"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\osd_rom_init_param.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":129:128:129:136|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":133:130:133:138|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":137:133:137:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":141:125:141:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":145:124:145:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":149:129:149:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":153:142:153:150|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":157:147:157:155|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":161:121:161:129|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":165:129:165:137|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":169:153:169:161|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":173:154:173:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":177:124:177:132|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":181:131:181:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":185:125:185:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":190:131:190:139|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":194:132:194:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":199:176:199:184|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":207:137:207:145|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v" (library work)
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":660:40:660:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v" (library work)
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.

Only the first 100 messages of id 'CS141' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CS141' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CS141} -count unlimited' in the Tcl shell.
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v" (library work)
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v" (library work)
@N: CG347 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\ax_debounce.v":22:8:22:18|Synthesizing module ax_debounce in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\ax_debounce.v":87:22:87:31|Removing redundant assignment.
Running optimization stage 1 on ax_debounce .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":22:7:22:47|Synthesizing module ipm_distributed_sdpram_v1_2_afifo_8in8out in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001000
	RST_TYPE=40'b0100000101010011010110010100111001000011
	OUT_REG=32'b00000000000000000000000000000001
	INIT_FILE=32'b01001110010011110100111001000101
	FILE_FORMAT=24'b010000100100100101001110
   Generated name = ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":70:8:70:14|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":56:12:56:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":56:14:56:14|Object j is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN .......
@N: CL134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":82:4:82:9|Found RAM mem, depth=16, width=8
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":18:7:18:35|Synthesizing module ipm_distributed_fifo_ctr_v1_0 in library work.

	DEPTH=32'b00000000000000000000000000000100
	FIFO_TYPE=80'b01000001010100110101100101001110010000110101111101000110010010010100011001001111
	ALMOST_FULL_NUM=32'b00000000000000000000000000001100
	ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":71:17:71:25|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":72:17:72:31|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":73:17:73:26|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":74:17:74:32|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v":21:7:21:45|Synthesizing module ipm_distributed_fifo_v1_2_afifo_8in8out in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001000
	RST_TYPE=40'b0100000101010011010110010100111001000011
	OUT_REG=32'b00000000000000000000000000000001
	FIFO_TYPE=80'b01000001010100110101100101001110010000110101111101000110010010010100011001001111
	ALMOST_FULL_NUM=32'b00000000000000000000000000001100
	ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s
Running optimization stage 1 on ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\afifo_8in8out.v":20:7:20:19|Synthesizing module afifo_8in8out in library work.
Running optimization stage 1 on afifo_8in8out .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":3:7:3:17|Synthesizing module usart_tx_rx in library work.

	INPUT_CLK=32'b00000010111110101111000010000000
	BUDO=32'b00000000000000011100001000000000
	B_CNT_MAX=32'b00000000000000000000000110110001
	WAIT=4'b1100
	STARD=4'b1101
	END=4'b1000
	D0=4'b0000
	D1=4'b0001
	D2=4'b0010
	D3=4'b0011
	D4=4'b0100
	D5=4'b0101
	D6=4'b0110
	D7=4'b0111
   Generated name = usart_tx_rx_Z1_layer0
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":102:14:102:20|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":103:20:103:32|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":124:22:124:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":198:34:198:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":208:33:208:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":219:33:219:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":230:33:230:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":252:27:252:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":261:24:261:30|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":264:23:264:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":265:19:265:25|Removing redundant assignment.
Running optimization stage 1 on usart_tx_rx_Z1_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Optimizing register bit tx_buf[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Pruning register bit 0 of tx_buf[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v":3:7:3:19|Synthesizing module get_mpu_angle in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v":51:26:51:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v":52:26:52:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v":53:26:53:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v":65:22:65:35|Removing redundant assignment.
Running optimization stage 1 on get_mpu_angle .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\lut_sin_cos.v":4:7:4:17|Synthesizing module lut_sin_cos in library work.
Running optimization stage 1 on lut_sin_cos .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":65:7:65:16|Synthesizing module GTP_APM_E1 in library work.
Running optimization stage 1 on GTP_APM_E1 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":18:11:18:27|Synthesizing module ipml_multadd_v1_1 in library work.

	ASIZE=32'b00000000000000000000000000010000
	BSIZE=32'b00000000000000000000000000010000
	PSIZE=32'b00000000000000000000000000100001
	OPTIMAL_TIMING=32'b00000000000000000000000000000000
	INREG_EN=32'b00000000000000000000000000000000
	PIPEREG_EN_1=32'b00000000000000000000000000000001
	PIPEREG_EN_2=32'b00000000000000000000000000000000
	PIPEREG_EN_3=32'b00000000000000000000000000000000
	OUTREG_EN=32'b00000000000000000000000000000000
	GRS_EN=40'b0100011001000001010011000101001101000101
	A_SIGNED=32'b00000000000000000000000000000001
	B_SIGNED=32'b00000000000000000000000000000001
	ASYNC_RST=32'b00000000000000000000000000000001
	ADDSUB_OP=32'b00000000000000000000000000000000
	DYN_ADDSUB_OP=32'b00000000000000000000000000000001
	OPTIMAL_TIMING_BOOL=32'b00000000000000000000000000000000
	MAX_DATA_SIZE=32'b00000000000000000000000000010000
	MIN_DATA_SIZE=32'b00000000000000000000000000010000
	USE_SIMD=32'b00000000000000000000000000000000
	USE_POSTADD=1'b1
	N=32'b00000000000000000000000000000010
	M_A_SIGNED=1'b1
	M_B_SIGNED=1'b1
	M_A_IN_SIGNED=9'b000000001
	M_B_IN_SIGNED=9'b000000001
	m_a_sign_ext_bit=32'b00000000000000000000000000000010
	m_a_sign_ext_bit_s=32'b00000000000000000000000000000001
	m_a_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit=32'b00000000000000000000000000000010
	m_b_sign_ext_bit_s=32'b00000000000000000000000000000001
	m_b_data_lsb=32'b00000000000000000000000000000000
	GTP_APM_E1_GROUP_NUM=32'b00000000000000000000000000000001
	CPO_REG=9'b000000000
   Generated name = ipml_multadd_v1_1_Z2_layer0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":140:0:140:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":850:16:850:16|Input CXI on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":851:16:851:16|Input CXBI on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":855:16:855:16|Input CIN on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":911:16:911:16|Input CXI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":912:16:912:16|Input CXBI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":915:16:915:16|Input CPI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":916:16:916:16|Input CIN on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":159:16:159:21|Object m_a0_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":160:16:160:21|Object m_a0_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":162:16:162:21|Object m_a1_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":163:16:163:21|Object m_a1_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":166:16:166:21|Object m_b0_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":167:16:167:21|Object m_b0_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":169:16:169:21|Object m_b1_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":170:16:170:21|Object m_b1_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 1 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 2 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 3 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 4 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 5 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 6 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 7 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 8 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 37 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 38 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 39 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 40 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 41 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 42 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 43 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 44 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 45 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 46 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 47 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 48 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 49 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 50 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 51 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 52 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 53 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 54 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 55 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 56 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 57 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 58 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 59 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 60 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 61 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 62 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 63 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 64 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 65 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 66 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 67 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 68 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 69 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 70 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 71 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 72 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 73 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 74 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 75 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 76 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 77 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 78 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 79 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 80 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 81 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 82 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 83 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 84 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 85 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 86 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 87 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 88 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 89 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 90 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 91 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 92 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 93 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 94 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 95 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 96 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 97 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 98 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 99 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 100 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 101 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 102 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 103 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 104 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 105 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 106 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 107 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 108 of m_p_o
Running optimization stage 1 on ipml_multadd_v1_1_Z2_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":972:0:972:5|Pruning unused register m_p_o_ff[108:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_a0_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_a1_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_b0_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_b1_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":447:0:447:5|Pruning unused register addsub_1d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":447:0:447:5|Pruning unused register addsub_2d. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_multi_add_s16\APM_multi_add_s16.v":19:7:19:23|Synthesizing module APM_multi_add_s16 in library work.
Running optimization stage 1 on APM_multi_add_s16 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":3:7:3:24|Synthesizing module gen_raotation_addr in library work.

	X_OFFSET=32'b00000000000000000000001010000000
	Y_OFFSET=32'b00000000000000000000000111100000
	X_SIZE=32'b00000000000000000000001100100000
	Y_SIZE=32'b00000000000000000000001001011000
	H_X_SIZE=11'b11001110000
	H_Y_SIZE=11'b11011010100
	s_H=4'b1000
	s_L0=4'b0100
	s_L1=4'b0010
	s_L2=4'b0001
   Generated name = gen_raotation_addr_640s_480s_800s_600s_4294966896s_4294966996s_8_4_2_1_3_layer0
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":67:18:67:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":68:18:68:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":77:22:77:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":78:22:78:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":93:20:93:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":100:18:100:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":101:18:101:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":171:21:171:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":172:21:172:33|Removing redundant assignment.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":108:13:108:22|Port-width mismatch for port a0. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":109:13:109:22|Port-width mismatch for port a1. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":120:13:120:22|Port-width mismatch for port a0. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":121:13:121:22|Port-width mismatch for port a1. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on gen_raotation_addr_640s_480s_800s_600s_4294966896s_4294966996s_8_4_2_1_3_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":135:0:135:5|Pruning unused register new_addr_valid_d2. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":154:0:154:5|Pruning unused bits 19 to 11 of output_addr_x[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":154:0:154:5|Pruning unused bits 19 to 11 of output_addr_y[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_new_frame_sign.v":2:7:2:24|Synthesizing module gen_new_frame_sign in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_new_frame_sign.v":43:17:43:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_new_frame_sign.v":61:22:61:35|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_new_frame_sign.v":62:23:62:37|Removing redundant assignment.
Running optimization stage 1 on gen_new_frame_sign .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_new_frame_sign.v":16:0:16:5|Pruning unused register old_frame_finish_d1. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":20:7:20:35|Synthesizing module ipml_sdpram_v1_4_fifo_22i_22o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010110
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010110
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000000010110
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001010
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010110
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000001
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001010
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001010
	ADDR_WIDTH_A=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000001000
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001000
	MODE_RATIO=32'b00000000000000000000000000000001
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001000
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001001
   Generated name = ipml_sdpram_v1_4_fifo_22i_22o_Z4_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1409:7:1409:16|Synthesizing module GTP_DRM18K in library work.
Running optimization stage 1 on GTP_DRM18K .......
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_fifo_22i_22o_Z4_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111110010
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_10s_10s_SYN_1010s_4s
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":317:37:317:70|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":51:28:51:33|Object wrptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":62:28:62:33|Object rwptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":72:28:72:37|Object asyn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":74:28:74:38|Object asyn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_10s_10s_SYN_1010s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Pruning unused register SYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Pruning unused register SYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Removing unused bit 10 of SYN_CTRL.rbin[10:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Removing unused bit 10 of SYN_CTRL.wbin[10:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_fifo_v1_4_fifo_22i_22o.v":25:7:25:33|Synthesizing module ipml_fifo_v1_4_fifo_22i_22o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010110
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010110
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111110010
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_fifo_22i_22o_Z5_layer0
Running optimization stage 1 on ipml_fifo_v1_4_fifo_22i_22o_Z5_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":18:7:18:18|Synthesizing module fifo_22i_22o in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":128:81:128:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":103:46:103:51|Removing wire wr_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":105:46:105:51|Removing wire wr_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":106:46:106:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":111:46:111:51|Removing wire rd_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":113:46:113:51|Removing wire rd_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\fifo_22i_22o.v":114:46:114:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on fifo_22i_22o .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":18:7:18:20|Synthesizing module ipml_mult_v1_1 in library work.

	ASIZE=32'b00000000000000000000000000001011
	BSIZE=32'b00000000000000000000000000001011
	PSIZE=32'b00000000000000000000000000010110
	OPTIMAL_TIMING=32'b00000000000000000000000000000000
	INREG_EN=32'b00000000000000000000000000000000
	PIPEREG_EN_1=32'b00000000000000000000000000000000
	PIPEREG_EN_2=32'b00000000000000000000000000000000
	PIPEREG_EN_3=32'b00000000000000000000000000000000
	OUTREG_EN=32'b00000000000000000000000000000000
	GRS_EN=40'b0100011001000001010011000101001101000101
	A_SIGNED=32'b00000000000000000000000000000000
	B_SIGNED=32'b00000000000000000000000000000000
	ASYNC_RST=32'b00000000000000000000000000000001
	OPTIMAL_TIMING_BOOL=32'b00000000000000000000000000000000
	MAX_DATA_SIZE=32'b00000000000000000000000000001011
	MIN_DATA_SIZE=32'b00000000000000000000000000001011
	USE_SIMD=32'b00000000000000000000000000000000
	USE_POSTADD=1'b1
	N=32'b00000000000000000000000000000001
	M_A_SIGNED=1'b0
	M_B_SIGNED=1'b0
	M_A_IN_SIGNED=16'b0000000000000000
	M_B_IN_SIGNED=16'b0000000000000000
	m_a_sign_ext_bit=32'b00000000000000000000000000000111
	m_a_sign_ext_bit_s=32'b00000000000000000000000000000110
	m_a_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit=32'b00000000000000000000000000000111
	m_b_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit_s=32'b00000000000000000000000000000110
	GTP_APM_E1_NUM=32'b00000000000000000000000000000001
	X_SEL=16'b0000000000000000
	CXO_REG_1=16'b0000000000000000
	CPO_REG=16'b0000000000000000
   Generated name = ipml_mult_v1_1_Z6_layer0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":189:0:189:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":782:16:782:16|Input CXI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":783:16:783:16|Input CXBI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":786:16:786:16|Input CPI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":787:16:787:16|Input CIN on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":206:16:206:20|Object m_a_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":207:16:207:20|Object m_a_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":208:16:208:20|Object m_a_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":210:16:210:20|Object m_b_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":211:16:211:20|Object m_b_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":212:16:212:20|Object m_b_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 1 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 2 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 3 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 4 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 5 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 6 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 7 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 8 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 9 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 10 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 11 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 12 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 13 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 14 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 15 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 36 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 37 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 38 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 39 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 40 of m_p_o

Only the first 100 messages of id 'CG134' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CG134' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG134} -count unlimited' in the Tcl shell.
Running optimization stage 1 on ipml_mult_v1_1_Z6_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":851:0:851:5|Pruning unused register m_p_o_ff[143:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_a_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_b_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\APM_11mult11\APM_11mult11.v":18:7:18:18|Synthesizing module APM_11mult11 in library work.
Running optimization stage 1 on APM_11mult11 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":4:7:4:31|Synthesizing module calculate_ddr3_addr_block in library work.

	FRAME_X=11'b10100000000
	FRAME_Y=11'b01111000000
	S_IDLE=32'b00000000000000000000000000000000
	S_RD_WAIT=32'b00000000000000000000000000000001
	S_RD_FIFO=32'b00000000000000000000000000000010
	S_CALCULATE=32'b00000000000000000000000000000011
	S_WR_REQ=32'b00000000000000000000000000000100
	S_WR=32'b00000000000000000000000000000101
   Generated name = calculate_ddr3_addr_block_1280_960_0s_1s_2s_3s_4s_5s
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":67:11:67:23|Port-width mismatch for port p. The port definition is 22 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on calculate_ddr3_addr_block_1280_960_0s_1s_2s_3s_4s_5s .......
@A: CL291 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Register frame_base_addr with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[23:23]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[23]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[22:22]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[22]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[21:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[21]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[20:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[20]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[19:19]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[19]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[18:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[18]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[17:17]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[17]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[16:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[16]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[15:15]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[15]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[14:14]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[14]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[13:13]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[13]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[12:12]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[12]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[11:11]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[11]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[10:10]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[10]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[9:9]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[9]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[8:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[8]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[7:7]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[7]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[6:6]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[6]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[5:5]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[5]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[4:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[4]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[3]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[2]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[1:1]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[1]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":20:7:20:35|Synthesizing module ipml_sdpram_v1_4_fifo_26i_26o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001001
	c_WR_DATA_WIDTH=32'b00000000000000000000000000011010
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001001
	c_RD_DATA_WIDTH=32'b00000000000000000000000000011010
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000000011010
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001001
	DATA_WIDTH_NARROW=32'b00000000000000000000000000011010
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001001
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000001
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DATA_LOOP_NUM=32'b00000000000000000000000000000001
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001001
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001001
	ADDR_WIDTH_A=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000000100
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000000111
	MODE_RATIO=32'b00000000000000000000000000000001
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000000111
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001000
   Generated name = ipml_sdpram_v1_4_fifo_26i_26o_Z7_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_fifo_26i_26o_Z7_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000111111110
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":317:37:317:70|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":51:28:51:33|Object wrptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":62:28:62:33|Object rwptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":72:28:72:37|Object asyn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":74:28:74:38|Object asyn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Pruning unused register SYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Pruning unused register SYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Removing unused bit 9 of SYN_CTRL.rbin[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Removing unused bit 9 of SYN_CTRL.wbin[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_fifo_v1_4_fifo_26i_26o.v":25:7:25:33|Synthesizing module ipml_fifo_v1_4_fifo_26i_26o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_WR_DATA_WIDTH=32'b00000000000000000000000000011010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_RD_DATA_WIDTH=32'b00000000000000000000000000011010
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000111111110
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_fifo_26i_26o_Z8_layer0
Running optimization stage 1 on ipml_fifo_v1_4_fifo_26i_26o_Z8_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":18:7:18:18|Synthesizing module fifo_26i_26o in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":128:81:128:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":103:46:103:51|Removing wire wr_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":105:46:105:51|Removing wire wr_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":106:46:106:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":111:46:111:51|Removing wire rd_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":113:46:113:51|Removing wire rd_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\fifo_26i_26o.v":114:46:114:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on fifo_26i_26o .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":5:7:5:22|Synthesizing module pixel_read_block in library work.

	FRAME_X=11'b10100000000
	FRAME_Y=11'b01111000000
	S_RD_FIFO=32'b00000000000000000000000000000000
	S_RD_MEM_1=32'b00000000000000000000000000000001
	S_RD_MEM_2=32'b00000000000000000000000000000010
	S_RD_MEM_3=32'b00000000000000000000000000000011
	S_RD_MEM_4=32'b00000000000000000000000000000100
	S_WR_REQ=32'b00000000000000000000000000000101
	S_WR_REQ_2=32'b00000000000000000000000000000110
   Generated name = pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":176:18:176:25|Removing redundant assignment.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":30:15:30:19|Removing wire debug, as there is no assignment to it.
Running optimization stage 1 on pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s .......
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":30:15:30:19|*Output debug has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Feedback mux created for signal addr_ack. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit rd_ddr3_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit rd_ddr3_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit rd_ddr3_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Pruning register bits 24 to 22 of rd_ddr3_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_to_block.v":3:7:3:20|Synthesizing module pixel_to_block in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_to_block.v":107:25:107:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_to_block.v":126:25:126:33|Removing redundant assignment.
@N: CG794 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_to_block.v":56:0:56:19|Using module linebuffer_Wapper from library work
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_to_block.v":49:4:49:8|Object rd_en is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on pixel_to_block .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_4_afifo_16i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001000
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000001
	MODE_18K=32'b00000000000000000000000000000000
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001000
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000000
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000100
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000001000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001010
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001000
	ADDR_WIDTH_A=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001000
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000000100
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001000
	MODE_RATIO=32'b00000000000000000000000000001000
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000000110
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000000110
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000000111
   Generated name = ipml_sdpram_v1_4_afifo_16i_64o_512_Z9_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":454:47:454:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":456:43:456:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":458:55:458:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":458:55:458:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":590:134:590:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":593:134:593:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":598:134:598:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":599:134:599:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":600:134:600:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":601:134:601:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1333:7:1333:15|Synthesizing module GTP_DRM9K in library work.
Running optimization stage 1 on GTP_DRM9K .......
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":556:18:556:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1068:8:1068:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_afifo_16i_64o_512_Z9_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1057:0:1057:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1048:0:1048:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1039:0:1039:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":643:0:643:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":629:0:629:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":608:0:608:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_v1_4_afifo_16i_64o_512.v":25:7:25:38|Synthesizing module ipml_fifo_v1_4_afifo_16i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_afifo_16i_64o_512_Z10_layer0
Running optimization stage 1 on ipml_fifo_v1_4_afifo_16i_64o_512_Z10_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":18:7:18:23|Synthesizing module afifo_16i_64o_512 in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_16i_64o_512 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":32:7:32:22|Synthesizing module frame_fifo_write in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000011001
	BUSRT_BITS=32'b00000000000000000000000000001010
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_CHECK_FIFO=32'b00000000000000000000000000000010
	S_WRITE_BURST=32'b00000000000000000000000000000011
	S_WRITE_BURST_END=32'b00000000000000000000000000000100
	S_END=32'b00000000000000000000000000000101
   Generated name = frame_fifo_write_Z11_layer0
Running optimization stage 1 on frame_fifo_write_Z11_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 9 to 7 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 5 to 0 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_4_afifo_64i_16o_128 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001000
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001000
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000100
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000001000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000001000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001001
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001011
	ADDR_WIDTH_A=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000000111
	MODE_RATIO=32'b00000000000000000000000000000010
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001001
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001010
   Generated name = ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000011111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_4_afifo_64i_16o_128.v":25:7:25:38|Synthesizing module ipml_fifo_v1_4_afifo_64i_16o_128 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000011111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0
Running optimization stage 1 on ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":18:7:18:23|Synthesizing module afifo_64i_16o_128 in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_64i_16o_128 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":31:7:31:21|Synthesizing module frame_fifo_read in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000011001
	BUSRT_BITS=32'b00000000000000000000000000001010
	FIFO_DEPTH=32'b00000000000000000000000010000000
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_WAIT=32'b00000000000000000000000000000010
	S_CHECK_FIFO=32'b00000000000000000000000000000011
	S_READ_BURST=32'b00000000000000000000000000000100
	S_READ_BURST_END=32'b00000000000000000000000000000101
	S_END=32'b00000000000000000000000000000110
   Generated name = frame_fifo_read_Z14_layer0
Running optimization stage 1 on frame_fifo_read_Z14_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit rd_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Pruning register bits 9 to 7 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Pruning register bits 5 to 0 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v":31:7:31:22|Synthesizing module frame_read_write in library work.
Running optimization stage 1 on frame_read_write .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\Binary2BCD.v":5:7:5:16|Synthesizing module Binary2BCD in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\Binary2BCD.v":32:16:32:22|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\Binary2BCD.v":37:29:37:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\Binary2BCD.v":42:28:42:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\Binary2BCD.v":47:28:47:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\Binary2BCD.v":54:19:54:26|Removing redundant assignment.
Running optimization stage 1 on Binary2BCD .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":19:7:19:29|Synthesizing module ipml_spram_v1_3_osd_rom in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_ADDR_WIDTH=32'b00000000000000000000000000001011
	c_DATA_WIDTH=32'b00000000000000000000000000001000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_CLK_EN=32'b00000000000000000000000000000000
	c_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010010000100010101011000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000001000
	c_RAM_MODE=24'b010100100100111101001101
	c_WRITE_MODE=96'b010011100100111101010010010011010100000101001100010111110101011101010010010010010101010001000101
	INIT_EN=32'b00000000000000000000000000000001
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	INIT_00_0_0=288'b011110000000111100000000000011111100011111100000000000001111111011111000000000000001111111011111000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01_0_0=288'b000011110000000001011100000000011110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011100000000011110000000001011100000000011110000000001011100000000011110000000001011100000000011110000000000
	INIT_02_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000001111111011111000000000000011111100011111100000000000011110000000111100000000001011100000000011110000000001011100000000011110000000001011100000
	INIT_03_0_0=288'b000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_04_0_0=288'b000000000000000000000001110000000000000000000000001110000000000000000000000001110000001000000000000000001110000111000000000000000001110011111000000000000000001111011111000000000000000001111011100000000000000000001111011000000000000000000001111010000000000000000000001110000000000000000000
	INIT_05_0_0=288'b000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110
	INIT_06_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000
	INIT_07_0_0=288'b000000000000000000011100000000000000000000000011110000000001110000000000011110000000011110000000000011111100001111110000000000001111111011111100000000000000111111011111000000000000000011111011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_08_0_0=288'b000000000000000000011111000000000000000000001011100000000000000000000011011000000000000000000001111010000000000000000000011111000000000000000000000111110000000000000000000000111100000000000000000000001111000000000000000000000011110000000000000000000000011110000000000000000000000011100000
	INIT_09_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111011111110000000000011111111011111110000000000011111111011111110000000000000000000000111100000000000000000000001111100
	INIT_0A_0_0=288'b001111110000000000001111111011111100000000000000111111011111000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0B_0_0=288'b000000001011100000000000000000000001011111000000000000000000000011111111010000000000000000001111111010000000000000000001111111010000000000000000001111110000000000000000000011110000000000000000000000011100000000000000000000000011100000000011110000000000011110000000011110000000000011111100
	INIT_0C_0_0=288'b000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000011111111011111100000000000011111100001111110000000001011100000000011110000000001011100000000011110000000001011000000000000000000000001011000000000000000000000001011100000000000000
	INIT_0D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0E_0_0=288'b000000000000111001011100000000000000000111001011100000000000000000111011011000000000000000000111111010000000000000000000111111010000000000000000000111111000000000000000000000111110000000000000000000000111100000000000000000000000111100000000000000000000000111000000000000000000000000000000
	INIT_0F_0_0=288'b000111000000000000000000000000111000000000000000000000000111000000000000000000001011111111011111110000000001011111111011111110000000001011111111011111110000000000000111000000011110000000000000111000000111100000000000000111000000111100000000000000111000001111000000000000000111000011110000
	INIT_10_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000111000000000000000000000
	INIT_11_0_0=288'b000000000000000000000011100000000000000000000000111100000000000000000000000111100000000000011111111011111100000000000011111111011111100000000000011111111011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_12_0_0=288'b011100000000000000000000001011000000000000000000000001011000000000000000000000001011100000000000000000000001011100000000000000000000001011100000000011110000000000011111100001111110000000000011111111011111110000000000001111111011111110000000000000011111011011110000000000000000000000011100
	INIT_13_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011110000000000000000111111011111000000000000001111111011111100000000000011111100001111110000000001011110000000011110000000001011100000000011110000000001
	INIT_14_0_0=288'b000000000001111111011110000000000000000111111011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15_0_0=288'b011100000000111110000000001011111100011111110000000000011111111011111110000000000001111111011101110000000000000011111011011110000000000000000000000011110000000000000000000000011110000000001011100000000111100000000001011100000000111100000000001011111001011111000000000000011111111011111000
	INIT_16_0_0=288'b000000000000000000000011111011100000000000000001111111011110000000000000011111111011111000000000000011111000011111100000000001011100000000111100000000001011100000000011110000000001011000000000011110000000001011000000000001110000000001011000000000001110000000001011100000000011110000000001
	INIT_17_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18_0_0=288'b000011110000000000000000000000111100000000000000000000000111000000000000000000000001111000000000000000000000011110000000000000000000001011100000000000000000000001011111111011111100000000001011111111011111100000000001011111111011111100000000000000000000000000000000000000000000000000000000
	INIT_19_0_0=288'b011100000000000000000000001011100000000000000000000001011100000000000000000000011011000000000000000000000011011000000000000000000000011011000000000000000000000111010000000000000000000000111010000000000000000000001111000000000000000000000001111000000000000000000000011110000000000000000000
	INIT_1A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000001011100000000000000000000001011100000000000000000000001
	INIT_1B_0_0=288'b011110000000111100000000000011111100011111100000000000001111111011111000000000000000111111011110000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C_0_0=288'b000001110000000001011100000000011110000000001011100000000011110000000000011111100001111100000000000001111111011111000000000000000111111011110000000000000001111111011111000000000000011111100011111100000000000011110000000111100000000000011100000000011100000000000011100000000011100000000000
	INIT_1D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000011111111011111100000000001011111000011111110000000001011100000000011110000000001011100000000011110000000001011000000000001110000000001011000000
	INIT_1E_0_0=288'b000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F_0_0=288'b011111110000000001011110000000011110000000001011100000000011110000000001011000000000001110000000001011000000000001110000000001011000000000011110000000001011100000000011110000000000011100000000111110000000000011111100011111100000000000001111111011111100000000000000111111011111000000000000
	INIT_20_0_0=288'b000000000000111111011111000000000000001111111011111100000000000011111110001111110000000000011110000000011110000000000011100000000011110000000001011100000000000000000000001011100000000000000000000001011101111011100000000000001011011111011111000000000001011111111011111100000000001011111100
	INIT_21_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111011110000
	INIT_22_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000111000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_00=288'b011110000000111100000000000011111100011111100000000000001111111011111000000000000001111111011111000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01=288'b000011110000000001011100000000011110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011100000000011110000000001011100000000011110000000001011100000000011110000000001011100000000011110000000000
	INIT_02=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000001111111011111000000000000011111100011111100000000000011110000000111100000000001011100000000011110000000001011100000000011110000000001011100000
	INIT_03=288'b000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_04=288'b000000000000000000000001110000000000000000000000001110000000000000000000000001110000001000000000000000001110000111000000000000000001110011111000000000000000001111011111000000000000000001111011100000000000000000001111011000000000000000000001111010000000000000000000001110000000000000000000
	INIT_05=288'b000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110
	INIT_06=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000
	INIT_07=288'b000000000000000000011100000000000000000000000011110000000001110000000000011110000000011110000000000011111100001111110000000000001111111011111100000000000000111111011111000000000000000011111011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_08=288'b000000000000000000011111000000000000000000001011100000000000000000000011011000000000000000000001111010000000000000000000011111000000000000000000000111110000000000000000000000111100000000000000000000001111000000000000000000000011110000000000000000000000011110000000000000000000000011100000
	INIT_09=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111011111110000000000011111111011111110000000000011111111011111110000000000000000000000111100000000000000000000001111100
	INIT_0A=288'b001111110000000000001111111011111100000000000000111111011111000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0B=288'b000000001011100000000000000000000001011111000000000000000000000011111111010000000000000000001111111010000000000000000001111111010000000000000000001111110000000000000000000011110000000000000000000000011100000000000000000000000011100000000011110000000000011110000000011110000000000011111100
	INIT_0C=288'b000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000011111111011111100000000000011111100001111110000000001011100000000011110000000001011100000000011110000000001011000000000000000000000001011000000000000000000000001011100000000000000
	INIT_0D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0E=288'b000000000000111001011100000000000000000111001011100000000000000000111011011000000000000000000111111010000000000000000000111111010000000000000000000111111000000000000000000000111110000000000000000000000111100000000000000000000000111100000000000000000000000111000000000000000000000000000000
	INIT_0F=288'b000111000000000000000000000000111000000000000000000000000111000000000000000000001011111111011111110000000001011111111011111110000000001011111111011111110000000000000111000000011110000000000000111000000111100000000000000111000000111100000000000000111000001111000000000000000111000011110000
	INIT_10=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000111000000000000000000000
	INIT_11=288'b000000000000000000000011100000000000000000000000111100000000000000000000000111100000000000011111111011111100000000000011111111011111100000000000011111111011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_12=288'b011100000000000000000000001011000000000000000000000001011000000000000000000000001011100000000000000000000001011100000000000000000000001011100000000011110000000000011111100001111110000000000011111111011111110000000000001111111011111110000000000000011111011011110000000000000000000000011100
	INIT_13=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011110000000000000000111111011111000000000000001111111011111100000000000011111100001111110000000001011110000000011110000000001011100000000011110000000001
	INIT_14=288'b000000000001111111011110000000000000000111111011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15=288'b011100000000111110000000001011111100011111110000000000011111111011111110000000000001111111011101110000000000000011111011011110000000000000000000000011110000000000000000000000011110000000001011100000000111100000000001011100000000111100000000001011111001011111000000000000011111111011111000
	INIT_16=288'b000000000000000000000011111011100000000000000001111111011110000000000000011111111011111000000000000011111000011111100000000001011100000000111100000000001011100000000011110000000001011000000000011110000000001011000000000001110000000001011000000000001110000000001011100000000011110000000001
	INIT_17=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18=288'b000011110000000000000000000000111100000000000000000000000111000000000000000000000001111000000000000000000000011110000000000000000000001011100000000000000000000001011111111011111100000000001011111111011111100000000001011111111011111100000000000000000000000000000000000000000000000000000000
	INIT_19=288'b011100000000000000000000001011100000000000000000000001011100000000000000000000011011000000000000000000000011011000000000000000000000011011000000000000000000000111010000000000000000000000111010000000000000000000001111000000000000000000000001111000000000000000000000011110000000000000000000
	INIT_1A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000001011100000000000000000000001011100000000000000000000001
	INIT_1B=288'b011110000000111100000000000011111100011111100000000000001111111011111000000000000000111111011110000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C=288'b000001110000000001011100000000011110000000001011100000000011110000000000011111100001111100000000000001111111011111000000000000000111111011110000000000000001111111011111000000000000011111100011111100000000000011110000000111100000000000011100000000011100000000000011100000000011100000000000
	INIT_1D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000011111111011111100000000001011111000011111110000000001011100000000011110000000001011100000000011110000000001011000000000001110000000001011000000
	INIT_1E=288'b000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F=288'b011111110000000001011110000000011110000000001011100000000011110000000001011000000000001110000000001011000000000001110000000001011000000000011110000000001011100000000011110000000000011100000000111110000000000011111100011111100000000000001111111011111100000000000000111111011111000000000000
	INIT_20=288'b000000000000111111011111000000000000001111111011111100000000000011111110001111110000000000011110000000011110000000000011100000000011110000000001011100000000000000000000001011100000000000000000000001011101111011100000000000001011011111011111000000000001011111111011111100000000001011111100
	INIT_21=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111011110000
	INIT_22=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000111000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	N_DATA_WIDTH=32'b00000000000000000000000000001000
	L_DATA_WIDTH=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH=32'b00000000000000000000000000001000
	DATA_LOOP_NUM=32'b00000000000000000000000000000001
	Q_DATA_WIDTH=32'b00000000000000000000000000001000
	DRM_ADDR_WIDTH=32'b00000000000000000000000000001011
	ADDR_WIDTH=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH=32'b00000000000000000000000000001000
	Q_CAS_DATA_WIDTH=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	MASK_NUM=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011
	CS_ADDR_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_4_LSB=32'b00000000000000000000000000001001
	RAM_MODE_SEL=112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100100100111101001101
	DRM_DATA_WIDTH_SEL=32'b00000000000000000000000000001000
	ADDR_SEL_LSB=32'b00000000000000000000000000001010
   Generated name = ipml_spram_v1_3_osd_rom_Z15_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":248:45:248:72|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":250:38:250:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":127:0:127:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":242:43:242:50|Removing wire cs2_ctrl, as there is no assignment to it.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":653:8:653:8|Object n is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_spram_v1_3_osd_rom_Z15_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":643:0:643:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":634:0:634:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":623:0:623:5|Pruning unused register addr_bus_rd_ce_ff[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":615:0:615:5|Pruning unused register wr_en_ff. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":607:0:607:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":20:7:20:27|Synthesizing module ipml_rom_v1_3_osd_rom in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_ADDR_WIDTH=32'b00000000000000000000000000001011
	c_DATA_WIDTH=32'b00000000000000000000000000001000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_CLK_EN=32'b00000000000000000000000000000000
	c_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010010000100010101011000
   Generated name = ipml_rom_v1_3_osd_rom_Z16_layer0
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":75:17:75:17|Input wr_data on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":82:17:82:17|Input wr_byte_en on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ipml_rom_v1_3_osd_rom_Z16_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v":18:7:18:13|Synthesizing module osd_rom in library work.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v":70:30:70:35|Removing wire clk_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v":71:30:71:40|Removing wire addr_strobe, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\osd_rom.v":73:30:73:35|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on osd_rom .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":29:7:29:19|Synthesizing module timing_gen_xy in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":104:11:104:15|Removing redundant assignment.
Running optimization stage 1 on timing_gen_xy .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register de_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register vs_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register hs_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register i_data_d2[23:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":3:7:3:23|Synthesizing module osd_display_angle in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":163:13:163:16|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":164:13:164:17|Removing redundant assignment.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":255:10:255:28|Port-width mismatch for port addr. The port definition is 11 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on osd_display_angle .......
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":217:0:217:5|Pruning unused bits 15 to 14 of osd_ram_addr[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Register bit n_001[1] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Register bit n_001[3] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Register bit n_01[3] is always 0.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 3 of n_001[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 1 of n_001[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 3 of n_01[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2251:7:2251:16|Synthesizing module GTP_PLL_E1 in library work.
Running optimization stage 1 on GTP_PLL_E1 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":4:7:4:15|Synthesizing module video_pll in library work.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":258:14:258:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":264:15:264:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":270:16:270:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":106:9:106:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":109:9:109:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":110:9:110:20|Removing wire clkout0_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":111:9:111:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":112:9:112:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":113:9:113:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":114:9:114:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":115:9:115:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":116:9:116:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":117:15:117:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":118:15:118:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":119:15:119:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":120:15:120:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":121:15:121:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":122:15:122:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":123:15:123:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":124:15:124:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":125:15:125:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":126:15:126:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":127:15:127:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":128:15:128:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":129:16:129:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":130:16:130:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":131:16:131:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":132:16:132:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":133:16:133:25|Removing wire dyn_phase4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":137:15:137:22|Removing wire icp_base, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":138:15:138:21|Removing wire icp_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":139:15:139:24|Removing wire lpfres_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":140:15:140:25|Removing wire cripple_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":141:15:141:23|Removing wire phase_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":142:15:142:23|Removing wire phase_dir, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":143:15:143:26|Removing wire phase_step_n, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":144:15:144:24|Removing wire load_phase, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":145:15:145:22|Removing wire dyn_mdiv, as there is no assignment to it.
Running optimization stage 1 on video_pll .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":46:7:46:12|Synthesizing module encode in library work.
Running optimization stage 1 on encode .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2154:7:2154:17|Synthesizing module GTP_OSERDES in library work.
Running optimization stage 1 on GTP_OSERDES .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2212:7:2212:17|Synthesizing module GTP_OUTBUFT in library work.
Running optimization stage 1 on GTP_OUTBUFT .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":3:7:3:21|Synthesizing module serdes_4b_10to1 in library work.
Running optimization stage 1 on serdes_4b_10to1 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\dvi_encoder.v":2:7:2:17|Synthesizing module dvi_encoder in library work.
Running optimization stage 1 on dvi_encoder .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":143:7:143:25|Synthesizing module i2c_master_bit_ctrl in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":221:23:221:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":418:38:418:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":419:38:419:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":427:38:427:44|Removing redundant assignment.
Running optimization stage 1 on i2c_master_bit_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":75:7:75:26|Synthesizing module i2c_master_byte_ctrl in library work.
Running optimization stage 1 on i2c_master_byte_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":30:7:30:20|Synthesizing module i2c_master_top in library work.
Running optimization stage 1 on i2c_master_top .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":30:7:30:16|Synthesizing module i2c_config in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":113:27:113:31|Removing redundant assignment.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":57:4:57:15|Object i2c_read_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on i2c_config .......
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":81:0:81:5|Feedback mux created for signal i2c_write_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_lut_ov5640_rgb565_1280_960.v":31:7:31:32|Synthesizing module lut_ov5640_rgb565_1280_960 in library work.
Running optimization stage 1 on lut_ov5640_rgb565_1280_960 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\cmos_8_16bit.v":30:7:30:18|Synthesizing module cmos_8_16bit in library work.
Running optimization stage 1 on cmos_8_16bit .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\cmos_write_req_gen.v":32:7:32:24|Synthesizing module cmos_write_req_gen in library work.
Running optimization stage 1 on cmos_write_req_gen .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":33:7:33:15|Synthesizing module color_bar in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":236:14:236:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":249:11:249:15|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":261:12:261:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":273:14:273:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":285:12:285:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":297:14:297:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":359:17:359:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":360:17:360:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":361:17:361:25|Removing redundant assignment.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":188:10:188:17|Object active_y is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on color_bar .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\video_timing_data.v":30:7:30:23|Synthesizing module video_timing_data in library work.
Running optimization stage 1 on video_timing_data .......
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_vs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_hs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_de_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_4_afifo_64i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001010
	DATA_WIDTH_NARROW=32'b00000000000000000000000001000000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000001
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DATA_LOOP_NUM=32'b00000000000000000000000000000100
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001010
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001010
	ADDR_WIDTH_A=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000001000
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001000
	MODE_RATIO=32'b00000000000000000000000000000100
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001000
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001001
   Generated name = ipml_sdpram_v1_4_afifo_64i_64o_512_Z17_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_afifo_64i_64o_512_Z17_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000111110100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":196:39:196:72|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_fifo_v1_4_afifo_64i_64o_512.v":25:7:25:38|Synthesizing module ipml_fifo_v1_4_afifo_64i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000111110100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_afifo_64i_64o_512_Z18_layer0
Running optimization stage 1 on ipml_fifo_v1_4_afifo_64i_64o_512_Z18_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":18:7:18:23|Synthesizing module afifo_64i_64o_512 in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_64i_64o_512 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":34:7:34:25|Synthesizing module my_frame_read_write in library work.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":107:20:107:32|Port-width mismatch for port rd_water_level. The port definition is 11 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on my_frame_read_write .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":39:7:39:22|Synthesizing module my_aq_axi_master in library work.
Running optimization stage 1 on my_aq_axi_master .......
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":134:16:134:20|*Output DEBUG has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_w_stb[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_wr_status[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_w_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_r_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register wr_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register rd_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register resp[1:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Pruning unused bits 2 to 0 of reg_RD_LEN[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Feedback mux created for signal reg_r_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Feedback mux created for signal mydebug[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":39:7:39:19|Synthesizing module aq_axi_master in library work.
Running optimization stage 1 on aq_axi_master .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_stb[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_wr_status[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_r_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register wr_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register rd_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused register resp[1:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":342:2:342:7|Pruning unused bits 2 to 0 of reg_rd_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":342:2:342:7|Feedback mux created for signal reg_r_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":5:7:5:16|Synthesizing module pll_50_400 in library work.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
Running optimization stage 1 on pll_50_400 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":1:7:1:28|Synthesizing module ipsl_ddrphy_reset_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_reset_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_training_ctrl.v":1:7:1:31|Synthesizing module ipsl_ddrphy_training_ctrl in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_training_ctrl.v":34:37:34:61|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrphy_training_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":1:7:1:33|Synthesizing module ipsl_ddrphy_dll_update_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_dll_update_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":1:7:1:29|Synthesizing module ipsl_ddrphy_update_ctrl in library work.

	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DLL_OFFSET=32'b00000000000000000000000000000010
	IDLE=32'b00000000000000000000000000000000
	REQ=32'b00000000000000000000000000000001
	UPDATE=32'b00000000000000000000000000000010
	WAIT_END=32'b00000000000000000000000000000011
	DQSH_REQ_EN=1'b1
   Generated name = ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1316:7:1316:13|Synthesizing module GTP_DLL in library work.
Running optimization stage 1 on GTP_DLL .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":696:7:696:16|Synthesizing module GTP_DDRPHY in library work.
Running optimization stage 1 on GTP_DDRPHY .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1737:7:1737:18|Synthesizing module GTP_IOCLKBUF in library work.
Running optimization stage 1 on GTP_IOCLKBUF .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1766:7:1766:18|Synthesizing module GTP_IOCLKDIV in library work.
Running optimization stage 1 on GTP_IOCLKDIV .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":195:7:195:16|Synthesizing module GTP_DDC_E1 in library work.
Running optimization stage 1 on GTP_DDC_E1 .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1779:7:1779:17|Synthesizing module GTP_IODELAY in library work.
Running optimization stage 1 on GTP_IODELAY .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1819:7:1819:17|Synthesizing module GTP_ISERDES in library work.
Running optimization stage 1 on GTP_ISERDES .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1612:7:1612:16|Synthesizing module GTP_INBUFG in library work.
Running optimization stage 1 on GTP_INBUFG .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2175:7:2175:16|Synthesizing module GTP_OUTBUF in library work.
Running optimization stage 1 on GTP_OUTBUF .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1645:7:1645:15|Synthesizing module GTP_IOBUF in library work.
Running optimization stage 1 on GTP_IOBUF .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2226:7:2226:19|Synthesizing module GTP_OUTBUFTCO in library work.
Running optimization stage 1 on GTP_OUTBUFTCO .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":27:7:27:17|Synthesizing module ipsl_phy_io in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001101000000111000
	MR0_DDR3=16'b0001100100110000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000001000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	TMRD=32'b00000000000000000000000000000010
	TMOD=32'b00000000000000000000000000000110
	TZQINIT=32'b00000000000000000000000100000000
	TXPR=32'b00000000000000000000000000101101
	TRP=32'b00000000000000000000000000000100
	TRFC=32'b00000000000000000000000000101011
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001101010
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	TXS=8'b00101101
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
   Generated name = ipsl_phy_io_Z19_layer0
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1636:7:1636:13|Synthesizing module GTP_INV in library work.
Running optimization stage 1 on GTP_INV .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1661:7:1661:17|Synthesizing module GTP_IOBUFCO in library work.
Running optimization stage 1 on GTP_IOBUFCO .......
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":384:28:384:36|Removing wire resetn_do, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":385:28:385:36|Removing wire resetn_to, as there is no assignment to it.
Running optimization stage 1 on ipsl_phy_io_Z19_layer0 .......
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":1:7:1:24|Synthesizing module ipsl_hmemc_phy_top in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001101000000111000
	MR0_DDR3=16'b0001100100110000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000001000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	PHY_TMRD=32'b00000000000000000000000000000010
	PHY_TMOD=32'b00000000000000000000000000000110
	PHY_TZQINIT=32'b00000000000000000000000100000000
	PHY_TXPR=32'b00000000000000000000000000101101
	PHY_TRP=32'b00000000000000000000000000000100
	PHY_TRFC=32'b00000000000000000000000000101011
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001101010
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	PHY_TXS=8'b00101101
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
	UPDATE_MASK=3'b000
   Generated name = ipsl_hmemc_phy_top_Z20_layer0
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on ipsl_hmemc_phy_top_Z20_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":1:7:1:25|Synthesizing module ipsl_ddrc_apb_reset in library work.

	TRFC_MIN=10'b0000101011
	TREFI=12'b000001000000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001100100110000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000001000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001100
	T_FAW=6'b001011
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001010
	T_XP=5'b00010
	RD2PRE=6'b000101
	T_RC=7'b0001110
	WL=6'b000110
	RL=6'b000110
	RD2WR=6'b000100
	WR2RD=6'b000111
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0011
	T_RP=5'b00100
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000101
	DFI_TPHY_WRLAT=6'b001011
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001110
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
	addrmap_bank_b0=8'b00001000
	addrmap_bank_b1=8'b00001000
	addrmap_bank_b2=8'b00001000
	addrmap_col_b2=8'b00000000
	addrmap_col_b3=8'b00000000
	addrmap_col_b4=8'b00000000
	addrmap_col_b5=8'b00000000
	addrmap_col_b6=8'b00000000
	addrmap_col_b7=8'b00000000
	addrmap_col_b8=8'b00000000
	addrmap_col_b9=8'b00000000
	addrmap_col_b10=8'b00011111
	addrmap_col_b11=8'b00011111
	addrmap_row_b0=8'b00000111
	addrmap_row_b1=8'b00000111
	addrmap_row_b2=8'b00000111
	addrmap_row_b3=8'b00000111
	addrmap_row_b4=8'b00000111
	addrmap_row_b5=8'b00000111
	addrmap_row_b6=8'b00000111
	addrmap_row_b7=8'b00000111
	addrmap_row_b8=8'b00000111
	addrmap_row_b9=8'b00000111
	addrmap_row_b10=8'b00000111
	addrmap_row_b11=8'b00000111
	addrmap_row_b12=8'b00000111
	addrmap_row_b13=8'b00000111
	addrmap_row_b14=8'b00011111
	addrmap_row_b15=8'b00011111
   Generated name = ipsl_ddrc_apb_reset_Z21_layer0
Running optimization stage 1 on ipsl_ddrc_apb_reset_Z21_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":2:7:2:26|Synthesizing module ipsl_ddrc_reset_ctrl in library work.

	TRFC_MIN=10'b0000101011
	TREFI=12'b000001000000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001100100110000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000001000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001100
	T_FAW=6'b001011
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001010
	T_XP=5'b00010
	RD2PRE=6'b000101
	T_RC=7'b0001110
	WL=6'b000110
	RL=6'b000110
	RD2WR=6'b000100
	WR2RD=6'b000111
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0011
	T_RP=5'b00100
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000101
	DFI_TPHY_WRLAT=6'b001011
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001110
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_ddrc_reset_ctrl_Z22_layer0
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":93:15:93:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":122:20:122:31|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrc_reset_ctrl_Z22_layer0 .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":248:7:248:14|Synthesizing module GTP_DDRC in library work.
Running optimization stage 1 on GTP_DDRC .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":1:7:1:25|Synthesizing module ipsl_hmemc_ddrc_top in library work.

	TRFC_MIN=10'b0000101011
	TREFI=12'b000001000000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001100100110000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000001000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001100
	T_FAW=6'b001011
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001010
	T_XP=5'b00010
	RD2PRE=6'b000101
	T_RC=7'b0001110
	WL=6'b000110
	RL=6'b000110
	RD2WR=6'b000100
	WR2RD=6'b000111
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0011
	T_RP=5'b00100
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000101
	DFI_TPHY_WRLAT=6'b001011
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001110
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_hmemc_ddrc_top_Z23_layer0
Running optimization stage 1 on ipsl_hmemc_ddrc_top_Z23_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":10:7:10:10|Synthesizing module ddr3 in library work.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":645:38:645:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":646:38:646:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":647:38:647:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":648:38:648:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":649:38:649:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":650:38:650:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":651:38:651:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":652:38:652:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":654:38:654:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":655:38:655:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":656:38:656:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":657:38:657:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":658:38:658:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":659:38:659:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":664:38:664:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":665:38:665:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":666:38:666:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":667:38:667:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":668:38:668:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":669:38:669:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":670:38:670:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":671:38:671:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":673:38:673:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":674:38:674:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":680:38:680:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":687:38:687:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":831:38:831:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":832:38:832:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":833:38:833:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":834:38:834:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\ddr3.v":836:38:836:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ddr3 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":36:7:36:9|Synthesizing module top in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":406:28:406:43|Removing redundant assignment.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":304:0:304:10|Input rd_rx_clk on instance usart_tx_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":304:0:304:10|Input rd_rx_en on instance usart_tx_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":375:16:375:16|Input tx_en on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":372:0:372:11|Input wr_tx_clk on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":372:0:372:11|Input wr_tx_en on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":372:0:372:11|Input tx_data on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":414:18:414:33|Port-width mismatch for port angle_div4. The port definition is 11 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input rd_burst_data_valid on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input rd_burst_data on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input rd_burst_finish on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_clk on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_req on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_0 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_1 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_2 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_3 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_addr_index on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_len on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input read_en on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":554:31:554:50|Port-width mismatch for port write_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":555:31:555:50|Port-width mismatch for port write_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":556:31:556:50|Port-width mismatch for port write_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":557:31:557:50|Port-width mismatch for port write_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":559:31:559:43|Port-width mismatch for port write_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input ddr3_wr_ready on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input ddr3_rd_ready on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input ddr3_wr_ing on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":539:17:539:30|Input ddr3_rd_ing on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":572:25:572:33|Port-width mismatch for port i_data. The port definition is 24 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":682:31:682:50|Port-width mismatch for port read_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":683:31:683:50|Port-width mismatch for port read_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":684:31:684:50|Port-width mismatch for port read_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":685:31:685:50|Port-width mismatch for port read_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":687:31:687:43|Port-width mismatch for port read_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":701:31:701:35|Port-width mismatch for port write_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":702:31:702:40|Port-width mismatch for port write_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":703:31:703:41|Port-width mismatch for port write_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":704:31:704:41|Port-width mismatch for port write_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":706:31:706:40|Port-width mismatch for port write_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":668:20:668:38|Input ddr3_wr_ready on instance frame_read_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":668:20:668:38|Input ddr3_rd_ready on instance frame_read_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":668:20:668:38|Input ddr3_wr_ing on instance frame_read_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":668:20:668:38|Input ddr3_rd_ing on instance frame_read_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":736:34:736:44|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":753:34:753:44|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":768:40:768:57|Port-width mismatch for port WR_ADRS_0. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":769:40:769:56|Port-width mismatch for port WR_LEN_0. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":775:37:775:55|Port-width mismatch for port WR_ADRS_1. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":776:37:776:54|Port-width mismatch for port WR_LEN_1. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":713:17:713:31|Input RD_START_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":713:17:713:31|Input RD_ADRS_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":713:17:713:31|Input RD_LEN_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":795:37:795:55|Port-width mismatch for port RD_ADRS_1. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":796:37:796:54|Port-width mismatch for port RD_LEN_1. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":718:34:718:45|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":719:34:719:47|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":741:34:741:45|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":742:34:742:47|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":827:34:827:49|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":844:34:844:49|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_START on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_ADRS on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_LEN on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_FIFO_EMPTY on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_FIFO_AEMPTY on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":804:14:804:35|Input WR_FIFO_DATA on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":863:35:863:52|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":864:35:864:51|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":809:34:809:50|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":810:34:810:52|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":832:34:832:50|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":833:34:833:52|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":889:23:889:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":891:23:891:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":893:23:893:34|Port-width mismatch for port awid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":894:23:894:36|Port-width mismatch for port awaddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":912:23:912:34|Port-width mismatch for port arid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":913:23:913:36|Port-width mismatch for port araddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":917:23:917:36|Port-width mismatch for port arlock_1. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":932:23:932:23|Port-width mismatch for port areset_2. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":934:23:934:39|Port-width mismatch for port awid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":935:23:935:41|Port-width mismatch for port awaddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":953:23:953:39|Port-width mismatch for port arid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":954:23:954:41|Port-width mismatch for port araddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":958:23:958:41|Port-width mismatch for port arlock_2. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":908:23:908:33|Port-width mismatch for port bid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":921:23:921:33|Port-width mismatch for port rid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":949:23:949:38|Port-width mismatch for port bid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":962:23:962:38|Port-width mismatch for port rid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on top .......
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":43:21:43:30|*Output mpu_tx_pin has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":278:12:278:25|Removing instance ax_debounce_m0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 2 on top .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":327:0:327:5|Trying to extract state machine for register tx_wr_cnt.
Extracted state machine for register tx_wr_cnt
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":157:32:157:44|*Input s00_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":178:32:178:44|*Input s00_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":207:32:207:49|*Input rotating_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":228:32:228:49|*Input rotating_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\top.v":38:21:38:24|Input key1 is unused.
Running optimization stage 2 on ddr3 .......
Running optimization stage 2 on ipsl_hmemc_ddrc_top_Z23_layer0 .......
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":215:25:215:33|Input dfi_error is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":216:25:216:38|Input dfi_error_info is unused.
Running optimization stage 2 on GTP_DDRC .......
Running optimization stage 2 on ipsl_ddrc_reset_ctrl_Z22_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on ipsl_ddrc_apb_reset_Z21_layer0 .......
@W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ipsl_hmemc_phy_top_Z20_layer0 .......
Running optimization stage 2 on GTP_IOBUFCO .......
Running optimization stage 2 on GTP_INV .......
Running optimization stage 2 on ipsl_phy_io_Z19_layer0 .......
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":90:41:90:52|Input SRB_CORE_CLK is unused.
Running optimization stage 2 on GTP_OUTBUFTCO .......
Running optimization stage 2 on GTP_IOBUF .......
Running optimization stage 2 on GTP_OUTBUF .......
Running optimization stage 2 on GTP_INBUFG .......
Running optimization stage 2 on GTP_ISERDES .......
Running optimization stage 2 on GTP_IODELAY .......
Running optimization stage 2 on GTP_DDC_E1 .......
Running optimization stage 2 on GTP_IOCLKDIV .......
Running optimization stage 2 on GTP_IOCLKBUF .......
Running optimization stage 2 on GTP_DDRPHY .......
Running optimization stage 2 on GTP_DLL .......
Running optimization stage 2 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   10
@W: CL247 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused

Running optimization stage 2 on ipsl_ddrphy_dll_update_ctrl .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on ipsl_ddrphy_training_ctrl .......
Running optimization stage 2 on ipsl_ddrphy_reset_ctrl .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pll_50_400 .......
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on aq_axi_master .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":342:2:342:7|Trying to extract state machine for register rd_state.
Extracted state machine for register rd_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":67:16:67:24|Input M_AXI_BID is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":68:16:68:26|Input M_AXI_BRESP is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":69:16:69:26|Input M_AXI_BUSER is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":88:16:88:24|Input M_AXI_RID is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":90:16:90:26|Input M_AXI_RRESP is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":92:16:92:26|Input M_AXI_RUSER is unused.
Running optimization stage 2 on my_aq_axi_master .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Trying to extract state machine for register rd_state.
Extracted state machine for register rd_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":67:16:67:24|Input M_AXI_BID is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":68:16:68:26|Input M_AXI_BRESP is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":69:16:69:26|Input M_AXI_BUSER is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":88:16:88:24|Input M_AXI_RID is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":90:16:90:26|Input M_AXI_RRESP is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":92:16:92:26|Input M_AXI_RUSER is unused.
Running optimization stage 2 on my_frame_read_write .......
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":107:20:107:32|*Input rdusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":148:20:148:32|*Input wrusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":84:37:84:49|Input ddr3_wr_ready is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":86:36:86:46|Input ddr3_wr_ing is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\my_frame_read_write.v":87:36:87:46|Input ddr3_rd_ing is unused.
Running optimization stage 2 on afifo_64i_64o_512 .......
Running optimization stage 2 on ipml_fifo_v1_4_afifo_64i_64o_512_Z18_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 10 of ASYN_CTRL.wptr[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 10 of ASYN_CTRL.rptr[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on ipml_sdpram_v1_4_afifo_64i_64o_512_Z17_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on video_timing_data .......
Running optimization stage 2 on color_bar .......
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_b_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_g_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_r_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on cmos_write_req_gen .......
Running optimization stage 2 on cmos_8_16bit .......
Running optimization stage 2 on lut_ov5640_rgb565_1280_960 .......
Running optimization stage 2 on i2c_config .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":81:0:81:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@A: CL153 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":57:4:57:15|*Unassigned bits of i2c_read_req are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on i2c_master_top .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":87:0:87:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL247 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":50:12:50:29|Input port bit 0 of i2c_slave_dev_addr[7:0] is unused

Running optimization stage 2 on i2c_master_byte_ctrl .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_byte_ctrl.v":201:1:201:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 6 reachable states with original encodings of:
   00000
   00001
   00010
   00100
   01000
   10000
Running optimization stage 2 on i2c_master_bit_ctrl .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":384:4:384:9|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 18 reachable states with original encodings of:
   000000000000000000
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
Running optimization stage 2 on dvi_encoder .......
Running optimization stage 2 on serdes_4b_10to1 .......
@W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":8:16:8:23|Input port bits 1 to 0 of datain_2[9:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":4:16:4:18|Input clk is unused.
Running optimization stage 2 on GTP_OUTBUFT .......
Running optimization stage 2 on GTP_OSERDES .......
Running optimization stage 2 on encode .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":108:2:108:7|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":151:2:151:7|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":151:2:151:7|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on video_pll .......
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":106:9:106:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":109:9:109:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":110:9:110:20|*Input clkout0_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":111:9:111:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":112:9:112:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":113:9:113:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":114:9:114:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":115:9:115:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":116:9:116:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":117:15:117:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":118:15:118:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":119:15:119:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":120:15:120:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":121:15:121:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":122:15:122:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":123:15:123:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":124:15:124:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":125:15:125:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":126:15:126:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":127:15:127:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":128:15:128:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on GTP_PLL_E1 .......
Running optimization stage 2 on osd_display_angle .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 2 of n_01[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":6:30:6:34|Input port bits 15 to 12 of angle[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on timing_gen_xy .......
Running optimization stage 2 on osd_rom .......
Running optimization stage 2 on ipml_rom_v1_3_osd_rom_Z16_layer0 .......
Running optimization stage 2 on ipml_spram_v1_3_osd_rom_Z15_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":455:19:455:49|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":464:19:464:49|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":47:38:47:47|Input wr_byte_en is unused.
Running optimization stage 2 on Binary2BCD .......
Running optimization stage 2 on frame_read_write .......
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v":104:20:104:32|*Input rdusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v":145:20:145:32|*Input wrusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v":81:37:81:49|Input ddr3_wr_ready is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v":83:36:83:46|Input ddr3_wr_ing is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_read_write.v":84:36:84:46|Input ddr3_rd_ing is unused.
Running optimization stage 2 on frame_fifo_read_Z14_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Pruning register bits 15 to 5 of wait_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":61:37:61:49|Input ddr3_rd_ready is unused.
Running optimization stage 2 on afifo_64i_16o_128 .......
Running optimization stage 2 on ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 8 of ASYN_CTRL.wptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 10 of ASYN_CTRL.rptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on frame_fifo_write_Z11_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 5 to 0 of write_cnt[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":46:34:46:50|Input wr_burst_data_req is unused.
Running optimization stage 2 on afifo_16i_64o_512 .......
Running optimization stage 2 on ipml_fifo_v1_4_afifo_16i_64o_512_Z10_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 8 of ASYN_CTRL.rptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 10 of ASYN_CTRL.wptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on GTP_DRM9K .......
Running optimization stage 2 on ipml_sdpram_v1_4_afifo_16i_64o_512_Z9_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":752:45:752:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":753:45:753:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":752:45:752:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":753:45:753:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on pixel_to_block .......
Running optimization stage 2 on pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Pruning register bits 24 to 22 of last_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_last_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_last_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Optimizing register bit last_last_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Pruning register bits 24 to 22 of last_last_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":211:0:211:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":38:26:38:39|Input rd_ddr3_finish is unused.
Running optimization stage 2 on fifo_26i_26o .......
Running optimization stage 2 on ipml_fifo_v1_4_fifo_26i_26o_Z8_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s .......
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Sharing sequential element SYN_CTRL.wbin. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Sharing sequential element SYN_CTRL.rbin. Add a syn_preserve attribute to the element to prevent sharing.
Running optimization stage 2 on ipml_sdpram_v1_4_fifo_26i_26o_Z7_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on calculate_ddr3_addr_block_1280_960_0s_1s_2s_3s_4s_5s .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":71:0:71:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Optimizing register bit ddr3_addr[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Pruning register bit 25 of ddr3_addr[25:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on APM_11mult11 .......
Running optimization stage 2 on ipml_mult_v1_1_Z6_layer0 .......
Running optimization stage 2 on fifo_22i_22o .......
Running optimization stage 2 on ipml_fifo_v1_4_fifo_22i_22o_Z5_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_10s_10s_SYN_1010s_4s .......
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Sharing sequential element SYN_CTRL.wbin. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Sharing sequential element SYN_CTRL.rbin. Add a syn_preserve attribute to the element to prevent sharing.
Running optimization stage 2 on GTP_DRM18K .......
Running optimization stage 2 on ipml_sdpram_v1_4_fifo_22i_22o_Z4_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ipcore\fifo_22i_22o\rtl\ipml_sdpram_v1_4_fifo_22i_22o.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on gen_new_frame_sign .......
Running optimization stage 2 on gen_raotation_addr_640s_480s_800s_600s_4294966896s_4294966996s_8_4_2_1_3_layer0 .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":32:0:32:5|Trying to extract state machine for register div_state.
Extracted state machine for register div_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Running optimization stage 2 on APM_multi_add_s16 .......
Running optimization stage 2 on ipml_multadd_v1_1_Z2_layer0 .......
Running optimization stage 2 on GTP_APM_E1 .......
Running optimization stage 2 on lut_sin_cos .......
Running optimization stage 2 on get_mpu_angle .......
Running optimization stage 2 on usart_tx_rx_Z1_layer0 .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Pruning register bit 10 of tx_buf[10:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on afifo_8in8out .......
Running optimization stage 2 on ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s .......
Running optimization stage 2 on ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s .......
Running optimization stage 2 on ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN .......
Running optimization stage 2 on ax_debounce .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 135MB peak: 140MB)


Process completed successfully.
# Fri Nov 22 14:35:26 2019

###########################################################]
###########################################################[
@N:"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\linebuffer_Wapper.vhd":8:7:8:23|Top entity is set to linebuffer_Wapper.
VHDL syntax check successful!
@N: Setting default value for generic no_of_lines to 4;
@N: Setting default value for generic samples_per_line to 1280;
@N: Setting default value for generic data_width to 16;
@N: CD630 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\linebuffer_Wapper.vhd":8:7:8:23|Synthesizing work.linebuffer_wapper.rtl.
@N: CD630 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":126:7:126:16|Synthesizing work.linebuffer.rtl.
@W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":158:9:158:10|Signal hi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":167:9:167:17|Bit 0 of signal app_wr_en is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":167:9:167:17|Bit 4 of signal app_wr_en is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":169:9:169:17|Signal mem_wr_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Signal app_rd_h_pointer_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Signal app_wr_h_pointer_4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Signal app_wr_h_pointer_0 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":57:7:57:13|Synthesizing work.dp_bram.rtl.
Post processing for work.dp_bram.rtl
Running optimization stage 1 on dp_bram .......
@N: CL134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":83:9:83:17|Found RAM mem_array, depth=1280, width=16
Post processing for work.linebuffer.rtl
Running optimization stage 1 on linebuffer .......
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 0 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 1 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 2 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 3 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 4 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 5 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 6 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 7 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 8 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 9 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":172:9:172:24|Bit 10 of signal app_rd_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 0 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 1 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 2 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 3 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 4 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 5 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 6 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 7 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 8 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 9 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 10 of signal app_wr_h_pointer_4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 0 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 1 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 2 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 3 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 4 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 5 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 6 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 7 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 8 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 9 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":173:9:173:24|Bit 10 of signal app_wr_h_pointer_0 is floating -- simulation mismatch possible.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":277:3:277:4|Removing unused bit 4 of d_rd_en_7(4 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":233:3:233:4|Pruning unused bits 4 to 3 of d_cascade_en_7(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.linebuffer_wapper.rtl
Running optimization stage 1 on work_linebuffer_wapper_rtl_4_1280_16_1_no_of_linessamples_per_linedata_width .......
Running optimization stage 2 on dp_bram_16_1280 .......
Running optimization stage 2 on linebuffer_16_1280_4_false .......
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":277:3:277:4|Pruning register bits 3 to 1 of d_rd_en(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\source\img_buf\ImageXlib_arch.vhd":308:65:308:65|Output data_out has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 2 on work_linebuffer_wapper_rtl_4_1280_16_1_no_of_linessamples_per_linedata_width .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synwork\layer1.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)


Process completed successfully.
# Fri Nov 22 14:35:27 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
File C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synwork\layer0.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synwork\synplify_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 22 14:35:28 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synwork\synplify_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 19MB peak: 20MB)

Process took 0h:00m:21s realtime, 0h:00m:20s cputime

Process completed successfully.
# Fri Nov 22 14:35:28 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
File C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synwork\synplify_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 22 14:35:30 2019

###########################################################]
Premap Report

# Fri Nov 22 14:35:30 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys Generic Technology Pre-mapping, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ddr3_ov5640_hdmi.fdc
@L: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synplify_scck.rpt 
Printing clock  summary report in "C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synplify_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 154MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 154MB)

Adding property PAP_IO_DIRECTION, value "Input", to port key1
Adding property PAP_IO_LOC, value "V12", to port key1
Adding property PAP_IO_VCCIO, value 3.3, to port key1
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port key1
Adding property PAP_IO_PULLUP, value "TRUE", to port key1
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port key1
Adding property PAP_IO_DIRECTION, value "Output", to port led
Adding property PAP_IO_LOC, value "U10", to port led
Adding property PAP_IO_VCCIO, value 3.3, to port led
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led
Adding property PAP_IO_DRIVE, value 4, to port led
Adding property PAP_IO_PULLUP, value "TRUE", to port led
Adding property PAP_IO_SLEW, value "FAST", to port led
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led
Adding property PAP_IO_DIRECTION, value "Output", to port led_2
Adding property PAP_IO_LOC, value "V10", to port led_2
Adding property PAP_IO_VCCIO, value 3.3, to port led_2
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port led_2
Adding property PAP_IO_DRIVE, value 4, to port led_2
Adding property PAP_IO_PULLUP, value "TRUE", to port led_2
Adding property PAP_IO_SLEW, value "FAST", to port led_2
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port led_2
Adding property PAP_IO_DIRECTION, value "Output", to port tx_pin
Adding property PAP_IO_LOC, value "D15", to port tx_pin
Adding property PAP_IO_VCCIO, value 3.3, to port tx_pin
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port tx_pin
Adding property PAP_IO_DRIVE, value 4, to port tx_pin
Adding property PAP_IO_PULLUP, value "TRUE", to port tx_pin
Adding property PAP_IO_SLEW, value "FAST", to port tx_pin
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tx_pin
Adding property PAP_IO_DIRECTION, value "Input", to port rx_pin
Adding property PAP_IO_LOC, value "D13", to port rx_pin
Adding property PAP_IO_VCCIO, value 3.3, to port rx_pin
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port rx_pin
Adding property PAP_IO_PULLUP, value "TRUE", to port rx_pin
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port rx_pin
Adding property PAP_IO_DIRECTION, value "Output", to port mpu_tx_pin
Adding property PAP_IO_LOC, value "C10", to port mpu_tx_pin
Adding property PAP_IO_VCCIO, value 3.3, to port mpu_tx_pin
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port mpu_tx_pin
Adding property PAP_IO_DRIVE, value 4, to port mpu_tx_pin
Adding property PAP_IO_PULLUP, value "TRUE", to port mpu_tx_pin
Adding property PAP_IO_SLEW, value "FAST", to port mpu_tx_pin
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port mpu_tx_pin
Adding property PAP_IO_DIRECTION, value "Input", to port mpu_rx_pin
Adding property PAP_IO_LOC, value "A12", to port mpu_rx_pin
Adding property PAP_IO_VCCIO, value 3.3, to port mpu_rx_pin
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port mpu_rx_pin
Adding property PAP_IO_PULLUP, value "TRUE", to port mpu_rx_pin
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port mpu_rx_pin
Adding property PAP_IO_DIRECTION, value "Input", to port sys_clk
Adding property PAP_IO_LOC, value "B5", to port sys_clk
Adding property PAP_IO_VCCIO, value 3.3, to port sys_clk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port sys_clk
Adding property PAP_IO_PULLUP, value "TRUE", to port sys_clk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port sys_clk
Adding property PAP_IO_DIRECTION, value "Input", to port rst_n
Adding property PAP_IO_LOC, value "U12", to port rst_n
Adding property PAP_IO_VCCIO, value 3.3, to port rst_n
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port rst_n
Adding property PAP_IO_PULLUP, value "TRUE", to port rst_n
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port rst_n
Adding property PAP_IO_DIRECTION, value "Inout", to port cmos_scl
Adding property PAP_IO_LOC, value "J14", to port cmos_scl
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_scl
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_scl
Adding property PAP_IO_DRIVE, value 4, to port cmos_scl
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_scl
Adding property PAP_IO_SLEW, value "FAST", to port cmos_scl
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_scl
Adding property PAP_IO_DIRECTION, value "Inout", to port cmos_sda
Adding property PAP_IO_LOC, value "J15", to port cmos_sda
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_sda
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_sda
Adding property PAP_IO_DRIVE, value 4, to port cmos_sda
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_sda
Adding property PAP_IO_SLEW, value "FAST", to port cmos_sda
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_sda
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_vsync
Adding property PAP_IO_LOC, value "J18", to port cmos_vsync
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_vsync
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_vsync
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_vsync
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_vsync
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_href
Adding property PAP_IO_LOC, value "H14", to port cmos_href
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_href
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_href
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_href
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_href
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_pclk
Adding property PAP_IO_LOC, value "J17", to port cmos_pclk
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_pclk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_pclk
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_pclk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_pclk
Adding property PAP_IO_DIRECTION, value "Output", to port cmos_xclk
Adding property PAP_IO_LOC, value "H13", to port cmos_xclk
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_xclk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_xclk
Adding property PAP_IO_DRIVE, value 4, to port cmos_xclk
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_xclk
Adding property PAP_IO_SLEW, value "FAST", to port cmos_xclk
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port cmos_xclk
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Input", to port pad_loop_in
Adding property PAP_IO_LOC, value "P7", to port pad_loop_in
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_in
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_in
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_in
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_loop_in
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_loop_in
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_loop_in
Adding property PAP_IO_DIRECTION, value "Input", to port pad_loop_in_h
Adding property PAP_IO_LOC, value "V4", to port pad_loop_in_h
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_in_h
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_in_h
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_in_h
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_loop_in_h
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_loop_in_h
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_loop_in_h
Adding property PAP_IO_DIRECTION, value "Output", to port pad_rstn_ch0
Adding property PAP_IO_LOC, value "M2", to port pad_rstn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_rstn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_rstn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_rstn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_rstn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_rstn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ddr_clk_w
Adding property PAP_IO_LOC, value "U3", to port pad_ddr_clk_w
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ddr_clk_w
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_ddr_clk_w
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ddr_clk_w
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ddr_clk_w
Adding property PAP_IO_SLEW, value "FAST", to port pad_ddr_clk_w
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ddr_clkn_w
Adding property PAP_IO_LOC, value "V3", to port pad_ddr_clkn_w
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ddr_clkn_w
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_ddr_clkn_w
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ddr_clkn_w
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ddr_clkn_w
Adding property PAP_IO_SLEW, value "FAST", to port pad_ddr_clkn_w
Adding property PAP_IO_DIRECTION, value "Output", to port pad_csn_ch0
Adding property PAP_IO_LOC, value "R1", to port pad_csn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_csn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_csn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_csn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_csn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_csn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_cke_ch0
Adding property PAP_IO_LOC, value "L4", to port pad_cke_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_cke_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_cke_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_cke_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_cke_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_cke_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_odt_ch0
Adding property PAP_IO_LOC, value "V2", to port pad_odt_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_odt_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_odt_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_odt_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_odt_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_odt_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_rasn_ch0
Adding property PAP_IO_LOC, value "R2", to port pad_rasn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_rasn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_rasn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_rasn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_rasn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_rasn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_casn_ch0
Adding property PAP_IO_LOC, value "T1", to port pad_casn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_casn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_casn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_casn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_casn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_casn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_wen_ch0
Adding property PAP_IO_LOC, value "V1", to port pad_wen_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_wen_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_wen_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_wen_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_wen_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_wen_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_loop_out
Adding property PAP_IO_LOC, value "P8", to port pad_loop_out
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_out
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_out
Adding property PAP_IO_DRIVE, value 7.5, to port pad_loop_out
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_out
Adding property PAP_IO_SLEW, value "FAST", to port pad_loop_out
Adding property PAP_IO_DIRECTION, value "Output", to port pad_loop_out_h
Adding property PAP_IO_LOC, value "U4", to port pad_loop_out_h
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_out_h
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_out_h
Adding property PAP_IO_DRIVE, value 7.5, to port pad_loop_out_h
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_out_h
Adding property PAP_IO_SLEW, value "FAST", to port pad_loop_out_h
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_p
Adding property PAP_IO_LOC, value "B16", to port tmds_clk_p
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_p
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_p
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_p
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_p
Adding property PAP_IO_SLEW, value "FAST", to port tmds_clk_p
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_p
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_n
Adding property PAP_IO_LOC, value "A16", to port tmds_clk_n
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_n
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_n
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_n
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_n
Adding property PAP_IO_SLEW, value "FAST", to port tmds_clk_n
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_n
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
Adding property PAP_LOC, value "PLL_82_71", to instance u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 157MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 159MB)

@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[0\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[1\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[8\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[30\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[26\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[14\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[13\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[16\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[15\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[53\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[54\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[50\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[39\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut\[38\]\.inv_dut (in view: work.ipsl_phy_io_Z19_layer0(verilog)) of black box view:work.GTP_INV(verilog) because it does not drive other instances.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\top.v":43:21:43:30|Tristate driver mpu_tx_pin (in view: work.top(verilog)) on net mpu_tx_pin (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Tristate driver DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Tristate driver DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Tristate driver DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Tristate driver DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Tristate driver PSLVERR (in view: work.ipsl_phy_io_Z19_layer0(verilog)) on net PSLVERR (in view: work.ipsl_phy_io_Z19_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":480:11:480:20|Tristate driver DEBUG_1 (in view: work.my_aq_axi_master(verilog)) on net DEBUG_1 (in view: work.my_aq_axi_master(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":480:11:480:20|Tristate driver DEBUG_2 (in view: work.my_aq_axi_master(verilog)) on net DEBUG_2 (in view: work.my_aq_axi_master(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":480:11:480:20|Tristate driver DEBUG_3 (in view: work.my_aq_axi_master(verilog)) on net DEBUG_3 (in view: work.my_aq_axi_master(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":480:11:480:20|Tristate driver DEBUG_4 (in view: work.my_aq_axi_master(verilog)) on net DEBUG_4 (in view: work.my_aq_axi_master(verilog)) has its enable tied to GND.
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c0_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c1_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Sequential instance frame_write_m0.frame_fifo_read_m0.read_req_d0 is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Sequential instance frame_write_m0.frame_fifo_read_m0.read_req_d2 is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[5] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[6] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[7] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[10] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[21] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[22] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr[23] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c0_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c1_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":211:8:211:13|Sequential instance frame_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":98:4:98:9|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.waddr_msb is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":174:4:174:9|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_wfull is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":184:1:184:6|Sequential instance usart_rx_mpu.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_almost_full is reduced to a combinational gate by constant propagation. 
@W: MO156 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":82:4:82:9|RAM mem[7:0] removed due to constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":147:4:147:9|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.raddr_msb is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":194:1:194:6|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_rempty is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Sequential instance usart_tx_rx.rx_fifo.u_ipm_distributed_fifo_afifo_8in8out.u_ipm_distributed_fifo_ctr.ASYN_CTRL\.asyn_almost_empty is reduced to a combinational gate by constant propagation. 
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v":64:3:64:38|Removing instance ipm_distributed_sdpram_afifo_8in8out (in view: work.ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s_1(verilog)) of type view:work.ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":162:14:162:20|Removing instance rx_fifo (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:work.afifo_8in8out_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":276:0:276:5|Removing sequential instance wr_rx_en (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":242:0:242:5|Removing sequential instance rx_data_buf[7:0] (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":269:0:269:5|Removing sequential instance rx_done_d0 (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":242:0:242:5|Removing sequential instance rx_done (in view: work.usart_tx_rx_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v":64:3:64:38|Removing instance ipm_distributed_sdpram_afifo_8in8out (in view: work.ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:work.ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance ASYN_CTRL\.wptr[7:0] (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":95:0:95:5|User-specified initial value defined for instance osd_display_angle.timing_gen_xy_m0.y_cnt[11:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":86:0:86:5|User-specified initial value defined for instance osd_display_angle.timing_gen_xy_m0.x_cnt[11:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[4:0] is being ignored due to limitations in architecture. 
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[2] because it is equivalent to instance osd_display_angle.n_001[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_ioclkdiv_rstn because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_dqs_rstn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset2 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset1 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset0 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Instance mult_0 parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Instance multadd_0 parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":843:8:843:16|Instance multadd_1 parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Instance multadd_0 parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":843:8:843:16|Instance multadd_1 parameter type does not match module declaration.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.
@W: FX367 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":557:10:557:21|Instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K parameter type does not match module declaration.

Only the first 100 messages of id 'FX367' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_premap.srr -id FX367' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX367} -count unlimited' in the Tcl shell.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":147:4:147:9|Removing sequential instance ASYN_CTRL\.raddr_msb (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":187:3:187:4|Removing sequential instance last_wr_location (in view: work.linebuffer_16_1280_4_false(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":277:3:277:4|Removing sequential instance last_rd_location (in view: work.linebuffer_16_1280_4_false(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":233:0:233:5|Removing sequential instance i2c_read_data[7:0] (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Removing sequential instance rgb_r_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Removing sequential instance rgb_g_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":300:0:300:5|Removing sequential instance rgb_b_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Removing sequential instance r_tx_pin (in view: work.usart_tx_rx_Z1_layer0_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_read_write.v":164:0:164:17|Removing instance frame_fifo_read_m0 (in view: work.frame_read_write(verilog)) of type view:work.frame_fifo_read_Z14_layer0_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_read_write.v":139:18:139:25|Removing instance read_buf (in view: work.frame_read_write(verilog)) of type view:work.afifo_64i_16o_128_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":81:0:81:5|Removing sequential instance error (in view: work.i2c_config(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\cmos_8_16bit.v":66:0:66:5|Removing sequential instance hblank (in view: work.cmos_8_16bit(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":335:0:335:5|Removing sequential instance wr_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":355:0:355:5|Removing sequential instance rd_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":355:0:355:5|Removing sequential instance rd_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":335:0:335:5|Removing sequential instance wr_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":355:0:355:5|Removing sequential instance rd_water_level[4:0] (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing sequential instance rd_burst_req (in view: work.frame_fifo_read_Z14_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing sequential instance rd_burst_len_1[6] (in view: work.frame_fifo_read_Z14_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":164:6:164:34|Removing instance U_ipml_fifo_afifo_64i_16o_128 (in view: work.afifo_64i_16o_128_0(verilog)) of type view:work.ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing sequential instance write_req_ack (in view: work.frame_fifo_write_Z11_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Removing sequential instance ASYN_CTRL\.asyn_almost_empty (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_2(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Removing sequential instance ASYN_CTRL\.asyn_almost_empty (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":184:1:184:6|Removing sequential instance ASYN_CTRL\.asyn_almost_full (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":202:1:202:6|Removing sequential instance ASYN_CTRL\.asyn_almost_empty (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_3(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":201:8:201:13|Removing sequential instance ASYN_CTRL\.asyn_wfull (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance led0_ddrphy_rst (in view: work.ipsl_ddrphy_reset_ctrl(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_4_afifo_64i_16o_128.v":93:2:93:14|Removing instance U_ipml_sdpram (in view: work.ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0_0(verilog)) of type view:work.ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":184:1:184:6|Removing sequential instance ASYN_CTRL\.asyn_almost_full (in view: work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Removing sequential instance tx_buf[9:1] (in view: work.usart_tx_rx_Z1_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":826:10:826:21|Removing instance ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K (in view: work.ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0_0(verilog)) of black box view:pango.GTP_DRM18K(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":826:10:826:21|Removing instance ADDR_LOOP\[0\]\.DATA_LOOP\[1\]\.U_GTP_DRM18K (in view: work.ipml_sdpram_v1_4_afifo_64i_16o_128_Z12_layer0_0(verilog)) of black box view:pango.GTP_DRM18K(PRIM) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_4_afifo_64i_16o_128.v":121:0:121:15|Removing instance U_ipml_fifo_ctrl (in view: work.ipml_fifo_v1_4_afifo_64i_16o_128_Z13_layer0_0(verilog)) of type view:work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_SYN_1010s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[9:0] (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[8:0] (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":229:0:229:5|Removing sequential instance active_x[11:0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":179:0:179:5|Removing sequential instance error (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "F14", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "F13", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]

Encoding state machine div_state[3:0] (in view: work.gen_raotation_addr_640s_480s_800s_600s_4294966896s_4294966996s_8_4_2_1_3_layer0(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\gen_rotation_addr.v":32:0:32:5|There are no possible illegal states for state machine div_state[3:0] (in view: work.gen_raotation_addr_640s_480s_800s_600s_4294966896s_4294966996s_8_4_2_1_3_layer0(verilog)); safe FSM implementation is not required.
Encoding state machine STATE[4:0] (in view: work.calculate_ddr3_addr_block_1280_960_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
Encoding state machine STATE[6:0] (in view: work.pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[5:0] (in view: work.frame_fifo_write_Z11_layer0(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
Encoding state machine c_state[17:0] (in view: work.i2c_master_bit_ctrl(verilog))
original code -> new code
   000000000000000000 -> 000000000000000001
   000000000000000001 -> 000000000000000010
   000000000000000010 -> 000000000000000100
   000000000000000100 -> 000000000000001000
   000000000000001000 -> 000000000000010000
   000000000000010000 -> 000000000000100000
   000000000000100000 -> 000000000001000000
   000000000001000000 -> 000000000010000000
   000000000010000000 -> 000000000100000000
   000000000100000000 -> 000000001000000000
   000000001000000000 -> 000000010000000000
   000000010000000000 -> 000000100000000000
   000000100000000000 -> 000001000000000000
   000001000000000000 -> 000010000000000000
   000010000000000000 -> 000100000000000000
   000100000000000000 -> 001000000000000000
   001000000000000000 -> 010000000000000000
   010000000000000000 -> 100000000000000000
Encoding state machine c_state[5:0] (in view: work.i2c_master_byte_ctrl(verilog))
original code -> new code
   00000 -> 000001
   00001 -> 000010
   00010 -> 000100
   00100 -> 001000
   01000 -> 010000
   10000 -> 100000
Encoding state machine state[15:0] (in view: work.i2c_master_top(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine state[3:0] (in view: work.i2c_config(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":81:0:81:5|There are no possible illegal states for state machine state[3:0] (in view: work.i2c_config(verilog)); safe FSM implementation is not required.
Encoding state machine state[5:0] (in view: work.frame_fifo_write_Z11_layer0_0(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
Encoding state machine state[6:0] (in view: work.frame_fifo_read_Z14_layer0(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine wr_state[6:0] (in view: work.my_aq_axi_master(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rd_state[5:0] (in view: work.my_aq_axi_master(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine wr_state[6:0] (in view: work.aq_axi_master(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rd_state[5:0] (in view: work.aq_axi_master(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine state[10:0] (in view: work.ipsl_ddrphy_reset_ctrl(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|There are no possible illegal states for state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog)); safe FSM implementation is not required.
Encoding state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog))
original code -> new code
   00 -> 0
   10 -> 1
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|There are no possible illegal states for state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.
Encoding state machine tx_wr_cnt[3:0] (in view: work.top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\top.v":327:0:327:5|There are no possible illegal states for state machine tx_wr_cnt[3:0] (in view: work.top(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 269MB peak: 269MB)

@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Removing sequential instance wr_state[6] (in view: work.aq_axi_master(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing sequential instance state[0] (in view: work.frame_fifo_write_Z11_layer0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":36:14:36:20|Removing instance tx_fifo (in view: work.usart_tx_rx_Z1_layer0_0(verilog)) of type view:work.afifo_8in8out_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\afifo_8in8out.v":89:1:89:36|Removing instance u_ipm_distributed_fifo_afifo_8in8out (in view: work.afifo_8in8out_0(verilog)) of type view:work.ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v":84:1:84:26|Removing instance u_ipm_distributed_fifo_ctr (in view: work.ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s_0(verilog)) of type view:work.ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s_0(verilog) because it does not drive other instances.

Finished clock optimization phase (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 270MB peak: 270MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 270MB peak: 270MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 271MB peak: 271MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 271MB peak: 271MB)



Clock Summary
******************

          Start                                                                Requested     Requested     Clock        Clock                    Clock
Level     Clock                                                                Frequency     Period        Type         Group                    Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       coms_pclk                                                            100.0 MHz     10.000        declared     default_clkgroup         344  
                                                                                                                                                      
0 -       sys_clk                                                              50.0 MHz      20.000        declared     default_clkgroup         256  
                                                                                                                                                      
0 -       System                                                               1.0 MHz       1000.000      system       system_clkgroup          1    
                                                                                                                                                      
0 -       pll_50_400|clkout4_inferred_clock                                    1.0 MHz       1000.000      inferred     Inferred_clkgroup_1      1023 
                                                                                                                                                      
0 -       pll_50_400|clkout3_inferred_clock                                    1.0 MHz       1000.000      inferred     Inferred_clkgroup_0      876  
                                                                                                                                                      
0 -       video_pll|clkout0_inferred_clock                                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_72     476  
                                                                                                                                                      
0 -       pll_50_400|clkout1_inferred_clock                                    1.0 MHz       1000.000      inferred     Inferred_clkgroup_2      147  
                                                                                                                                                      
0 -       video_pll|clkout1_inferred_clock                                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_73     59   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_5      19   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_50     12   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_52     12   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_11     10   
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_38     10   
                                                                                                                                                      
0 -       ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock              1.0 MHz       1000.000      inferred     Inferred_clkgroup_71     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_25     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_13     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_39     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_27     9    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_15     8    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_37     8    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_64     5    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_66     5    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock                      1.0 MHz       1000.000      inferred     Inferred_clkgroup_3      2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_14     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_16     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_17     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_18     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_19     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_22     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_23     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_24     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_36     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_40     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_41     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_44     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_45     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_46     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_47     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_48     2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_9      2    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_12     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_20     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_26     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_28     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_29     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_30     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_31     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_32     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_33     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_34     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_35     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_42     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_49     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_51     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_53     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_54     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_55     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_56     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_57     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_58     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_59     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_60     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_61     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_62     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_63     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_65     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_67     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_68     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_69     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_70     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_4      1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_6      1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_7      1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_8      1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_10     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_21     1    
                                                                                                                                                      
0 -       ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_43     1    
======================================================================================================================================================



Clock Load Summary
***********************

                                                                     Clock     Source                                                                                             Clock Pin                                                                                                  Non-clock Pin                                                                   Non-clock Pin
Clock                                                                Load      Pin                                                                                                Seq Example                                                                                                Seq Example                                                                     Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
coms_pclk                                                            344       cmos_pclk(port)                                                                                    frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wrptr2[10:0].C     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
sys_clk                                                              256       sys_clk(port)                                                                                      i2c_config_m0.lut_index[9:0].C                                                                             -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
System                                                               1         -                                                                                                  u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.ACLK_0                                                       -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
pll_50_400|clkout4_inferred_clock                                    1023      u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT4(GTP_PLL_E1)                                         angle_data_latch[15:0].C                                                                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
pll_50_400|clkout3_inferred_clock                                    876       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3(GTP_PLL_E1)                                         tx_wr_en.C                                                                                                 -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
video_pll|clkout0_inferred_clock                                     476       video_pll_m0.u_pll_e1.CLKOUT0(GTP_PLL_E1)                                                          frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.rwptr1[8:0].C       -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
pll_50_400|clkout1_inferred_clock                                    147       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1(GTP_PLL_E1)                                         u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.PCLK                                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
video_pll|clkout1_inferred_clock                                     59        video_pll_m0.u_pll_e1.CLKOUT1(GTP_PLL_E1)                                                          dvi_encoder_m0.serdes_4b_10to1_m0.gtp_ogddr0.SERCLK                                                        -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock                       19        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT(GTP_IOCLKBUF)            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.CLKA                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock                12        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock                 12        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock                     10        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.SERCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock                     10        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock              9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0](dffr)             u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0].C                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DLL_UPDATE_N     -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock                9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock                  9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.OCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock                  9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock                 9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock                       8         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut.ICLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock                       8         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut.ICLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock                5         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock                 5         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock                      2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT(GTP_IOCLKDIV)           u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.CORE_DDRC_CORE_CLK                                           -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr6_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr7_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr10_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr11_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr28_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr29_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr32_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr33_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr34_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr35_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock                       2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT(GTP_IOCLKBUF)            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.CLKA                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]              1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]              1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut.RCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.CLKB                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock                     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut.OCLK                                     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                          
ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock                     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut.OCLK                                    -                                                                               -            
==========================================================================================================================================================================================================================================================================================================================================================================================

@W: MT531 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":337:9:337:14|Found signal identified as System clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":82:4:82:9|Found inferred clock pll_50_400|clkout3_inferred_clock which controls 876 sequential elements including usart_tx_rx.tx_fifo.u_ipm_distributed_fifo_afifo_8in8out.ipm_distributed_sdpram_afifo_8in8out.mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\apm_multi_add_s16\rtl\ipml_multadd_v1_1.v":904:8:904:16|Found inferred clock pll_50_400|clkout4_inferred_clock which controls 1023 sequential elements including gen_raotation_addr.col_APM_multi_add_s16.u_ipml_multadd_v1_1.multadd_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found inferred clock pll_50_400|clkout1_inferred_clock which controls 147 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.state[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":960:6:960:15|Found inferred clock ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1134:5:1134:12|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock which controls 19 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1171:13:1171:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1211:6:1211:13|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1248:13:1248:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1332:12:1332:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1363:12:1363:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1586:12:1586:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1395:12:1395:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1426:12:1426:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1458:12:1458:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1489:12:1489:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1534:12:1534:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1565:12:1565:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1609:12:1609:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1621:12:1621:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1632:12:1632:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1644:12:1644:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1655:12:1655:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1666:12:1666:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1677:12:1677:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1689:12:1689:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1733:12:1733:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1765:12:1765:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1796:12:1796:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1841:12:1841:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1872:12:1872:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1904:12:1904:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1935:12:1935:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1967:12:1967:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":1993:12:1993:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2006:12:2006:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2020:12:2020:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2031:12:2031:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2045:12:2045:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2056:12:2056:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2068:12:2068:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2078:12:2078:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2090:12:2090:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2101:12:2101:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2114:12:2114:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2140:12:2140:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2152:12:2152:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2162:12:2162:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2174:12:2174:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\binary2bcd.v":25:0:25:5|Found inferred clock video_pll|clkout0_inferred_clock which controls 476 sequential elements including osd_display_angle.Binary2BCD_m0.outData[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Found inferred clock video_pll|clkout1_inferred_clock which controls 59 sequential elements including dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 533 clock pin(s) of sequential element(s)
87 gated/generated clock tree(s) driving 2793 clock pin(s) of sequential element(s)
0 instances converted, 2793 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks =========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           
------------------------------------------------------------------------------------------------------------------
@KP:ckid0_145     cmos_pclk           port                   284        cmos_write_req_gen_m0.read_addr_index[1:0]
@KP:ckid0_146     sys_clk             port                   249        i2c_config_m0.state[1]                    
==================================================================================================================
======================================================================================================================== Gated/Generated Clocks ========================================================================================================================
Clock Tree ID     Driving Element                                                                        Drive Element Type     Unconverted Fanout     Sample Instance                                                                   Explanation                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1                                         GTP_PLL_E1             147                    u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
@KP:ckid0_2       u_ipsl_hmemc_top.aclk_0.O[0]                                                           variable               1                      u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
@KP:ckid0_4       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3                                         GTP_PLL_E1             869                    tx_wr_cnt[1]                                                                      Black box on clock path        
@KP:ckid0_6       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT4                                         GTP_PLL_E1             1023                   angle_data_latch[15:0]                                                            Black box on clock path        
@KP:ckid0_8       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT             GTP_IOCLKDIV           2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                    Black box on clock path        
@KP:ckid0_9       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK                      GTP_DDC_E1             5                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_11      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_13      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK                      GTP_DDC_E1             5                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_15      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut                Clock source is invalid for GCC
@KP:ckid0_17      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut                Clock source is invalid for GCC
@KP:ckid0_19      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut                Clock source is invalid for GCC
@KP:ckid0_21      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut                Clock source is invalid for GCC
@KP:ckid0_23      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK                      GTP_DDC_E1             12                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_25      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_27      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK                      GTP_DDC_E1             12                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_29      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut                Clock source is invalid for GCC
@KP:ckid0_31      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut                Clock source is invalid for GCC
@KP:ckid0_33      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut                Clock source is invalid for GCC
@KP:ckid0_35      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut                Clock source is invalid for GCC
@KP:ckid0_37      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut                Clock source is invalid for GCC
@KP:ckid0_39      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut                Clock source is invalid for GCC
@KP:ckid0_41      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut                Clock source is invalid for GCC
@KP:ckid0_43      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut                Clock source is invalid for GCC
@KP:ckid0_45      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut                Clock source is invalid for GCC
@KP:ckid0_47      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut                Clock source is invalid for GCC
@KP:ckid0_49      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut                Clock source is invalid for GCC
@KP:ckid0_51      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY                GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_53      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_55      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK                      GTP_DDC_E1             10                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_57      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut                Clock source is invalid for GCC
@KP:ckid0_59      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT              GTP_IOCLKBUF           19                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut                Black box on clock path        
@KP:ckid0_60      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY                GTP_DDC_E1             8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut                Black box on clock path        
@KP:ckid0_62      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut                Clock source is invalid for GCC
@KP:ckid0_64      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut                Clock source is invalid for GCC
@KP:ckid0_66      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut                Clock source is invalid for GCC
@KP:ckid0_68      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut                Clock source is invalid for GCC
@KP:ckid0_70      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK                      GTP_DDC_E1             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut                Clock source is invalid for GCC
@KP:ckid0_72      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut                Clock source is invalid for GCC
@KP:ckid0_74      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut                Clock source is invalid for GCC
@KP:ckid0_76      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut                Clock source is invalid for GCC
@KP:ckid0_78      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut                Clock source is invalid for GCC
@KP:ckid0_80      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK                      GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_82      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_84      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK                      GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_86      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut                Clock source is invalid for GCC
@KP:ckid0_88      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut                Clock source is invalid for GCC
@KP:ckid0_90      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut                Clock source is invalid for GCC
@KP:ckid0_92      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut                Clock source is invalid for GCC
@KP:ckid0_94      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut                Clock source is invalid for GCC
@KP:ckid0_96      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut                Clock source is invalid for GCC
@KP:ckid0_98      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut                Clock source is invalid for GCC
@KP:ckid0_100     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut                Clock source is invalid for GCC
@KP:ckid0_102     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY                GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_104     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_106     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK                      GTP_DDC_E1             10                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_108     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY                GTP_DDC_E1             8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut                Black box on clock path        
@KP:ckid0_110     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut                Clock source is invalid for GCC
@KP:ckid0_112     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut                Clock source is invalid for GCC
@KP:ckid0_114     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK                      GTP_DDC_E1             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut                 Clock source is invalid for GCC
@KP:ckid0_116     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9]          GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut                 Clock source is invalid for GCC
@KP:ckid0_118     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut                 Clock source is invalid for GCC
@KP:ckid0_120     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut                 Clock source is invalid for GCC
@KP:ckid0_122     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut                 Clock source is invalid for GCC
@KP:ckid0_124     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut                 Clock source is invalid for GCC
@KP:ckid0_126     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut                 Clock source is invalid for GCC
@KP:ckid0_128     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2]          GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut                 Clock source is invalid for GCC
@KP:ckid0_130     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT              GTP_IOCLKBUF           2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut                      Black box on clock path        
@KP:ckid0_131     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut                      Black box on clock path        
@KP:ckid0_133     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut                      Black box on clock path        
@KP:ckid0_135     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut                      Black box on clock path        
@KP:ckid0_137     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut                      Black box on clock path        
@KP:ckid0_139     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut                      Black box on clock path        
@KP:ckid0_141     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0]       dffr                   8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]     Clock source is invalid for GCC
@KP:ckid0_144     video_pll_m0.u_pll_e1.CLKOUT0                                                          GTP_PLL_E1             476                    video_timing_data_m0.read_req                                                     Black box on clock path        
@KP:ckid0_147     video_pll_m0.u_pll_e1.CLKOUT1                                                          GTP_PLL_E1             59                     dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]                                  Black box on clock path        
@KP:ckid0_148     pixel_read.calculate_ddr3_addr.un1_rst_23.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_10                                 Clock source is invalid for GCC
@KP:ckid0_149     pixel_read.calculate_ddr3_addr.un1_rst_20.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_9                                  Clock source is invalid for GCC
@KP:ckid0_150     pixel_read.calculate_ddr3_addr.un1_rst_21.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_8                                  Clock source is invalid for GCC
@KP:ckid0_151     pixel_read.calculate_ddr3_addr.un1_rst_6.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_7                                  Clock source is invalid for GCC
@KP:ckid0_152     pixel_read.calculate_ddr3_addr.un1_rst_4.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_6                                  Clock source is invalid for GCC
@KP:ckid0_153     pixel_read.calculate_ddr3_addr.un1_rst_2.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_5                                  Clock source is invalid for GCC
@KP:ckid0_154     pixel_read.calculate_ddr3_addr.un1_rst_13.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_4                                  Clock source is invalid for GCC
@KP:ckid0_155     pixel_read.calculate_ddr3_addr.un1_rst_11.OUT                                          and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_3                                  Clock source is invalid for GCC
@KP:ckid0_156     pixel_read.calculate_ddr3_addr.un1_rst_9.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_2                                  Clock source is invalid for GCC
@KP:ckid0_157     pixel_read.calculate_ddr3_addr.un1_rst_1.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_1                                  Clock source is invalid for GCC
@KP:ckid0_158     pixel_read.calculate_ddr3_addr.un1_rst.OUT                                             and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr_0                                  Clock source is invalid for GCC
@KP:ckid0_159     pixel_read.calculate_ddr3_addr.un1_rst_3.OUT                                           and                    1                      pixel_read.calculate_ddr3_addr.frame_base_addr                                    Clock source is invalid for GCC
========================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synplify.sap.

Starting constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 272MB peak: 272MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 273MB peak: 273MB)


Finished constraint checker (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 276MB peak: 276MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 184MB peak: 276MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Fri Nov 22 14:35:40 2019

###########################################################]
Map & Optimize Report

# Fri Nov 22 14:35:40 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys Generic Technology Mapper, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)

@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[6] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[7] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[14] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :|Tristate driver dqs_drift_l_t[0] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) on net dqs_drift_l[0] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_l_t[1] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) on net dqs_drift_l[1] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_h_t[0] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) on net dqs_drift_h[0] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_h_t[1] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) on net dqs_drift_h[1] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\top.v":43:21:43:30|Tristate driver mpu_tx_pin (in view: work.top(verilog)) on net mpu_tx_pin (in view: work.top(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_9 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_4 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_3 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_2 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_10 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_8 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d0[24:0] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[24:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[24:0] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[24:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\get_mpu_angle.v":18:0:18:5|Removing sequential instance get_mpu_angle.new_data_req_d0 because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_req_d0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            sys_clk
            coms_pclk


Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 255MB peak: 255MB)

@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[24] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[23] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[22] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[21] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[20] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[19] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[18] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[17] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[13] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[9] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[8] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[5] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[4] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[3] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[2] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[11] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[24] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[23] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[22] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[21] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[20] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[19] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[13] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[9] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[4] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[3] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[2] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[1] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[11] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[13:12] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[7:6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[15] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[12] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[12] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[12] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[12] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Found counter in view:work.top(verilog) instance rotating_aq_axi_master.reg_wr_adrs[31:11] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":170:2:170:7|Found counter in view:work.top(verilog) instance rotating_aq_axi_master.reg_w_len[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\aq_axi_master.v":342:2:342:7|Found counter in view:work.top(verilog) instance rotating_aq_axi_master.reg_r_len[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Found counter in view:work.top(verilog) instance u_aq_axi_master.reg_w_len[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Found counter in view:work.top(verilog) instance u_aq_axi_master.reg_r_len[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":172:0:172:5|Found counter in view:work.top(verilog) instance u_aq_axi_master.rd_fifo_cnt[31:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Found counter in view:work.top(verilog) instance frame_read_write_m0.frame_fifo_read_m0.wait_cnt[4:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Found counter in view:work.top(verilog) instance frame_read_write_m0.frame_fifo_write_m0.write_cnt[24:6] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_config.v":81:0:81:5|Found counter in view:work.top(verilog) instance i2c_config_m0.lut_index[9:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Found counter in view:work.top(verilog) instance frame_write_m0.frame_fifo_write_m0.write_cnt[24:6] 
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0] (in view: work.top(verilog)).
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_000 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_001 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_002 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_003 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_004 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_005 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_006 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_007 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_008 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_009 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_010 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_011 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_012 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_013 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_014 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_015 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_016 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_017 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_018 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_019 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_020 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_021 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_022 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_023 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_024 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_025 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_026 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_027 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_000 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_001 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_002 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_003 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_004 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_005 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_006 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_007 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_008 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_009 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_010 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_011 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_012 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_013 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_014 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_015 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_016 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_017 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_018 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_019 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_020 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_021 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_022 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_023 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_024 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_025 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_026 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_027 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_1280_16_TFFF_block_ram_ns_virtex2(netlist))
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0]
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.1\.linebufn.mem_array[15:0] (in view: work.top(verilog)).
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_000 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_001 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_002 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_003 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_004 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_005 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_006 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_007 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_008 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_009 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_010 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_011 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_012 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_013 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.

Only the first 100 messages of id 'FX276' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id FX276' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX276} -count unlimited' in the Tcl shell.
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_1280_16_TFFF_block_ram_ns_virtex2_0(netlist))
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.1\.linebufn.mem_array[15:0]
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.3\.linebufn.mem_array[15:0] (in view: work.top(verilog)).
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_1280_16_TFFF_block_ram_ns_virtex2_1(netlist))
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.3\.linebufn.mem_array[15:0]
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.linebuf1.mem_array[15:0] (in view: work.top(verilog)).
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_1280_16_TFFF_block_ram_ns_virtex2_2(netlist))
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.linebuf1.mem_array[15:0]
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[24] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[23] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[22] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[21] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[20] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[19] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[14] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[11] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[9] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[4] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[3] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[2] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[1] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[2] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[3] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[4] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[9] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[11] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[19] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[21] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[23] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[24] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[22] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[20] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[14] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[15] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":86:0:86:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[14] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: MF794 |RAM pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0] required 156 registers during mapping 
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[0] is reduced to a combinational gate by constant propagation.
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":188:36:188:73|Found 32 by 32 bit equality operator ('==') u_aq_axi_master.un1_rd_fifo_cnt_1 (in view: work.top(verilog))
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":190:37:190:74|Found 32 by 32 bit equality operator ('==') u_aq_axi_master.un1_rd_fifo_cnt_2 (in view: work.top(verilog))
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Register bit frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[8] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[7] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[6] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_read.v":111:0:111:5|Removing sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\frame_fifo_write.v":108:0:108:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_latch[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":233:3:233:4|Removing sequential instance pixel_to_block.linebuffer_Wapper_m0.lb1.d_cascade_en[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":233:3:233:4|Removing sequential instance pixel_to_block.linebuffer_Wapper_m0.lb1.d_cascade_en[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\img_buf\imagexlib_arch.vhd":233:3:233:4|Removing sequential instance pixel_to_block.linebuffer_Wapper_m0.lb1.d_cascade_en[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\usart_tx_rx.v":112:0:112:5|Found counter in view:work.usart_tx_rx_Z1_layer0(verilog) instance b_cnt[10:0] 
@N: FX493 |Applying initial value "1" on instance ipm_distributed_sdpram_afifo_8in8out.genblk2\.q_reg_rst.
@N: FX493 |Applying initial value "1" on instance ipm_distributed_sdpram_afifo_8in8out.genblk2\.q_reg_rst.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance calculate_ddr3_addr.ddr3_addr_1[22] (in view: work.pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance calculate_ddr3_addr.ddr3_addr_1[23] (in view: work.pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance calculate_ddr3_addr.ddr3_addr_1[24] (in view: work.pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":235:13:235:36|Found 22 by 22 bit equality operator ('==') STATE15 (in view: work.pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\pixel_read_block.v":274:18:274:46|Found 22 by 22 bit equality operator ('==') un1_rd_fifo_ddr3_data_1 (in view: work.pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s(verilog))
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance calculate_ddr3_addr.add1_out[0] (in view: work.pixel_read_block_1280_960_0s_1s_2s_3s_4s_5s_6s(verilog)) because it does not drive other instances.
@N: MF179 :|Found 10 by 10 bit equality operator ('==') SYN_CTRL\.un8_syn_wfull (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_SYN_1010s_4s(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') SYN_CTRL\.syn_rempty_2 (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_SYN_1010s_4s(verilog))
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[0] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_SYN_1010s_4s(verilog)) because it does not drive other instances.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') SYN_CTRL\.un19_syn_wfull (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s(verilog))
@N: MF179 :|Found 10 by 10 bit equality operator ('==') SYN_CTRL\.syn_rempty_5 (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s(verilog))
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[0] (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s(verilog)) because it does not drive other instances.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_4 (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog))
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":207:32:207:90|Found 10 by 10 bit equality operator ('==') ASYN_CTRL\.un8_asyn_wfull (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog))
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":191:0:191:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c4[13:0] 
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[16] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[17] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[18] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[19] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[20] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[21] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[22] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[23] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":205:0:205:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c6[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":198:0:198:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c5[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":184:0:184:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c3[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":177:0:177:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c2[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":170:0:170:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c1[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":95:0:95:5|Found counter in view:work.osd_display_angle(verilog) instance timing_gen_xy_m0.y_cnt[11:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":86:0:86:5|Found counter in view:work.osd_display_angle(verilog) instance timing_gen_xy_m0.x_cnt[11:0] 
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[16] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[17] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[18] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[19] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[20] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[21] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[22] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[23] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encb.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encb.q_m_reg[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[0] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.q_m_reg[2] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\encode.v":135:2:135:7|Removing sequential instance q_m_reg[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "1" on instance c_state[0].
@N: FX493 |Applying initial value "0" on instance c_state[1].
@N: FX493 |Applying initial value "0" on instance c_state[2].
@N: FX493 |Applying initial value "0" on instance c_state[3].
@N: FX493 |Applying initial value "0" on instance c_state[4].
@N: FX493 |Applying initial value "0" on instance c_state[5].
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":254:4:254:9|Found counter in view:work.i2c_master_bit_ctrl(verilog) instance filter_cnt[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\i2c_master\i2c_master_bit_ctrl.v":208:4:208:9|Found counter in view:work.i2c_master_bit_ctrl(verilog) instance cnt[15:0] 
@N: FX493 |Applying initial value "1" on instance c_state[0].
@N: FX493 |Applying initial value "0" on instance c_state[1].
@N: FX493 |Applying initial value "0" on instance c_state[2].
@N: FX493 |Applying initial value "0" on instance c_state[3].
@N: FX493 |Applying initial value "0" on instance c_state[4].
@N: FX493 |Applying initial value "0" on instance c_state[5].
@N: FX493 |Applying initial value "0" on instance c_state[6].
@N: FX493 |Applying initial value "0" on instance c_state[7].
@N: FX493 |Applying initial value "0" on instance c_state[8].
@N: FX493 |Applying initial value "0" on instance c_state[9].
@N: FX493 |Applying initial value "0" on instance c_state[10].
@N: FX493 |Applying initial value "0" on instance c_state[11].
@N: FX493 |Applying initial value "0" on instance c_state[12].
@N: FX493 |Applying initial value "0" on instance c_state[13].
@N: FX493 |Applying initial value "0" on instance c_state[14].
@N: FX493 |Applying initial value "0" on instance c_state[15].
@N: FX493 |Applying initial value "0" on instance c_state[16].
@N: FX493 |Applying initial value "0" on instance c_state[17].
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[9] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[10] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF179 :|Found 10 by 10 bit equality operator ('==') ASYN_CTRL\.un30_asyn_wfull (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_10 (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_500s_4s(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_7 (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s(verilog))
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found counter in view:work.ipsl_ddrphy_reset_ctrl(verilog) instance cnt[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Found counter in view:work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog) instance dqs_drift_h_cnt[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Found counter in view:work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog) instance dqs_drift_l_cnt[7:0] 
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing sequential instance ddrphy_update_comp_val_h[1] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Found counter in view:work.ipsl_hmemc_ddrc_top_Z23_layer0(verilog) instance u_ipsl_ddrc_reset_ctrl.ddrc_rst_cnt[4:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Found counter in view:work.ipsl_hmemc_ddrc_top_Z23_layer0(verilog) instance u_ipsl_ddrc_reset_ctrl.rst_cnt[4:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":387:0:387:5|Found counter in view:work.ipsl_ddrc_apb_reset_Z21_layer0(verilog) instance cnt[6:0] 
@N: MF794 |RAM pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0] required 156 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:22s; Memory used current: 268MB peak: 268MB)

@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing sequential instance u_ddrphy_update_ctrl.dqs_drift_h_d1[0] (in view: work.ipsl_hmemc_phy_top_Z20_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wr_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[5] (in view: work.top(verilog)) because it does not drive other instances.
Auto Dissolve of u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top (inst of view:work.ipsl_hmemc_phy_top_Z20_layer0(verilog))

Finished factoring (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:24s; Memory used current: 283MB peak: 283MB)

@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\dvi_tx\color_bar.v":239:0:239:5|Removing sequential instance video_timing_data_m0.color_bar_m0.v_cnt_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\osd\soure\osd_display_angle.v":139:0:139:5|Removing sequential instance osd_display_angle.n_001[13] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:32s; Memory used current: 423MB peak: 423MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:37s; Memory used current: 423MB peak: 423MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:40s; Memory used current: 423MB peak: 424MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:41s; Memory used current: 423MB peak: 424MB)

@W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\lut_sin_cos.v":744:4:744:7|Could not implement Block ROM for lut_sin_cos.cos_data_1[31:0].
@N: FX214 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\lut_sin_cos.v":744:4:744:7|Generating ROM lut_sin_cos.cos_data_1[31:0] (in view: work.top(verilog)).
@W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_lut_ov5640_rgb565_1280_960.v":38:1:38:4|Could not implement Block ROM for lut_ov5640_rgb565_1280_960_m0.lut_data_1[31:4].
@N: FX214 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\source\test\my_lut_ov5640_rgb565_1280_960.v":38:1:38:4|Generating ROM lut_ov5640_rgb565_1280_960_m0.lut_data_1[31:4] (in view: work.top(verilog)).
@W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Could not implement Block ROM for u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3].
@N: FX214 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\git\fpga-based-image-rotation\my_video_v4.1\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Generating ROM u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3] (in view: work.ipsl_hmemc_ddrc_top_Z23_layer0(verilog)).
@N: MF794 |RAM pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0] required 99 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:48s; Memory used current: 438MB peak: 438MB)


Finished technology mapping (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:50s; Memory used current: 493MB peak: 493MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:51s		     2.49ns		3481 /      2731

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:54s; Memory used current: 500MB peak: 500MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:09s; Memory used current: 504MB peak: 504MB)


Start Writing Netlists (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:10s; Memory used current: 413MB peak: 505MB)

Writing Analyst data base C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\synthesize\synplify_impl\synwork\synplify_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:26s; Memory used current: 529MB peak: 529MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:33s; Memory used current: 579MB peak: 579MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:33s; Memory used current: 579MB peak: 579MB)


Start final timing analysis (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:01m:35s; Memory used current: 500MB peak: 580MB)

@N: MT615 |Found clock sys_clk with period 20.00ns 
@N: MT615 |Found clock coms_pclk with period 10.00ns 
@W: MT420 |Found inferred clock pll_50_400|clkout3_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.ui_clk[0].
@W: MT420 |Found inferred clock pll_50_400|clkout4_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.ui_clk_2[0].
@W: MT420 |Found inferred clock pll_50_400|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.pll_pclk.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrc_core_clk.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[0].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[1].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[2].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[3].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_02.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[4].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_clk_r.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[2].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[3].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[4].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[5].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[6].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[7].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[9].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[10].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[11].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[12].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[17].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[18].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[19].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[20].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[21].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[22].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[23].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[24].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[25].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[27].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_clk_r.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[28].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[29].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[31].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[32].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[33].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[34].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[35].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[36].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[37].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_03.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[40].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_03.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[41].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[42].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[43].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[44].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[45].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[46].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[47].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[48].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[49].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[51].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[52].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_04.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[55].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_04.
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[56].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[57].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[58].
@W: MT420 |Found inferred clock ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[59].
@W: MT420 |Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n[0].
@W: MT420 |Found inferred clock video_pll|clkout0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk[0].
@W: MT420 |Found inferred clock video_pll|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk5x.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Nov 22 14:37:32 2019
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        8
Constraint File(s):    C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\git\FPGA-based-image-rotation\my_video_v4.1\ddr3_ov5640_hdmi.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.723

                                                                     Requested     Estimated      Requested     Estimated                 Clock        Clock               
Starting Clock                                                       Frequency     Frequency      Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
coms_pclk                                                            100.0 MHz     189.5 MHz      10.000        5.277         4.723       declared     default_clkgroup    
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_71
ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock                      1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_3 
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[2]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_12
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[3]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_14
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[4]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_16
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[5]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_17
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[6]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_18
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[7]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_19
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[9]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_20
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[10]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_22
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[11]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_23
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[12]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_24
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[17]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_26
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[18]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_28
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[19]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_29
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[20]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_30
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[21]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_31
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[22]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_32
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[23]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_33
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[24]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_34
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[25]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_35
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[27]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_36
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[28]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_40
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[29]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_41
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[31]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_42
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[32]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_44
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[33]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_45
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[34]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_46
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[35]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_47
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[36]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_48
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[37]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_49
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[40]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_51
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[41]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_53
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[42]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_54
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[43]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_55
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[44]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_56
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[45]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_57
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[46]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_58
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[47]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_59
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[48]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_60
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[49]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_61
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[51]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_62
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[52]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_63
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[55]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_65
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[56]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_67
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[57]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_68
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[58]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_69
ipsl_phy_io_Z19_layer0|buffer_clk_sys_inferred_clock[59]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_70
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[0]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_4 
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[1]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_6 
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[2]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_7 
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[3]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_8 
ipsl_phy_io_Z19_layer0|buffer_dqs_clk_regional_inferred_clock[4]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_10
ipsl_phy_io_Z19_layer0|dqs0_clk_r_inferred_clock                     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_11
ipsl_phy_io_Z19_layer0|dqs1_clk_r_inferred_clock                     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_38
ipsl_phy_io_Z19_layer0|dqs_90_0_inferred_clock                       1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_15
ipsl_phy_io_Z19_layer0|dqs_90_1_inferred_clock                       1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_37
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_01_inferred_clock                1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_25
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_03_inferred_clock                1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_50
ipsl_phy_io_Z19_layer0|dqs_ca_clk_r_04_inferred_clock                1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_64
ipsl_phy_io_Z19_layer0|dqs_clkw290_0_inferred_clock                  1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_13
ipsl_phy_io_Z19_layer0|dqs_clkw290_1_inferred_clock                  1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_39
ipsl_phy_io_Z19_layer0|dqs_clkw_0_inferred_clock                     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_21
ipsl_phy_io_Z19_layer0|dqs_clkw_1_inferred_clock                     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_43
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_01_inferred_clock                 1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_27
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_03_inferred_clock                 1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_52
ipsl_phy_io_Z19_layer0|dqs_clkw_ca_04_inferred_clock                 1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_66
ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock                       1.0 MHz       1008.1 MHz     1000.000      0.992         999.008     inferred     Inferred_clkgroup_5 
ipsl_phy_io_Z19_layer0|ioclk_02_inferred_clock                       1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_9 
pll_50_400|clkout1_inferred_clock                                    1.0 MHz       120.6 MHz      1000.000      8.294         991.706     inferred     Inferred_clkgroup_2 
pll_50_400|clkout3_inferred_clock                                    1.0 MHz       142.7 MHz      1000.000      7.006         992.994     inferred     Inferred_clkgroup_0 
pll_50_400|clkout4_inferred_clock                                    1.0 MHz       107.8 MHz      1000.000      9.275         990.725     inferred     Inferred_clkgroup_1 
sys_clk                                                              50.0 MHz      157.8 MHz      20.000        6.337         13.663      declared     default_clkgroup    
video_pll|clkout0_inferred_clock                                     1.0 MHz       168.2 MHz      1000.000      5.947         994.053     inferred     Inferred_clkgroup_72
video_pll|clkout1_inferred_clock                                     1.0 MHz       734.4 MHz      1000.000      1.362         998.638     inferred     Inferred_clkgroup_73
System                                                               1.0 MHz       780.5 MHz      1000.000      1.281         998.719     system       system_clkgroup     
===========================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  1000.000    998.719  |  No paths    -      |  No paths    -      |  No paths    -      
System                                                   pll_50_400|clkout4_inferred_clock                        |  No paths    -        |  No paths    -      |  No paths    -      |  1000.000    998.453
System                                                   pll_50_400|clkout1_inferred_clock                        |  1000.000    999.731  |  No paths    -      |  No paths    -      |  No paths    -      
System                                                   ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock  |  1000.000    999.731  |  No paths    -      |  No paths    -      |  No paths    -      
sys_clk                                                  sys_clk                                                  |  20.000      13.663   |  No paths    -      |  No paths    -      |  No paths    -      
sys_clk                                                  pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
coms_pclk                                                coms_pclk                                                |  10.000      4.723    |  No paths    -      |  No paths    -      |  No paths    -      
coms_pclk                                                pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        sys_clk                                                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        coms_pclk                                                |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        pll_50_400|clkout3_inferred_clock                        |  1000.000    992.994  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        pll_50_400|clkout4_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        video_pll|clkout0_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout4_inferred_clock                        System                                                   |  1000.000    996.891  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout4_inferred_clock                        pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout4_inferred_clock                        pll_50_400|clkout4_inferred_clock                        |  1000.000    990.725  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout4_inferred_clock                        video_pll|clkout0_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout1_inferred_clock                        System                                                   |  1000.000    999.133  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout1_inferred_clock                        pll_50_400|clkout1_inferred_clock                        |  1000.000    991.706  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout1_inferred_clock                        ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
ipsl_phy_io_Z19_layer0|IOCLK_DIV_inferred_clock          pll_50_400|clkout1_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock           ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock           |  1000.000    999.008  |  No paths    -      |  No paths    -      |  No paths    -      
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock  pll_50_400|clkout1_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
video_pll|clkout0_inferred_clock                         pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
video_pll|clkout0_inferred_clock                         video_pll|clkout0_inferred_clock                         |  1000.000    994.053  |  No paths    -      |  No paths    -      |  No paths    -      
video_pll|clkout0_inferred_clock                         video_pll|clkout1_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
video_pll|clkout1_inferred_clock                         video_pll|clkout1_inferred_clock                         |  1000.000    998.638  |  No paths    -      |  No paths    -      |  No paths    -      
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: coms_pclk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                            Arrival          
Instance                     Reference     Type          Pin     Net             Time        Slack
                             Clock                                                                
--------------------------------------------------------------------------------------------------
pixel_to_block.wr_out_en     coms_pclk     GTP_DFF_C     Q       wr_block_en     0.290       4.723
==================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                       Starting                                              Required          
Instance                                                                                               Reference     Type          Pin     Net               Time         Slack
                                                                                                       Clock                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull     coms_pclk     GTP_DFF_C     D       asyn_wfull_10     10.020       4.723
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.723

    Number of logic level(s):                9
    Starting point:                          pixel_to_block.wr_out_en / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_to_block.wr_out_en                                                                                           GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_block_en                                                                                                        Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0_cy                       GTP_LUT5CARRY     I3       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0_cy                       GTP_LUT5CARRY     COUT     Out     0.346     2.734       -         
wbnext_cry_0_cy                                                                                                    Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                          GTP_LUT5CARRY     CIN      In      -         2.734       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                          GTP_LUT5CARRY     COUT     Out     0.034     2.768       -         
wbnext_cry_0                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     CIN      In      -         2.768       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     COUT     Out     0.034     2.802       -         
wbnext_cry_1                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     CIN      In      -         2.802       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.034     2.836       -         
wbnext_cry_2                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         2.836       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.232     3.068       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.397       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.573       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          I1       In      -         3.841       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          Z        Out     0.306     4.147       -         
asyn_wfull_10_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          I1       In      -         4.416       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          Z        Out     0.306     4.722       -         
asyn_wfull_10_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          I1       In      -         4.991       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          Z        Out     0.306     5.297       -         
asyn_wfull_10                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.297       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.277 is 2.044(38.7%) logic and 3.233(61.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.265
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.755

    Number of logic level(s):                8
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]                    GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[0]                                                                                                         Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                          GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                          GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_0                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_1                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.034     2.804       -         
wbnext_cry_2                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         2.804       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.232     3.036       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.365       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.541       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          I1       In      -         3.809       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          Z        Out     0.306     4.115       -         
asyn_wfull_10_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          I1       In      -         4.384       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          Z        Out     0.306     4.690       -         
asyn_wfull_10_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          I1       In      -         4.959       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          Z        Out     0.306     5.265       -         
asyn_wfull_10                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.265       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.245 is 2.012(38.4%) logic and 3.233(61.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.231
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.789

    Number of logic level(s):                7
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]                    GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[1]                                                                                                         Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_1                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_2                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.232     3.002       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.331       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.507       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          I1       In      -         3.775       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          Z        Out     0.306     4.081       -         
asyn_wfull_10_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          I1       In      -         4.350       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          Z        Out     0.306     4.656       -         
asyn_wfull_10_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          I1       In      -         4.925       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          Z        Out     0.306     5.231       -         
asyn_wfull_10                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.231       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.211 is 1.978(38.0%) logic and 3.233(62.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.823

    Number of logic level(s):                6
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]                    GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[2]                                                                                                         Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_2                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.232     2.968       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.297       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.473       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          I1       In      -         3.741       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          Z        Out     0.306     4.047       -         
asyn_wfull_10_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          I1       In      -         4.316       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          Z        Out     0.306     4.622       -         
asyn_wfull_10_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          I1       In      -         4.891       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          Z        Out     0.306     5.197       -         
asyn_wfull_10                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.197       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.177 is 1.944(37.6%) logic and 3.233(62.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.110
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.910

    Number of logic level(s):                9
    Starting point:                          pixel_to_block.wr_out_en / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_to_block.wr_out_en                                                                                      GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_block_en                                                                                                   Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0_cy                  GTP_LUT5CARRY     I3       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0_cy                  GTP_LUT5CARRY     COUT     Out     0.346     2.734       -         
wbnext_cry_0_cy                                                                                               Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                     GTP_LUT5CARRY     CIN      In      -         2.734       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                     GTP_LUT5CARRY     COUT     Out     0.034     2.768       -         
wbnext_cry_0                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     CIN      In      -         2.768       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     COUT     Out     0.034     2.802       -         
wbnext_cry_1                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     CIN      In      -         2.802       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     COUT     Out     0.034     2.836       -         
wbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     CIN      In      -         2.836       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     COUT     Out     0.034     2.870       -         
wbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     CIN      In      -         2.870       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     Z        Out     0.232     3.102       -         
wbnext[4]                                                                                                     Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1_0     GTP_LUT5          I3       In      -         3.431       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1_0     GTP_LUT5          Z        Out     0.420     3.851       -         
asyn_wfull_10_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1       GTP_LUT5          I1       In      -         4.119       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1       GTP_LUT5          Z        Out     0.306     4.425       -         
asyn_wfull_10_1                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10         GTP_LUT5          I2       In      -         4.694       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10         GTP_LUT5          Z        Out     0.416     5.110       -         
asyn_wfull_10                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull            GTP_DFF_C         D        In      -         5.110       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.090 is 2.126(41.8%) logic and 2.964(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.078
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.942

    Number of logic level(s):                8
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]               GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[0]                                                                                                    Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                     GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                     GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_0                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_1                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     COUT     Out     0.034     2.804       -         
wbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     CIN      In      -         2.804       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     COUT     Out     0.034     2.838       -         
wbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     CIN      In      -         2.838       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     Z        Out     0.232     3.070       -         
wbnext[4]                                                                                                     Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1_0     GTP_LUT5          I3       In      -         3.399       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1_0     GTP_LUT5          Z        Out     0.420     3.819       -         
asyn_wfull_10_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1       GTP_LUT5          I1       In      -         4.087       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1       GTP_LUT5          Z        Out     0.306     4.393       -         
asyn_wfull_10_1                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10         GTP_LUT5          I2       In      -         4.662       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10         GTP_LUT5          Z        Out     0.416     5.078       -         
asyn_wfull_10                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull            GTP_DFF_C         D        In      -         5.078       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.058 is 2.094(41.4%) logic and 2.964(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.976

    Number of logic level(s):                7
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]               GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[1]                                                                                                    Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_1                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     COUT     Out     0.034     2.804       -         
wbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     CIN      In      -         2.804       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     Z        Out     0.232     3.036       -         
wbnext[4]                                                                                                     Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1_0     GTP_LUT5          I3       In      -         3.365       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1_0     GTP_LUT5          Z        Out     0.420     3.785       -         
asyn_wfull_10_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1       GTP_LUT5          I1       In      -         4.053       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_1       GTP_LUT5          Z        Out     0.306     4.359       -         
asyn_wfull_10_1                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10         GTP_LUT5          I2       In      -         4.628       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10         GTP_LUT5          Z        Out     0.416     5.044       -         
asyn_wfull_10                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull            GTP_DFF_C         D        In      -         5.044       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.024 is 2.060(41.0%) logic and 2.964(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.987

    Number of logic level(s):                5
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[3] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[3]                    GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[3]                                                                                                         Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.416     2.804       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.133       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.309       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          I1       In      -         3.577       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0            GTP_LUT5          Z        Out     0.306     3.883       -         
asyn_wfull_10_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          I1       In      -         4.152       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10_0_1          GTP_LUT5          Z        Out     0.306     4.458       -         
asyn_wfull_10_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          I1       In      -         4.727       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_10              GTP_LUT5          Z        Out     0.306     5.033       -         
asyn_wfull_10                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.033       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.013 is 1.780(35.5%) logic and 3.233(64.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                                       Arrival            
Instance                                                         Reference                                          Type           Pin                Net                       Time        Slack  
                                                                 Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[0]     dqs_ififo_rpoint_0[0]     0.464       999.008
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                                  Required            
Instance                                                              Reference                                          Type            Pin          Net                       Time         Slack  
                                                                      Clock                                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      999.008
====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[1]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[1]
    The start point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[1]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[1]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[1]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[2]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[2]
    The start point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[2]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[2]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[2]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                   Type            Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut           GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_1[0]                                                  Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut / IFIFO_RADDR[1]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut / RADDR[1]
    The start point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                   Type            Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut           GTP_DDC_E1      IFIFO_RADDR[1]     Out     0.464     0.464       -         
dqs_ififo_rpoint_1[1]                                                  Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut     GTP_ISERDES     RADDR[1]           In      -         0.872       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut / IFIFO_RADDR[2]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut / RADDR[2]
    The start point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                   Type            Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut           GTP_DDC_E1      IFIFO_RADDR[2]     Out     0.464     0.464       -         
dqs_ififo_rpoint_1[2]                                                  Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut     GTP_ISERDES     RADDR[2]           In      -         0.872       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z19_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                               Starting                                                                Arrival            
Instance                                                                                       Reference                             Type           Pin     Net        Time        Slack  
                                                                                               Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]     pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[1]     0.290       991.706
==========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                   Starting                                                                        Required            
Instance                                                           Reference                             Type           Pin        Net             Time         Slack  
                                                                   Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PWRITE     ddrc_pwrite     996.782      991.706
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.077
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.706

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[1]                                                                                                 Net            -          -       2.773     -           81        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I1         In      -         3.063       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.306     3.369       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.269     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.638       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.813       -         
un2_pwrite                                                                                             Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.612       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     4.788       -         
ddrc_pwrite                                                                                            Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                         GTP_DDRPHY     PWRITE     In      -         5.077       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.294 is 4.166(50.2%) logic and 4.128(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.077
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.706

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[1]                                                                                                 Net            -          -       2.773     -           81        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I1         In      -         3.063       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.306     3.369       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.269     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.638       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.813       -         
un2_pwrite                                                                                             Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.612       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     4.788       -         
ddrc_pwrite                                                                                            Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                          GTP_DDRC       PWRITE     In      -         5.077       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.294 is 4.166(50.2%) logic and 4.128(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.754

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[0]                                                                                                 Net            -          -       2.780     -           82        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I0         In      -         3.070       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.251     3.321       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.269     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.589       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.765       -         
un2_pwrite                                                                                             Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.564       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     4.740       -         
ddrc_pwrite                                                                                            Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                         GTP_DDRPHY     PWRITE     In      -         5.028       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.246 is 4.111(49.9%) logic and 4.135(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.754

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[0]                                                                                                 Net            -          -       2.780     -           82        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I0         In      -         3.070       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.251     3.321       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.269     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.589       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.765       -         
un2_pwrite                                                                                             Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.564       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     4.740       -         
ddrc_pwrite                                                                                            Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                          GTP_DDRC       PWRITE     In      -         5.028       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.246 is 4.111(49.9%) logic and 4.135(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.061

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[4]                                                                                             Net            -          -       2.752     -           78        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I2         In      -         3.042       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.416     3.458       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.257       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.433       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                     GTP_DDRPHY     PWRITE     In      -         4.721       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.939 is 4.100(51.6%) logic and 3.839(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.061

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[4]                                                                                             Net            -          -       2.752     -           78        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I2         In      -         3.042       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.416     3.458       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.257       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.433       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                      GTP_DDRC       PWRITE     In      -         4.721       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.939 is 4.100(51.6%) logic and 3.839(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.691
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.091

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[5]                                                                                             Net            -          -       2.718     -           73        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I3         In      -         3.008       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.420     3.428       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.227       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.403       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                     GTP_DDRPHY     PWRITE     In      -         4.691       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.909 is 4.104(51.9%) logic and 3.805(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.691
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.091

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[5]                                                                                             Net            -          -       2.718     -           73        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I3         In      -         3.008       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.420     3.428       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.227       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.403       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                      GTP_DDRC       PWRITE     In      -         4.691       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.909 is 4.104(51.9%) logic and 3.805(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout3_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                               Arrival            
Instance                   Reference                             Type          Pin     Net        Time        Slack  
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q       MUX_wr     0.290       992.994
=====================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                        Starting                                                                              Required            
Instance                                                                                                Reference                             Type          Pin     Net                       Time         Slack  
                                                                                                        Clock                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty     pll_50_400|clkout3_inferred_clock     GTP_DFF_P     D       asyn_rempty_10_NE_i_0     1000.020     992.994
==================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      7.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.994

    Number of logic level(s):                13
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                                 GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                                 Net               -        -       1.002     -           78        
u_aq_axi_master.WR_FIFO_RE_1                                                                                           GTP_LUT5          I2       In      -         1.292       -         
u_aq_axi_master.WR_FIFO_RE_1                                                                                           GTP_LUT5          Z        Out     0.416     1.708       -         
wr_burst_data_req                                                                                                      Net               -        -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                           GTP_LUT5CARRY     I3       In      -         3.827       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                           GTP_LUT5CARRY     COUT     Out     0.346     4.173       -         
rbnext_cry_0_cy                                                                                                        Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                              GTP_LUT5CARRY     CIN      In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                              GTP_LUT5CARRY     COUT     Out     0.034     4.207       -         
rbnext_cry_0                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                              GTP_LUT5CARRY     CIN      In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                              GTP_LUT5CARRY     COUT     Out     0.034     4.240       -         
rbnext_cry_1                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                              GTP_LUT5CARRY     CIN      In      -         4.240       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                              GTP_LUT5CARRY     COUT     Out     0.034     4.274       -         
rbnext_cry_2                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                              GTP_LUT5CARRY     CIN      In      -         4.274       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                              GTP_LUT5CARRY     COUT     Out     0.034     4.309       -         
rbnext_cry_3                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                              GTP_LUT5CARRY     CIN      In      -         4.309       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                              GTP_LUT5CARRY     COUT     Out     0.034     4.343       -         
rbnext_cry_4                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                              GTP_LUT5CARRY     CIN      In      -         4.343       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                              GTP_LUT5CARRY     COUT     Out     0.034     4.377       -         
rbnext_cry_5                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                              GTP_LUT5CARRY     CIN      In      -         4.377       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                              GTP_LUT5CARRY     Z        Out     0.232     4.609       -         
rbnext[6]                                                                                                              Net               -        -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_6_0_a3_0_x2     GTP_LUT3          I2       In      -         4.957       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_6_0_a3_0_x2     GTP_LUT3          Z        Out     0.176     5.133       -         
N_75_i                                                                                                                 Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2            GTP_LUT5          I0       In      -         5.402       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2            GTP_LUT5          Z        Out     0.251     5.652       -         
asyn_rempty_10_NE_2                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1          GTP_LUT5          I2       In      -         5.921       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1          GTP_LUT5          Z        Out     0.416     6.337       -         
asyn_rempty_10_NE_1_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i            GTP_LUT5          I3       In      -         6.606       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i            GTP_LUT5          Z        Out     0.420     7.026       -         
asyn_rempty_10_NE_i_0                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                    GTP_DFF_P         D        In      -         7.026       -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.006 is 2.731(39.0%) logic and 4.275(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.924
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.096

    Number of logic level(s):                13
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                           Pin          Pin               Arrival     No. of    
Name                                                                                                                   Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                          GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                               Net               -            -       0.388     -           7         
u_aq_axi_master.WR_FIFO_RE_1                                                                                           GTP_LUT5          I0           In      -         1.356       -         
u_aq_axi_master.WR_FIFO_RE_1                                                                                           GTP_LUT5          Z            Out     0.251     1.607       -         
wr_burst_data_req                                                                                                      Net               -            -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                           GTP_LUT5CARRY     I3           In      -         3.725       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                           GTP_LUT5CARRY     COUT         Out     0.346     4.071       -         
rbnext_cry_0_cy                                                                                                        Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                              GTP_LUT5CARRY     CIN          In      -         4.071       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                              GTP_LUT5CARRY     COUT         Out     0.034     4.105       -         
rbnext_cry_0                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                              GTP_LUT5CARRY     CIN          In      -         4.105       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                              GTP_LUT5CARRY     COUT         Out     0.034     4.139       -         
rbnext_cry_1                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                              GTP_LUT5CARRY     CIN          In      -         4.139       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                              GTP_LUT5CARRY     COUT         Out     0.034     4.173       -         
rbnext_cry_2                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                              GTP_LUT5CARRY     CIN          In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                              GTP_LUT5CARRY     COUT         Out     0.034     4.207       -         
rbnext_cry_3                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                              GTP_LUT5CARRY     CIN          In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                              GTP_LUT5CARRY     COUT         Out     0.034     4.241       -         
rbnext_cry_4                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                              GTP_LUT5CARRY     CIN          In      -         4.241       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                              GTP_LUT5CARRY     COUT         Out     0.034     4.275       -         
rbnext_cry_5                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                              GTP_LUT5CARRY     CIN          In      -         4.275       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                              GTP_LUT5CARRY     Z            Out     0.232     4.507       -         
rbnext[6]                                                                                                              Net               -            -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_6_0_a3_0_x2     GTP_LUT3          I2           In      -         4.855       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_6_0_a3_0_x2     GTP_LUT3          Z            Out     0.176     5.031       -         
N_75_i                                                                                                                 Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2            GTP_LUT5          I0           In      -         5.300       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2            GTP_LUT5          Z            Out     0.251     5.551       -         
asyn_rempty_10_NE_2                                                                                                    Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1          GTP_LUT5          I2           In      -         5.820       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1          GTP_LUT5          Z            Out     0.416     6.236       -         
asyn_rempty_10_NE_1_1                                                                                                  Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i            GTP_LUT5          I3           In      -         6.504       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i            GTP_LUT5          Z            Out     0.420     6.924       -         
asyn_rempty_10_NE_i_0                                                                                                  Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                    GTP_DFF_P         D            In      -         6.924       -         
==============================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.904 is 3.244(47.0%) logic and 3.661(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.236

    Number of logic level(s):                13
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                              Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                            GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                            Net               -        -       1.002     -           78        
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          I2       In      -         1.292       -         
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          Z        Out     0.416     1.708       -         
wr_burst_data_req                                                                                                 Net               -        -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3       In      -         3.827       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT     Out     0.346     4.173       -         
rbnext_cry_0_cy                                                                                                   Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN      In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT     Out     0.034     4.207       -         
rbnext_cry_0                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN      In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT     Out     0.034     4.240       -         
rbnext_cry_1                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN      In      -         4.240       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT     Out     0.034     4.274       -         
rbnext_cry_2                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN      In      -         4.274       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT     Out     0.034     4.309       -         
rbnext_cry_3                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN      In      -         4.309       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT     Out     0.034     4.343       -         
rbnext_cry_4                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN      In      -         4.343       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     COUT     Out     0.034     4.377       -         
rbnext_cry_5                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     CIN      In      -         4.377       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     COUT     Out     0.034     4.410       -         
rbnext_cry_6                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     CIN      In      -         4.410       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     Z        Out     0.232     4.643       -         
rbnext[7]                                                                                                         Net               -        -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2       GTP_LUT5          I3       In      -         4.991       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2       GTP_LUT5          Z        Out     0.420     5.411       -         
asyn_rempty_10_NE_2                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          I2       In      -         5.679       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          Z        Out     0.416     6.096       -         
asyn_rempty_10_NE_1_1                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          I3       In      -         6.364       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          Z        Out     0.420     6.784       -         
asyn_rempty_10_NE_i_0                                                                                             Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D        In      -         6.784       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.764 is 2.758(40.8%) logic and 4.006(59.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.683
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.337

    Number of logic level(s):                13
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                                                              Type              Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                     GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                          Net               -            -       0.388     -           7         
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          I0           In      -         1.356       -         
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          Z            Out     0.251     1.607       -         
wr_burst_data_req                                                                                                 Net               -            -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3           In      -         3.725       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT         Out     0.346     4.071       -         
rbnext_cry_0_cy                                                                                                   Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN          In      -         4.071       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT         Out     0.034     4.105       -         
rbnext_cry_0                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN          In      -         4.105       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT         Out     0.034     4.139       -         
rbnext_cry_1                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN          In      -         4.139       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT         Out     0.034     4.173       -         
rbnext_cry_2                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN          In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT         Out     0.034     4.207       -         
rbnext_cry_3                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN          In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT         Out     0.034     4.241       -         
rbnext_cry_4                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN          In      -         4.241       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     COUT         Out     0.034     4.275       -         
rbnext_cry_5                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     CIN          In      -         4.275       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     COUT         Out     0.034     4.309       -         
rbnext_cry_6                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     CIN          In      -         4.309       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     Z            Out     0.232     4.541       -         
rbnext[7]                                                                                                         Net               -            -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2       GTP_LUT5          I3           In      -         4.889       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2       GTP_LUT5          Z            Out     0.420     5.309       -         
asyn_rempty_10_NE_2                                                                                               Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          I2           In      -         5.578       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          Z            Out     0.416     5.994       -         
asyn_rempty_10_NE_1_1                                                                                             Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          I3           In      -         6.263       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          Z            Out     0.420     6.683       -         
asyn_rempty_10_NE_i_0                                                                                             Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D            In      -         6.683       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.663 is 3.271(49.1%) logic and 3.392(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.418

    Number of logic level(s):                16
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                              Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                            GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                            Net               -        -       1.002     -           78        
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          I2       In      -         1.292       -         
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          Z        Out     0.416     1.708       -         
wr_burst_data_req                                                                                                 Net               -        -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3       In      -         3.827       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT     Out     0.346     4.173       -         
rbnext_cry_0_cy                                                                                                   Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN      In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT     Out     0.034     4.207       -         
rbnext_cry_0                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN      In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT     Out     0.034     4.240       -         
rbnext_cry_1                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN      In      -         4.240       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT     Out     0.034     4.274       -         
rbnext_cry_2                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN      In      -         4.274       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT     Out     0.034     4.309       -         
rbnext_cry_3                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN      In      -         4.309       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT     Out     0.034     4.343       -         
rbnext_cry_4                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN      In      -         4.343       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     COUT     Out     0.034     4.377       -         
rbnext_cry_5                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     CIN      In      -         4.377       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     COUT     Out     0.034     4.410       -         
rbnext_cry_6                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     CIN      In      -         4.410       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     COUT     Out     0.034     4.444       -         
rbnext_cry_7                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_8                         GTP_LUT5CARRY     CIN      In      -         4.444       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_8                         GTP_LUT5CARRY     COUT     Out     0.034     4.479       -         
rbnext_cry_8                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_9                         GTP_LUT5CARRY     CIN      In      -         4.479       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_9                         GTP_LUT5CARRY     COUT     Out     0.034     4.513       -         
rbnext_cry_9                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_s_10                          GTP_LUT5CARRY     CIN      In      -         4.513       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_s_10                          GTP_LUT5CARRY     Z        Out     0.232     4.745       -         
rbnext[10]                                                                                                        Net               -        -       0.308     -           3         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2       GTP_LUT5          I4       In      -         5.053       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2       GTP_LUT5          Z        Out     0.176     5.229       -         
asyn_rempty_10_NE_2                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          I2       In      -         5.498       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          Z        Out     0.416     5.914       -         
asyn_rempty_10_NE_1_1                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          I3       In      -         6.182       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          Z        Out     0.420     6.602       -         
asyn_rempty_10_NE_i_0                                                                                             Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D        In      -         6.602       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.582 is 2.616(39.7%) logic and 3.966(60.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.511
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.510

    Number of logic level(s):                14
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                        GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                        Net               -        -       1.002     -           78        
u_aq_axi_master.WR_FIFO_RE_0                                                                                  GTP_LUT5          I2       In      -         1.292       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                  GTP_LUT5          Z        Out     0.416     1.708       -         
wr_test_data_req                                                                                              Net               -        -       2.078     -           4         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                       GTP_LUT5CARRY     I3       In      -         3.787       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                       GTP_LUT5CARRY     COUT     Out     0.346     4.133       -         
rbnext_cry_0_cy                                                                                               Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                          GTP_LUT5CARRY     CIN      In      -         4.133       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                          GTP_LUT5CARRY     COUT     Out     0.034     4.167       -         
rbnext_cry_0                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                          GTP_LUT5CARRY     CIN      In      -         4.167       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                          GTP_LUT5CARRY     COUT     Out     0.034     4.201       -         
rbnext_cry_1                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                          GTP_LUT5CARRY     CIN      In      -         4.201       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.034     4.235       -         
rbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         4.235       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                          GTP_LUT5CARRY     COUT     Out     0.034     4.269       -         
rbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                          GTP_LUT5CARRY     CIN      In      -         4.269       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                          GTP_LUT5CARRY     COUT     Out     0.034     4.303       -         
rbnext_cry_4                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                          GTP_LUT5CARRY     CIN      In      -         4.303       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                          GTP_LUT5CARRY     COUT     Out     0.034     4.337       -         
rbnext_cry_5                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                          GTP_LUT5CARRY     CIN      In      -         4.337       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                          GTP_LUT5CARRY     COUT     Out     0.034     4.371       -         
rbnext_cry_6                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                          GTP_LUT5CARRY     CIN      In      -         4.371       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                          GTP_LUT5CARRY     COUT     Out     0.034     4.405       -         
rbnext_cry_7                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_s_8                            GTP_LUT5CARRY     CIN      In      -         4.405       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_s_8                            GTP_LUT5CARRY     Z        Out     0.232     4.637       -         
rbnext[8]                                                                                                     Net               -        -       0.328     -           4         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_4_8_i_1_x2     GTP_LUT2          I1       In      -         4.965       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_4_8_i_1_x2     GTP_LUT2          Z        Out     0.176     5.141       -         
dsp_join_kb_47[8]                                                                                             Net               -        -       0.269     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_4_NE_0_1       GTP_LUT5          I2       In      -         5.410       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_4_NE_0_1       GTP_LUT5          Z        Out     0.416     5.826       -         
asyn_rempty_4_NE_0_1                                                                                          Net               -        -       0.269     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_4_NE_i         GTP_LUT5          I2       In      -         6.095       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_4_NE_i         GTP_LUT5          Z        Out     0.416     6.511       -         
asyn_rempty_4_NE_i_0                                                                                          Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                GTP_DFF_P         D        In      -         6.511       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.491 is 2.544(39.2%) logic and 3.947(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.501
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.519

    Number of logic level(s):                16
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                                                              Type              Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                     GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                          Net               -            -       0.388     -           7         
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          I0           In      -         1.356       -         
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          Z            Out     0.251     1.607       -         
wr_burst_data_req                                                                                                 Net               -            -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3           In      -         3.725       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT         Out     0.346     4.071       -         
rbnext_cry_0_cy                                                                                                   Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN          In      -         4.071       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT         Out     0.034     4.105       -         
rbnext_cry_0                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN          In      -         4.105       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT         Out     0.034     4.139       -         
rbnext_cry_1                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN          In      -         4.139       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT         Out     0.034     4.173       -         
rbnext_cry_2                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN          In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT         Out     0.034     4.207       -         
rbnext_cry_3                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN          In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT         Out     0.034     4.241       -         
rbnext_cry_4                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN          In      -         4.241       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     COUT         Out     0.034     4.275       -         
rbnext_cry_5                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     CIN          In      -         4.275       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     COUT         Out     0.034     4.309       -         
rbnext_cry_6                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     CIN          In      -         4.309       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     COUT         Out     0.034     4.343       -         
rbnext_cry_7                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_8                         GTP_LUT5CARRY     CIN          In      -         4.343       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_8                         GTP_LUT5CARRY     COUT         Out     0.034     4.377       -         
rbnext_cry_8                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_9                         GTP_LUT5CARRY     CIN          In      -         4.377       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_9                         GTP_LUT5CARRY     COUT         Out     0.034     4.411       -         
rbnext_cry_9                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_s_10                          GTP_LUT5CARRY     CIN          In      -         4.411       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_s_10                          GTP_LUT5CARRY     Z            Out     0.232     4.643       -         
rbnext[10]                                                                                                        Net               -            -       0.308     -           3         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2       GTP_LUT5          I4           In      -         4.952       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_2       GTP_LUT5          Z            Out     0.176     5.128       -         
asyn_rempty_10_NE_2                                                                                               Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          I2           In      -         5.396       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          Z            Out     0.416     5.812       -         
asyn_rempty_10_NE_1_1                                                                                             Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          I3           In      -         6.081       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          Z            Out     0.420     6.501       -         
asyn_rempty_10_NE_i_0                                                                                             Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D            In      -         6.501       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.481 is 3.129(48.3%) logic and 3.352(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.528

    Number of logic level(s):                11
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                              Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                            GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                            Net               -        -       1.002     -           78        
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          I2       In      -         1.292       -         
u_aq_axi_master.WR_FIFO_RE_1                                                                                      GTP_LUT5          Z        Out     0.416     1.708       -         
wr_burst_data_req                                                                                                 Net               -        -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3       In      -         3.827       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT     Out     0.346     4.173       -         
rbnext_cry_0_cy                                                                                                   Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN      In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT     Out     0.034     4.207       -         
rbnext_cry_0                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN      In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT     Out     0.034     4.240       -         
rbnext_cry_1                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN      In      -         4.240       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT     Out     0.034     4.274       -         
rbnext_cry_2                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN      In      -         4.274       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT     Out     0.034     4.309       -         
rbnext_cry_3                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN      In      -         4.309       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT     Out     0.034     4.343       -         
rbnext_cry_4                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN      In      -         4.343       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     Z        Out     0.232     4.574       -         
N_736                                                                                                             Net               -        -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_0     GTP_LUT4          I1       In      -         4.923       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_0     GTP_LUT4          Z        Out     0.306     5.229       -         
asyn_rempty_10_NE_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          I1       In      -         5.497       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_1_1     GTP_LUT5          Z        Out     0.306     5.803       -         
asyn_rempty_10_NE_1_1                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          I3       In      -         6.072       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_10_NE_i       GTP_LUT5          Z        Out     0.420     6.492       -         
asyn_rempty_10_NE_i_0                                                                                             Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D        In      -         6.492       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.472 is 2.466(38.1%) logic and 4.006(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                  Starting                                                                                 Arrival            
Instance                                                                                                          Reference                             Type           Pin        Net                      Time        Slack  
                                                                                                                  Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     pll_50_400|clkout4_inferred_clock     GTP_DRM18K     DOA[4]     rd_fifo_ddr3_data[4]     2.063       990.725
==============================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                                  Required            
Instance                             Reference                             Type           Pin     Net                          Time         Slack  
                                     Clock                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.wr_fifo_pixel_data[0]     pll_50_400|clkout4_inferred_clock     GTP_DFF_CE     D       wr_fifo_pixel_data_55[0]     1000.020     990.725
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      9.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.725

    Number of logic level(s):                18
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[4]
    Ending point:                            pixel_read.wr_fifo_pixel_data[0] / D
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOA[4]     Out     2.063     2.063       -         
rd_fifo_ddr3_data[4]                                                                                              Net               -          -       2.058     -           3         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          I2         In      -         4.122       -         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          Z          Out     0.416     4.537       -         
STATE15_0_I_1_cco                                                                                                 Net               -          -       0.269     -           1         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     I2         In      -         4.806       -         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     COUT       Out     0.348     5.154       -         
STATE15_0_data_tmp[0]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     CIN        In      -         5.154       -         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.188       -         
STATE15_0_data_tmp[1]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     CIN        In      -         5.188       -         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.222       -         
STATE15_0_data_tmp[2]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     CIN        In      -         5.222       -         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.256       -         
STATE15_0_data_tmp[3]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     CIN        In      -         5.256       -         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.290       -         
STATE15_0_data_tmp[4]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     CIN        In      -         5.290       -         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     COUT       Out     0.034     5.324       -         
STATE15_0_data_tmp[5]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     CIN        In      -         5.324       -         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.358       -         
STATE15_0_data_tmp[6]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     CIN        In      -         5.358       -         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.392       -         
STATE15_0_data_tmp[7]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     CIN        In      -         5.392       -         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.426       -         
STATE15_0_data_tmp[8]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     CIN        In      -         5.426       -         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.460       -         
STATE15_0_data_tmp[9]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     CIN        In      -         5.460       -         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.494       -         
STATE15_0_data_tmp[10]                                                                                            Net               -          -       0.000     -           7         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          I0         In      -         5.494       -         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     5.745       -         
N_89                                                                                                              Net               -          -       0.348     -           5         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          I0         In      -         6.093       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     6.344       -         
N_1854                                                                                                            Net               -          -       0.289     -           2         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          I2         In      -         6.633       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          Z          Out     0.416     7.049       -         
wr_fifo_pixel_data_55_sn_N_76                                                                                     Net               -          -       0.567     -           16        
pixel_read.wr_fifo_pixel_data_55_20[0]                                                                            GTP_LUT5          I3         In      -         7.616       -         
pixel_read.wr_fifo_pixel_data_55_20[0]                                                                            GTP_LUT5          Z          Out     0.420     8.036       -         
N_733                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55_27[0]                                                                            GTP_LUT5          I2         In      -         8.305       -         
pixel_read.wr_fifo_pixel_data_55_27[0]                                                                            GTP_LUT5          Z          Out     0.416     8.721       -         
N_855                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55[0]                                                                               GTP_LUT5          I1         In      -         8.989       -         
pixel_read.wr_fifo_pixel_data_55[0]                                                                               GTP_LUT5          Z          Out     0.306     9.296       -         
wr_fifo_pixel_data_55[0]                                                                                          Net               -          -       0.000     -           1         
pixel_read.wr_fifo_pixel_data[0]                                                                                  GTP_DFF_CE        D          In      -         9.296       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.276 is 5.207(56.1%) logic and 4.069(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      9.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.725

    Number of logic level(s):                18
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[4]
    Ending point:                            pixel_read.wr_fifo_pixel_data[1] / D
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOA[4]     Out     2.063     2.063       -         
rd_fifo_ddr3_data[4]                                                                                              Net               -          -       2.058     -           3         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          I2         In      -         4.122       -         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          Z          Out     0.416     4.537       -         
STATE15_0_I_1_cco                                                                                                 Net               -          -       0.269     -           1         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     I2         In      -         4.806       -         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     COUT       Out     0.348     5.154       -         
STATE15_0_data_tmp[0]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     CIN        In      -         5.154       -         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.188       -         
STATE15_0_data_tmp[1]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     CIN        In      -         5.188       -         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.222       -         
STATE15_0_data_tmp[2]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     CIN        In      -         5.222       -         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.256       -         
STATE15_0_data_tmp[3]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     CIN        In      -         5.256       -         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.290       -         
STATE15_0_data_tmp[4]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     CIN        In      -         5.290       -         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     COUT       Out     0.034     5.324       -         
STATE15_0_data_tmp[5]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     CIN        In      -         5.324       -         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.358       -         
STATE15_0_data_tmp[6]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     CIN        In      -         5.358       -         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.392       -         
STATE15_0_data_tmp[7]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     CIN        In      -         5.392       -         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.426       -         
STATE15_0_data_tmp[8]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     CIN        In      -         5.426       -         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.460       -         
STATE15_0_data_tmp[9]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     CIN        In      -         5.460       -         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.494       -         
STATE15_0_data_tmp[10]                                                                                            Net               -          -       0.000     -           7         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          I0         In      -         5.494       -         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     5.745       -         
N_89                                                                                                              Net               -          -       0.348     -           5         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          I0         In      -         6.093       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     6.344       -         
N_1854                                                                                                            Net               -          -       0.289     -           2         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          I2         In      -         6.633       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          Z          Out     0.416     7.049       -         
wr_fifo_pixel_data_55_sn_N_76                                                                                     Net               -          -       0.567     -           16        
pixel_read.wr_fifo_pixel_data_55_20[1]                                                                            GTP_LUT5          I3         In      -         7.616       -         
pixel_read.wr_fifo_pixel_data_55_20[1]                                                                            GTP_LUT5          Z          Out     0.420     8.036       -         
N_734                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55_27[1]                                                                            GTP_LUT5          I2         In      -         8.305       -         
pixel_read.wr_fifo_pixel_data_55_27[1]                                                                            GTP_LUT5          Z          Out     0.416     8.721       -         
N_856                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55[1]                                                                               GTP_LUT5          I1         In      -         8.989       -         
pixel_read.wr_fifo_pixel_data_55[1]                                                                               GTP_LUT5          Z          Out     0.306     9.296       -         
wr_fifo_pixel_data_55[1]                                                                                          Net               -          -       0.000     -           1         
pixel_read.wr_fifo_pixel_data[1]                                                                                  GTP_DFF_CE        D          In      -         9.296       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.276 is 5.207(56.1%) logic and 4.069(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      9.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.725

    Number of logic level(s):                18
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[4]
    Ending point:                            pixel_read.wr_fifo_pixel_data[2] / D
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOA[4]     Out     2.063     2.063       -         
rd_fifo_ddr3_data[4]                                                                                              Net               -          -       2.058     -           3         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          I2         In      -         4.122       -         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          Z          Out     0.416     4.537       -         
STATE15_0_I_1_cco                                                                                                 Net               -          -       0.269     -           1         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     I2         In      -         4.806       -         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     COUT       Out     0.348     5.154       -         
STATE15_0_data_tmp[0]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     CIN        In      -         5.154       -         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.188       -         
STATE15_0_data_tmp[1]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     CIN        In      -         5.188       -         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.222       -         
STATE15_0_data_tmp[2]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     CIN        In      -         5.222       -         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.256       -         
STATE15_0_data_tmp[3]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     CIN        In      -         5.256       -         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.290       -         
STATE15_0_data_tmp[4]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     CIN        In      -         5.290       -         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     COUT       Out     0.034     5.324       -         
STATE15_0_data_tmp[5]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     CIN        In      -         5.324       -         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.358       -         
STATE15_0_data_tmp[6]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     CIN        In      -         5.358       -         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.392       -         
STATE15_0_data_tmp[7]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     CIN        In      -         5.392       -         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.426       -         
STATE15_0_data_tmp[8]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     CIN        In      -         5.426       -         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.460       -         
STATE15_0_data_tmp[9]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     CIN        In      -         5.460       -         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.494       -         
STATE15_0_data_tmp[10]                                                                                            Net               -          -       0.000     -           7         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          I0         In      -         5.494       -         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     5.745       -         
N_89                                                                                                              Net               -          -       0.348     -           5         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          I0         In      -         6.093       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     6.344       -         
N_1854                                                                                                            Net               -          -       0.289     -           2         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          I2         In      -         6.633       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          Z          Out     0.416     7.049       -         
wr_fifo_pixel_data_55_sn_N_76                                                                                     Net               -          -       0.567     -           16        
pixel_read.wr_fifo_pixel_data_55_20[2]                                                                            GTP_LUT5          I3         In      -         7.616       -         
pixel_read.wr_fifo_pixel_data_55_20[2]                                                                            GTP_LUT5          Z          Out     0.420     8.036       -         
N_735                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55_27[2]                                                                            GTP_LUT5          I2         In      -         8.305       -         
pixel_read.wr_fifo_pixel_data_55_27[2]                                                                            GTP_LUT5          Z          Out     0.416     8.721       -         
N_857                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55[2]                                                                               GTP_LUT5          I1         In      -         8.989       -         
pixel_read.wr_fifo_pixel_data_55[2]                                                                               GTP_LUT5          Z          Out     0.306     9.296       -         
wr_fifo_pixel_data_55[2]                                                                                          Net               -          -       0.000     -           1         
pixel_read.wr_fifo_pixel_data[2]                                                                                  GTP_DFF_CE        D          In      -         9.296       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.276 is 5.207(56.1%) logic and 4.069(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      9.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.725

    Number of logic level(s):                18
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[4]
    Ending point:                            pixel_read.wr_fifo_pixel_data[3] / D
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOA[4]     Out     2.063     2.063       -         
rd_fifo_ddr3_data[4]                                                                                              Net               -          -       2.058     -           3         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          I2         In      -         4.122       -         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          Z          Out     0.416     4.537       -         
STATE15_0_I_1_cco                                                                                                 Net               -          -       0.269     -           1         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     I2         In      -         4.806       -         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     COUT       Out     0.348     5.154       -         
STATE15_0_data_tmp[0]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     CIN        In      -         5.154       -         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.188       -         
STATE15_0_data_tmp[1]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     CIN        In      -         5.188       -         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.222       -         
STATE15_0_data_tmp[2]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     CIN        In      -         5.222       -         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.256       -         
STATE15_0_data_tmp[3]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     CIN        In      -         5.256       -         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.290       -         
STATE15_0_data_tmp[4]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     CIN        In      -         5.290       -         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     COUT       Out     0.034     5.324       -         
STATE15_0_data_tmp[5]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     CIN        In      -         5.324       -         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.358       -         
STATE15_0_data_tmp[6]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     CIN        In      -         5.358       -         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.392       -         
STATE15_0_data_tmp[7]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     CIN        In      -         5.392       -         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.426       -         
STATE15_0_data_tmp[8]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     CIN        In      -         5.426       -         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.460       -         
STATE15_0_data_tmp[9]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     CIN        In      -         5.460       -         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.494       -         
STATE15_0_data_tmp[10]                                                                                            Net               -          -       0.000     -           7         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          I0         In      -         5.494       -         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     5.745       -         
N_89                                                                                                              Net               -          -       0.348     -           5         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          I0         In      -         6.093       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     6.344       -         
N_1854                                                                                                            Net               -          -       0.289     -           2         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          I2         In      -         6.633       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          Z          Out     0.416     7.049       -         
wr_fifo_pixel_data_55_sn_N_76                                                                                     Net               -          -       0.567     -           16        
pixel_read.wr_fifo_pixel_data_55_20[3]                                                                            GTP_LUT5          I3         In      -         7.616       -         
pixel_read.wr_fifo_pixel_data_55_20[3]                                                                            GTP_LUT5          Z          Out     0.420     8.036       -         
N_736                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55_27[3]                                                                            GTP_LUT5          I2         In      -         8.305       -         
pixel_read.wr_fifo_pixel_data_55_27[3]                                                                            GTP_LUT5          Z          Out     0.416     8.721       -         
N_858                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55[3]                                                                               GTP_LUT5          I1         In      -         8.989       -         
pixel_read.wr_fifo_pixel_data_55[3]                                                                               GTP_LUT5          Z          Out     0.306     9.296       -         
wr_fifo_pixel_data_55[3]                                                                                          Net               -          -       0.000     -           1         
pixel_read.wr_fifo_pixel_data[3]                                                                                  GTP_DFF_CE        D          In      -         9.296       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.276 is 5.207(56.1%) logic and 4.069(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      9.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.725

    Number of logic level(s):                18
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[4]
    Ending point:                            pixel_read.wr_fifo_pixel_data[4] / D
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOA[4]     Out     2.063     2.063       -         
rd_fifo_ddr3_data[4]                                                                                              Net               -          -       2.058     -           3         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          I2         In      -         4.122       -         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          Z          Out     0.416     4.537       -         
STATE15_0_I_1_cco                                                                                                 Net               -          -       0.269     -           1         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     I2         In      -         4.806       -         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     COUT       Out     0.348     5.154       -         
STATE15_0_data_tmp[0]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     CIN        In      -         5.154       -         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.188       -         
STATE15_0_data_tmp[1]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     CIN        In      -         5.188       -         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.222       -         
STATE15_0_data_tmp[2]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     CIN        In      -         5.222       -         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.256       -         
STATE15_0_data_tmp[3]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     CIN        In      -         5.256       -         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.290       -         
STATE15_0_data_tmp[4]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     CIN        In      -         5.290       -         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     COUT       Out     0.034     5.324       -         
STATE15_0_data_tmp[5]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     CIN        In      -         5.324       -         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.358       -         
STATE15_0_data_tmp[6]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     CIN        In      -         5.358       -         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.392       -         
STATE15_0_data_tmp[7]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     CIN        In      -         5.392       -         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.426       -         
STATE15_0_data_tmp[8]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     CIN        In      -         5.426       -         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.460       -         
STATE15_0_data_tmp[9]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     CIN        In      -         5.460       -         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.494       -         
STATE15_0_data_tmp[10]                                                                                            Net               -          -       0.000     -           7         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          I0         In      -         5.494       -         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     5.745       -         
N_89                                                                                                              Net               -          -       0.348     -           5         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          I0         In      -         6.093       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     6.344       -         
N_1854                                                                                                            Net               -          -       0.289     -           2         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          I2         In      -         6.633       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          Z          Out     0.416     7.049       -         
wr_fifo_pixel_data_55_sn_N_76                                                                                     Net               -          -       0.567     -           16        
pixel_read.wr_fifo_pixel_data_55_20[4]                                                                            GTP_LUT5          I3         In      -         7.616       -         
pixel_read.wr_fifo_pixel_data_55_20[4]                                                                            GTP_LUT5          Z          Out     0.420     8.036       -         
N_737                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55_27[4]                                                                            GTP_LUT5          I2         In      -         8.305       -         
pixel_read.wr_fifo_pixel_data_55_27[4]                                                                            GTP_LUT5          Z          Out     0.416     8.721       -         
N_859                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55[4]                                                                               GTP_LUT5          I1         In      -         8.989       -         
pixel_read.wr_fifo_pixel_data_55[4]                                                                               GTP_LUT5          Z          Out     0.306     9.296       -         
wr_fifo_pixel_data_55[4]                                                                                          Net               -          -       0.000     -           1         
pixel_read.wr_fifo_pixel_data[4]                                                                                  GTP_DFF_CE        D          In      -         9.296       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.276 is 5.207(56.1%) logic and 4.069(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      9.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.725

    Number of logic level(s):                18
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[4]
    Ending point:                            pixel_read.wr_fifo_pixel_data[5] / D
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOA[4]     Out     2.063     2.063       -         
rd_fifo_ddr3_data[4]                                                                                              Net               -          -       2.058     -           3         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          I2         In      -         4.122       -         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          Z          Out     0.416     4.537       -         
STATE15_0_I_1_cco                                                                                                 Net               -          -       0.269     -           1         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     I2         In      -         4.806       -         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     COUT       Out     0.348     5.154       -         
STATE15_0_data_tmp[0]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     CIN        In      -         5.154       -         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.188       -         
STATE15_0_data_tmp[1]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     CIN        In      -         5.188       -         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.222       -         
STATE15_0_data_tmp[2]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     CIN        In      -         5.222       -         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.256       -         
STATE15_0_data_tmp[3]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     CIN        In      -         5.256       -         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.290       -         
STATE15_0_data_tmp[4]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     CIN        In      -         5.290       -         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     COUT       Out     0.034     5.324       -         
STATE15_0_data_tmp[5]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     CIN        In      -         5.324       -         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.358       -         
STATE15_0_data_tmp[6]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     CIN        In      -         5.358       -         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.392       -         
STATE15_0_data_tmp[7]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     CIN        In      -         5.392       -         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.426       -         
STATE15_0_data_tmp[8]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     CIN        In      -         5.426       -         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.460       -         
STATE15_0_data_tmp[9]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     CIN        In      -         5.460       -         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.494       -         
STATE15_0_data_tmp[10]                                                                                            Net               -          -       0.000     -           7         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          I0         In      -         5.494       -         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     5.745       -         
N_89                                                                                                              Net               -          -       0.348     -           5         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          I0         In      -         6.093       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     6.344       -         
N_1854                                                                                                            Net               -          -       0.289     -           2         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          I2         In      -         6.633       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          Z          Out     0.416     7.049       -         
wr_fifo_pixel_data_55_sn_N_76                                                                                     Net               -          -       0.567     -           16        
pixel_read.wr_fifo_pixel_data_55_20[5]                                                                            GTP_LUT5          I3         In      -         7.616       -         
pixel_read.wr_fifo_pixel_data_55_20[5]                                                                            GTP_LUT5          Z          Out     0.420     8.036       -         
N_738                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55_27[5]                                                                            GTP_LUT5          I2         In      -         8.305       -         
pixel_read.wr_fifo_pixel_data_55_27[5]                                                                            GTP_LUT5          Z          Out     0.416     8.721       -         
N_860                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55[5]                                                                               GTP_LUT5          I1         In      -         8.989       -         
pixel_read.wr_fifo_pixel_data_55[5]                                                                               GTP_LUT5          Z          Out     0.306     9.296       -         
wr_fifo_pixel_data_55[5]                                                                                          Net               -          -       0.000     -           1         
pixel_read.wr_fifo_pixel_data[5]                                                                                  GTP_DFF_CE        D          In      -         9.296       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.276 is 5.207(56.1%) logic and 4.069(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      9.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.725

    Number of logic level(s):                18
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[4]
    Ending point:                            pixel_read.wr_fifo_pixel_data[6] / D
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOA[4]     Out     2.063     2.063       -         
rd_fifo_ddr3_data[4]                                                                                              Net               -          -       2.058     -           3         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          I2         In      -         4.122       -         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          Z          Out     0.416     4.537       -         
STATE15_0_I_1_cco                                                                                                 Net               -          -       0.269     -           1         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     I2         In      -         4.806       -         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     COUT       Out     0.348     5.154       -         
STATE15_0_data_tmp[0]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     CIN        In      -         5.154       -         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.188       -         
STATE15_0_data_tmp[1]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     CIN        In      -         5.188       -         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.222       -         
STATE15_0_data_tmp[2]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     CIN        In      -         5.222       -         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.256       -         
STATE15_0_data_tmp[3]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     CIN        In      -         5.256       -         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.290       -         
STATE15_0_data_tmp[4]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     CIN        In      -         5.290       -         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     COUT       Out     0.034     5.324       -         
STATE15_0_data_tmp[5]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     CIN        In      -         5.324       -         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.358       -         
STATE15_0_data_tmp[6]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     CIN        In      -         5.358       -         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.392       -         
STATE15_0_data_tmp[7]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     CIN        In      -         5.392       -         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.426       -         
STATE15_0_data_tmp[8]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     CIN        In      -         5.426       -         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.460       -         
STATE15_0_data_tmp[9]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     CIN        In      -         5.460       -         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.494       -         
STATE15_0_data_tmp[10]                                                                                            Net               -          -       0.000     -           7         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          I0         In      -         5.494       -         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     5.745       -         
N_89                                                                                                              Net               -          -       0.348     -           5         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          I0         In      -         6.093       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     6.344       -         
N_1854                                                                                                            Net               -          -       0.289     -           2         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          I2         In      -         6.633       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          Z          Out     0.416     7.049       -         
wr_fifo_pixel_data_55_sn_N_76                                                                                     Net               -          -       0.567     -           16        
pixel_read.wr_fifo_pixel_data_55_20[6]                                                                            GTP_LUT5          I3         In      -         7.616       -         
pixel_read.wr_fifo_pixel_data_55_20[6]                                                                            GTP_LUT5          Z          Out     0.420     8.036       -         
N_739                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55_27[6]                                                                            GTP_LUT5          I2         In      -         8.305       -         
pixel_read.wr_fifo_pixel_data_55_27[6]                                                                            GTP_LUT5          Z          Out     0.416     8.721       -         
N_861                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55[6]                                                                               GTP_LUT5          I1         In      -         8.989       -         
pixel_read.wr_fifo_pixel_data_55[6]                                                                               GTP_LUT5          Z          Out     0.306     9.296       -         
wr_fifo_pixel_data_55[6]                                                                                          Net               -          -       0.000     -           1         
pixel_read.wr_fifo_pixel_data[6]                                                                                  GTP_DFF_CE        D          In      -         9.296       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.276 is 5.207(56.1%) logic and 4.069(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      9.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.725

    Number of logic level(s):                18
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[4]
    Ending point:                            pixel_read.wr_fifo_pixel_data[7] / D
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_26i_26o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOA[4]     Out     2.063     2.063       -         
rd_fifo_ddr3_data[4]                                                                                              Net               -          -       2.058     -           3         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          I2         In      -         4.122       -         
pixel_read.STATE15_0_I_1_cco                                                                                      GTP_LUT4          Z          Out     0.416     4.537       -         
STATE15_0_I_1_cco                                                                                                 Net               -          -       0.269     -           1         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     I2         In      -         4.806       -         
pixel_read.STATE15_0_I_1                                                                                          GTP_LUT5CARRY     COUT       Out     0.348     5.154       -         
STATE15_0_data_tmp[0]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     CIN        In      -         5.154       -         
pixel_read.STATE15_0_I_21                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.188       -         
STATE15_0_data_tmp[1]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     CIN        In      -         5.188       -         
pixel_read.STATE15_0_I_27                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.222       -         
STATE15_0_data_tmp[2]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     CIN        In      -         5.222       -         
pixel_read.STATE15_0_I_45                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.256       -         
STATE15_0_data_tmp[3]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     CIN        In      -         5.256       -         
pixel_read.STATE15_0_I_51                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.290       -         
STATE15_0_data_tmp[4]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     CIN        In      -         5.290       -         
pixel_read.STATE15_0_I_9                                                                                          GTP_LUT5CARRY     COUT       Out     0.034     5.324       -         
STATE15_0_data_tmp[5]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     CIN        In      -         5.324       -         
pixel_read.STATE15_0_I_15                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.358       -         
STATE15_0_data_tmp[6]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     CIN        In      -         5.358       -         
pixel_read.STATE15_0_I_57                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.392       -         
STATE15_0_data_tmp[7]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     CIN        In      -         5.392       -         
pixel_read.STATE15_0_I_63                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.426       -         
STATE15_0_data_tmp[8]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     CIN        In      -         5.426       -         
pixel_read.STATE15_0_I_33                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.460       -         
STATE15_0_data_tmp[9]                                                                                             Net               -          -       0.000     -           1         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     CIN        In      -         5.460       -         
pixel_read.STATE15_0_I_39                                                                                         GTP_LUT5CARRY     COUT       Out     0.034     5.494       -         
STATE15_0_data_tmp[10]                                                                                            Net               -          -       0.000     -           7         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          I0         In      -         5.494       -         
pixel_read.wr_fifo_pixel_data_55_sn_m19_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     5.745       -         
N_89                                                                                                              Net               -          -       0.348     -           5         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          I0         In      -         6.093       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0_a2                                                                    GTP_LUT3          Z          Out     0.251     6.344       -         
N_1854                                                                                                            Net               -          -       0.289     -           2         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          I2         In      -         6.633       -         
pixel_read.wr_fifo_pixel_data_55_sn_m55_i_0                                                                       GTP_LUT5          Z          Out     0.416     7.049       -         
wr_fifo_pixel_data_55_sn_N_76                                                                                     Net               -          -       0.567     -           16        
pixel_read.wr_fifo_pixel_data_55_20[7]                                                                            GTP_LUT5          I3         In      -         7.616       -         
pixel_read.wr_fifo_pixel_data_55_20[7]                                                                            GTP_LUT5          Z          Out     0.420     8.036       -         
N_740                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55_27[7]                                                                            GTP_LUT5          I2         In      -         8.305       -         
pixel_read.wr_fifo_pixel_data_55_27[7]                                                                            GTP_LUT5          Z          Out     0.416     8.721       -         
N_862                                                                                                             Net               -          -       0.269     -           1         
pixel_read.wr_fifo_pixel_data_55[7]                                                                               GTP_LUT5          I1         In      -         8.989       -         
pixel_read.wr_fifo_pixel_data_55[7]                                                                               GTP_LUT5          Z          Out     0.306     9.296       -         
wr_fifo_pixel_data_55[7]                                                                                          Net               -          -       0.000     -           1         
pixel_read.wr_fifo_pixel_data[7]                                                                                  GTP_DFF_CE        D          In      -         9.296       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.276 is 5.207(56.1%) logic and 4.069(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sys_clk
====================================



Starting Points with Worst Slack
********************************

                               Starting                                              Arrival           
Instance                       Reference     Type           Pin     Net              Time        Slack 
                               Clock                                                                   
-------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]     sys_clk       GTP_DFF_CE     Q       lut_index[4]     0.290       13.663
=======================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                         Required           
Instance                                   Reference     Type          Pin     Net          Time         Slack 
                                           Clock                                                               
---------------------------------------------------------------------------------------------------------------
i2c_config_m0.i2c_master_top_m0.txr[1]     sys_clk       GTP_DFF_C     D       txr_7[1]     20.020       13.663
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.663

    Number of logic level(s):                6
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[1] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                           Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                     GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[4]                                                   Net            -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_1en1_1lto8              GTP_LUT5       I0       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1en1_1lto8              GTP_LUT5       Z        Out     0.251     3.076       -         
lut_data_1en1_1                                                Net            -        -       0.752     -           28        
lut_ov5640_rgb565_1280_960_m0.lut_data_1288_9_i_m              GTP_LUT3       I1       In      -         3.827       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1288_9_i_m              GTP_LUT3       Z        Out     0.306     4.133       -         
lut_data_1288_9_i_m                                            Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien18_2tri9_0_iv_i     GTP_LUT5       I4       In      -         4.402       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien18_2tri9_0_iv_i     GTP_LUT5       Z        Out     0.176     4.578       -         
lut_data_1_9ro                                                 Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[1]                GTP_LUT4       I2       In      -         4.847       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[1]                GTP_LUT4       Z        Out     0.416     5.263       -         
N_2275                                                         Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[1]                GTP_LUT4       I0       In      -         5.532       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[1]                GTP_LUT4       Z        Out     0.251     5.782       -         
N_2267                                                         Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[1]                     GTP_LUT5       I1       In      -         6.051       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[1]                     GTP_LUT5       Z        Out     0.306     6.357       -         
txr_7[1]                                                       Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[1]                         GTP_DFF_C      D        In      -         6.357       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 6.337 is 1.976(31.2%) logic and 4.361(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.663

    Number of logic level(s):                6
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                            Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                      GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[4]                                                    Net            -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_1en1_1lto8               GTP_LUT5       I0       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1en1_1lto8               GTP_LUT5       Z        Out     0.251     3.076       -         
lut_data_1en1_1                                                 Net            -        -       0.752     -           28        
lut_ov5640_rgb565_1280_960_m0.lut_data_1290_10_i_m              GTP_LUT3       I1       In      -         3.827       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1290_10_i_m              GTP_LUT3       Z        Out     0.306     4.133       -         
lut_data_1290_10_i_m                                            Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       I4       In      -         4.402       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       Z        Out     0.176     4.578       -         
lut_data_1_10ro                                                 Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       I2       In      -         4.847       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       Z        Out     0.416     5.263       -         
N_2274                                                          Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       I0       In      -         5.532       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       Z        Out     0.251     5.782       -         
N_2266                                                          Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       I1       In      -         6.051       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       Z        Out     0.306     6.357       -         
txr_7[2]                                                        Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C      D        In      -         6.357       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.337 is 1.976(31.2%) logic and 4.361(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.717

    Number of logic level(s):                6
    Starting point:                          i2c_config_m0.lut_index[3] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                            Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[3]                                      GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[3]                                                    Net            -        -       2.684     -           68        
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10_1                GTP_LUT4       I2       In      -         2.974       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10_1                GTP_LUT4       Z        Out     0.416     3.390       -         
lut_data_1258_10_1                                              Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10                  GTP_LUT4       I3       In      -         3.659       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10                  GTP_LUT4       Z        Out     0.176     3.835       -         
lut_data_1258_10                                                Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       I3       In      -         4.104       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       Z        Out     0.420     4.524       -         
lut_data_1_10ro                                                 Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       I2       In      -         4.793       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       Z        Out     0.416     5.208       -         
N_2274                                                          Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       I0       In      -         5.477       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       Z        Out     0.251     5.728       -         
N_2266                                                          Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       I1       In      -         5.997       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       Z        Out     0.306     6.303       -         
txr_7[2]                                                        Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C      D        In      -         6.303       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.283 is 2.255(35.9%) logic and 4.028(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.231
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.790

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[7] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                          Type             Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                    GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[4]                                                  Net              -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_10_15                  GTP_ROM256X1     I3       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_10_15                  GTP_ROM256X1     Z        Out     0.938     3.763       -         
lut_data_10_15                                                Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         I3       In      -         4.032       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         Z        Out     0.420     4.452       -         
lut_data_1_15ro                                               Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         I2       In      -         4.720       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         Z        Out     0.416     5.136       -         
N_2269                                                        Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         I0       In      -         5.405       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         Z        Out     0.251     5.656       -         
N_2261                                                        Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         I1       In      -         5.925       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         Z        Out     0.306     6.231       -         
txr_7[7]                                                      Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[7]                        GTP_DFF_C        D        In      -         6.231       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.211 is 2.601(41.9%) logic and 3.610(58.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.793

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                            Type             Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                      GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[4]                                                    Net              -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_10_10                    GTP_ROM256X1     I3       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_10_10                    GTP_ROM256X1     Z        Out     0.938     3.763       -         
lut_data_10_10                                                  Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5         I2       In      -         4.032       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5         Z        Out     0.416     4.447       -         
lut_data_1_10ro                                                 Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4         I2       In      -         4.716       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4         Z        Out     0.416     5.132       -         
N_2274                                                          Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4         I0       In      -         5.401       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4         Z        Out     0.251     5.652       -         
N_2266                                                          Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5         I1       In      -         5.920       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5         Z        Out     0.306     6.226       -         
txr_7[2]                                                        Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C        D        In      -         6.226       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 6.207 is 2.597(41.8%) logic and 3.610(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.793

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[1] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                           Type             Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                     GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[4]                                                   Net              -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_11_9                    GTP_ROM256X1     I3       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_11_9                    GTP_ROM256X1     Z        Out     0.938     3.763       -         
lut_data_11_9                                                  Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien18_2tri9_0_iv_i     GTP_LUT5         I2       In      -         4.032       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien18_2tri9_0_iv_i     GTP_LUT5         Z        Out     0.416     4.447       -         
lut_data_1_9ro                                                 Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[1]                GTP_LUT4         I2       In      -         4.716       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[1]                GTP_LUT4         Z        Out     0.416     5.132       -         
N_2275                                                         Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[1]                GTP_LUT4         I0       In      -         5.401       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[1]                GTP_LUT4         Z        Out     0.251     5.652       -         
N_2267                                                         Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[1]                     GTP_LUT5         I1       In      -         5.920       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[1]                     GTP_LUT5         Z        Out     0.306     6.226       -         
txr_7[1]                                                       Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[1]                         GTP_DFF_C        D        In      -         6.226       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 6.207 is 2.597(41.8%) logic and 3.610(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.814

    Number of logic level(s):                6
    Starting point:                          i2c_config_m0.lut_index[2] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                            Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[2]                                      GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[2]                                                    Net            -        -       2.698     -           70        
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10_1                GTP_LUT4       I1       In      -         2.988       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10_1                GTP_LUT4       Z        Out     0.306     3.294       -         
lut_data_1258_10_1                                              Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10                  GTP_LUT4       I3       In      -         3.563       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10                  GTP_LUT4       Z        Out     0.176     3.739       -         
lut_data_1258_10                                                Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       I3       In      -         4.007       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       Z        Out     0.420     4.427       -         
lut_data_1_10ro                                                 Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       I2       In      -         4.696       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       Z        Out     0.416     5.112       -         
N_2274                                                          Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       I0       In      -         5.381       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       Z        Out     0.251     5.632       -         
N_2266                                                          Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       I1       In      -         5.900       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       Z        Out     0.306     6.206       -         
txr_7[2]                                                        Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C      D        In      -         6.206       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.186 is 2.145(34.7%) logic and 4.042(65.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.199
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.821

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[1] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[7] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                          Type             Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[1]                                    GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[1]                                                  Net              -        -       2.698     -           70        
lut_ov5640_rgb565_1280_960_m0.lut_data_10_15                  GTP_ROM256X1     I6       In      -         2.988       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_10_15                  GTP_ROM256X1     Z        Out     0.743     3.731       -         
lut_data_10_15                                                Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         I3       In      -         4.000       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         Z        Out     0.420     4.420       -         
lut_data_1_15ro                                               Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         I2       In      -         4.688       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         Z        Out     0.416     5.104       -         
N_2269                                                        Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         I0       In      -         5.373       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         Z        Out     0.251     5.624       -         
N_2261                                                        Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         I1       In      -         5.893       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         Z        Out     0.306     6.199       -         
txr_7[7]                                                      Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[7]                        GTP_DFF_C        D        In      -         6.199       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.179 is 2.406(38.9%) logic and 3.773(61.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                      Starting                                                                Arrival            
Instance                                                                                                              Reference                            Type           Pin        Net      Time        Slack  
                                                                                                                      Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout0_inferred_clock     GTP_DRM18K     DOA[3]     q[3]     2.063       994.053
=================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                       Required            
Instance                        Reference                            Type          Pin     Net                 Time         Slack  
                                Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.o_data[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      994.053
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[0] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[0]                                                                                           GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[15] / S
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[15]                                                                                          GTP_DFF_S      S          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[14] / S
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[14]                                                                                          GTP_DFF_S      S          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[13] / S
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[13]                                                                                          GTP_DFF_S      S          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[12] / S
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[12]                                                                                          GTP_DFF_S      S          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[11] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[11]                                                                                          GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[10] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[10]                                                                                          GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[9] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[9]                                                                                           GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                    Arrival            
Instance                                           Reference                            Type          Pin     Net              Time        Slack  
                                                   Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_mod5[2]     0.290       998.638
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                    Required            
Instance                                           Reference                            Type          Pin     Net              Time         Slack  
                                                   Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     R       TMDS_mod5[2]     999.693      998.638
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                               Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]     GTP_DFF_R     R        In      -         1.055       -         
==================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                               Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R      Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net            -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]     GTP_DFF_RE     R        In      -         1.055       -         
===================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[1] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[1]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[1] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[1]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                       Arrival            
Instance                                             Reference     Type              Pin     Net                    Time        Slack  
                                                     Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6     System        GTP_DLATCH_CE     Q       dsp_join_kb_40[11]     0.390       998.453
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                  Required            
Instance                                        Reference     Type           Pin     Net                  Time         Slack  
                                                Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.add1_out[18]     System        GTP_DFF_CE     D       un2_add1_out[18]     1000.023     998.453
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.570
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.453

    Number of logic level(s):                10
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_40[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     I2       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.348     1.066       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.066       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.100       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.100       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.134       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.134       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.168       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.168       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.202       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.202       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.236       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.236       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.270       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.270       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.304       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.304       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.338       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.338       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.570       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.570       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.547 is 1.219(78.8%) logic and 0.328(21.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.554
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.469

    Number of logic level(s):                13
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_40[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     I1       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     COUT     Out     0.230     0.948       -         
un2_add1_out_cry_6                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     CIN      In      -         0.948       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     0.982       -         
un2_add1_out_cry_7                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     CIN      In      -         0.982       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.016       -         
un2_add1_out_cry_8                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     CIN      In      -         1.016       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.050       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.050       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.084       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.084       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.118       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.118       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.152       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.152       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.186       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.186       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.220       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.220       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.254       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.254       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.288       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.288       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.322       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.322       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.554       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.554       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.531 is 1.203(78.6%) logic and 0.328(21.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.536
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.487

    Number of logic level(s):                9
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[17] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_40[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     I2       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.348     1.066       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.066       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.100       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.100       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.134       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.134       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.168       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.168       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.202       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.202       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.236       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.236       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.270       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.270       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.304       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.304       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     Z        Out     0.232     1.536       -         
un2_add1_out[17]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[17]            GTP_DFF_CE        D        In      -         1.536       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.513 is 1.185(78.3%) logic and 0.328(21.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.503

    Number of logic level(s):                12
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[17] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_40[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     I1       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     COUT     Out     0.230     0.948       -         
un2_add1_out_cry_6                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     CIN      In      -         0.948       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     0.982       -         
un2_add1_out_cry_7                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     CIN      In      -         0.982       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.016       -         
un2_add1_out_cry_8                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     CIN      In      -         1.016       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.050       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.050       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.084       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.084       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.118       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.118       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.152       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.152       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.186       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.186       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.220       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.220       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.254       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.254       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.288       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.288       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     Z        Out     0.232     1.520       -         
un2_add1_out[17]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[17]            GTP_DFF_CE        D        In      -         1.520       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.497 is 1.169(78.1%) logic and 0.328(21.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.516
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.507

    Number of logic level(s):                9
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_7 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_7       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_40[10]                                     Net               -        -       0.308     -           3         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     I2       In      -         0.698       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.348     1.046       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.046       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.080       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.080       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.114       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.114       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.148       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.148       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.182       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.182       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.216       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.216       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.250       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.250       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.284       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.284       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.516       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.516       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.493 is 1.185(79.3%) logic and 0.308(20.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.502
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.521

    Number of logic level(s):                8
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_40[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     I2       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.348     1.066       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.066       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.100       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.100       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.134       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.134       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.168       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.168       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.202       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.202       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.236       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.236       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.270       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.270       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.502       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.502       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.479 is 1.151(77.8%) logic and 0.328(22.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.502
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.521

    Number of logic level(s):                8
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[16] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_40[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     I2       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.348     1.066       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.066       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.100       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.100       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.134       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.134       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.168       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.168       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.202       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.202       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.236       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.236       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.270       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.270       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     Z        Out     0.232     1.502       -         
un2_add1_out[16]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[16]            GTP_DFF_CE        D        In      -         1.502       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.479 is 1.151(77.8%) logic and 0.328(22.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.500
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.523

    Number of logic level(s):                12
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_7 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_7       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_40[10]                                     Net               -        -       0.308     -           3         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     I1       In      -         0.698       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     COUT     Out     0.230     0.928       -         
un2_add1_out_cry_7                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     CIN      In      -         0.928       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     0.962       -         
un2_add1_out_cry_8                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     CIN      In      -         0.962       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     0.996       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         0.996       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.030       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.030       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.064       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.064       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.098       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.098       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.132       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.132       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.166       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.166       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.200       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.200       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.234       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.234       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.268       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.268       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.500       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.500       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.477 is 1.169(79.1%) logic and 0.308(20.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:52s; CPU Time elapsed 0h:01m:38s; Memory used current: 521MB peak: 580MB)


Finished timing report (Real Time elapsed 0h:01m:52s; CPU Time elapsed 0h:01m:38s; Memory used current: 521MB peak: 580MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: pgl22gbg324-7
Cell usage:
GTP_APM_E1      5 uses
GTP_DDC_E1      5 uses
GTP_DDRC        1 use
GTP_DDRPHY      1 use
GTP_DFF         358 uses
GTP_DFF_C       942 uses
GTP_DFF_CE      1033 uses
GTP_DFF_E       179 uses
GTP_DFF_P       50 uses
GTP_DFF_PE      3 uses
GTP_DFF_R       77 uses
GTP_DFF_RE      56 uses
GTP_DFF_S       13 uses
GTP_DFF_SE      14 uses
GTP_DLATCH_CE   6 uses
GTP_DLL         2 uses
GTP_DRM18K      18 uses
GTP_DRM9K       2 uses
GTP_GRS         1 use
GTP_INV         73 uses
GTP_IOCLKBUF    2 uses
GTP_IOCLKDIV    1 use
GTP_IODELAY     16 uses
GTP_ISERDES     16 uses
GTP_LUT2        578 uses
GTP_LUT3        648 uses
GTP_LUT4        567 uses
GTP_LUT5        634 uses
GTP_LUT5CARRY   1099 uses
GTP_LUT5M       69 uses
GTP_MUX2LUT6    18 uses
GTP_OSERDES     54 uses
GTP_PLL_E1      2 uses
GTP_RAM16X1DP   16 uses
GTP_ROM128X1    29 uses
GTP_ROM256X1    154 uses
GTP_ROM32X1     13 uses
GTP_ROM64X1     30 uses

I/O ports: 85
GTP_INBUF      14 uses
GTP_INBUFG     2 uses
GTP_IOBUF      18 uses
GTP_IOBUFCO    2 uses
GTP_OUTBUF     6 uses
GTP_OUTBUFT    37 uses
GTP_OUTBUFTCO  1 use


RAM/ROM usage summary

Distributed Rams : 230.00 of 1110 (20.72%)


Mapping Summary:
Total LUTs: 5032 of 17536 (28.70%)
	LUTs as dram: 16 of 4440 (0.36%)
	LUTs as logic: 5016 
Total Registers: 2725 of 26304 (10.36%)
Total Latches: 6
Total Muxes:   18

DRM18K:
Total DRM18K =  19 of 48 (39.58%)

APMs:
Total APMs =  5.00 of 30 (16.67%)

Total I/O primitives =  80 of 240 (33.33%)


 Number of unique control sets:              116
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(dll_step_copy_synced4_NE_i_0)		: 8
 CLK(clkout1_i), C(GND), P(global_reset_i_0), CE(VCC)		: 5
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(VCC)		: 40
 CLK(dll_update_n_i), C(global_reset_i_0), P(GND), CE(VCC)		: 8
 CLK(clkout1_i), C(GND), P(GND), CE(VCC)		: 34
 CLK(clkout1_i), C(GND), P(global_reset_i_0), CE(N_80_i_0)		: 1
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(N_80_i_0)		: 1
 CLK(clkout1_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 17
 CLK(clkout1_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 1
 CLK(clkout1_i), C(rst_n_c_i_0), P(GND), CE(N_6_i_0)		: 8
 CLK(clkout1_i), C(presetn_i_0), P(GND), CE(VCC)		: 3
 CLK(clkout1_i), C(presetn_i_0), P(GND), CE(cnte)		: 7
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(un1_init_preset8_0_a2)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(un1_init_preset8_0_a2)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(VCC)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(ddrc_init_done)		: 1
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(ddrc_init_done)		: 1
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(ddrc_rst_cnte)		: 5
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(rst_cnt7)		: 5
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 42
 CLK(clkout4_i), C(GND), P(GND), CE(VCC)		: 2
 CLK(clkout4_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 3
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(rd_state_0_sqmuxa)		: 8
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(un1_M_AXI_AWLOCK_15_0)		: 21
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(wr_state[2])		: 21
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(bvalid_2)		: 21
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(reg_w_lene)		: 8
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(reg_r_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 276
 CLK(clkout3_i), C(GND), P(GND), CE(VCC)		: 9
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(N_3562[0])		: 3
 CLK(clkout3_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 5
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(new_frame)		: 16
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_w_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_r_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(rd_fifo_cnte)		: 32
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(wait_cnte)		: 5
 CLK(clkout0_i), C(read_fifo_aclr), P(GND), CE(VCC)		: 37
 CLK(clkout3_i), C(read_fifo_aclr), P(GND), CE(VCC)		: 44
 CLK(clkout0_i), C(GND), P(read_fifo_aclr), CE(VCC)		: 1
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(write_cnte)		: 19
 CLK(clkout3_i), C(write_fifo_aclr), P(GND), CE(VCC)		: 84
 CLK(cmos_pclk_c[0]), C(write_fifo_aclr), P(GND), CE(VCC)		: 44
 CLK(clkout3_i), C(GND), P(write_fifo_aclr), CE(VCC)		: 2
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 90
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(hs_reg5)		: 12
 CLK(clkout0_i), C(GND), P(GND), CE(rst_n_c)		: 3
 CLK(cmos_pclk_c[0]), C(rst_n_c_i_0), P(GND), CE(write_req5)		: 2
 CLK(cmos_pclk_c[0]), C(rst_n_c_i_0), P(GND), CE(VCC)		: 23
 CLK(cmos_pclk_c[0]), C(GND), P(GND), CE(VCC)		: 186
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(clk_en)		: 15
 CLK(sys_clk_c[0]), R(un1_cSCL8_3_i_0), S(GND), CE(VCC)		: 12
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(VCC)		: 28
 CLK(sys_clk_c[0]), R(rst_n_c_i_0), S(GND), CE(VCC)		: 6
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(cnte)		: 16
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(VCC)		: 4
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_sda_oen_0_sqmuxa_0)		: 2
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_scl_oen_0_sqmuxa_0)		: 2
 CLK(sys_clk_c[0]), R(i2c_al), S(GND), CE(VCC)		: 3
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_cSCL8_3_i_0)		: 6
 CLK(sys_clk_c[0]), R(rst_n_c_i_0), S(GND), CE(shift_ns)		: 3
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(core_ack)		: 1
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(core_cmd_4_sqmuxa_i_0_0)		: 4
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_rst_2_i_0)		: 8
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(VCC)		: 83
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(done)		: 3
 CLK(sys_clk_c[0]), C(GND), P(rst_n_c_i_0), CE(VCC)		: 8
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(lut_indexe)		: 10
 CLK(clkout1_i), R(TMDS_mod5[2]), S(GND), CE(CO0)		: 1
 CLK(clkout1_i), R(TMDS_mod5[2]), S(GND), CE(VCC)		: 9
 CLK(clkout0_i), C(GND), P(GND), CE(VCC)		: 112
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(y_cnte)		: 12
 CLK(clkout0_i), C(GND), P(GND), CE(un1_flash_i_0)		: 12
 CLK(clkout0_i), R(un1_pos_vs), S(GND), CE(un1_flash)		: 12
 CLK(clkout0_i), R(un1_pos_vs), S(GND), CE(VCC)		: 2
 CLK(clkout0_i), C(GND), P(GND), CE(n_0115)		: 2
 CLK(clkout0_i), R(pos_x[6]), S(GND), CE(VCC)		: 2
 CLK(clkout0_i), R(pos_x_i_0[6]), S(GND), CE(VCC)		: 2
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c6e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c5e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c3e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c2e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c1e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c4e)		: 4
 CLK(clkout0_i), R(ram_addr_c113), S(GND), CE(ram_addr_c4e)		: 10
 CLK(clkout0_i), R(ram_addr_c113), S(GND), CE(osd_region_active)		: 14
 CLK(clkout0_i), R(osd_region_active_d1_i_0), S(GND), CE(VCC)		: 3
 CLK(clkout0_i), R(v_data_0_sqmuxa), S(GND), CE(VCC)		: 12
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(N_91_i_0)		: 19
 CLK(clkout4_i), C(write_fifo_aclr), P(GND), CE(VCC)		: 38
 CLK(cmos_pclk_c[0]), C(GND), P(GND), CE(d_rd_en[0])		: 64
 CLK(cmos_pclk_c[0]), R(d_read_h_pointer_0_0_sqmuxa_1), S(GND), CE(VCC)		: 11
 CLK(cmos_pclk_c[0]), R(t_write_h_pointer_0_sqmuxa_1), S(GND), CE(VCC)		: 11
 CLK(cmos_pclk_c[0]), C(write_req), P(GND), CE(VCC)		: 20
 CLK(clkout4_i), C(new_frame), P(GND), CE(VCC)		: 93
 CLK(clkout4_i), C(GND), P(new_frame), CE(VCC)		: 24
 CLK(clkout4_i), C(new_frame), P(GND), CE(STATE_d[3])		: 22
 CLK(clkout4_i), C(new_frame), P(GND), CE(STATE_132_d)		: 20
 CLK(clkout4_i), C(new_frame), P(GND), CE(N_164_i_0)		: 16
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_addr_0_sqmuxa)		: 300
 CLK(clkout4_i), C(new_frame), P(GND), CE(STATE_2_sqmuxa)		: 26
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_datace[0])		: 64
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_datace[64])		: 64
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_datace[128])		: 64
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_datace[192])		: 64
 CLK(clkout4_i), C(new_frame), P(GND), CE(rvalid_2)		: 3
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(new_read_index4)		: 2
 CLK(clkout4_i), C(new_frame), P(GND), CE(new_addr_valid_d1)		: 22
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(angle_data4)		: 16
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(new_angle_data5)		: 16
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(mpu_rd_rx_en)		: 24
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(tx_fifo_rd_en)		: 8
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(un1_tx_ctrl17_i_0)		: 2
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(tx_buf_0_sqmuxa)		: 9
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(tx_ctrl)		: 11
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(N_175_i_0)		: 8

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:53s; CPU Time elapsed 0h:01m:38s; Memory used current: 306MB peak: 580MB)

Process took 0h:01m:53s realtime, 0h:01m:38s cputime
# Fri Nov 22 14:37:34 2019

###########################################################]
