/dts-v1/;

/ {
	model = "Samsung GTS8 PROJECT (board-id,08)";
	compatible = "qcom,waipio-mtp\0qcom,waipio\0qcom,mtp";
	qcom,msm-id = <0x1c9 0x10000 0x1e2 0x10000>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	qcom,board-id = <0x10008 0x08>;
	dtbo-version = <0x00>;

	chosen {
		linux,initrd-end = <0x00 0xb7ffe063>;
		linux,initrd-start = <0x00 0xb62b9000>;
		kaslr-seed = <0x00 0x00>;
		bootargs = "loglevel=10 kpti=0 log_buf_len=1M kernel.panic_on_rcu_stall=1 swiotlb=noforce loop.max_part=7 cgroup.memory=nokmem,nosocket pcie_ports=compat service_locator.enable=1 msm_rtb.filter=0x237 allow_mismatched_32bit_el0 cpufreq.default_governor=performance pelt=8 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 can.stats_timer=0  video=vfb:640x400,bpp=32,memsize=3072000 printk.devkmsg=on firmware_class.path=/vendor/firmware_mnt/image console=null bootconfig androidboot.hardware=qcom hardware=qcom androidboot.memcg=1 androidboot.usbcontroller=a600000.dwc3 androidboot.init_fatal_panic=true androidboot.selinux=permissive loop.max_part=7 buildvariant=eng androidboot.verifiedbootstate=orange androidboot.keymaster=1  androidboot.ulcnt=1  androidboot.bootdevice=1d84000.ufshc androidboot.fstab_suffix=default androidboot.boot_devices=soc/1d84000.ufshc androidboot.serialno=R52W10590GN androidboot.baseband=msm msm_drm.dsi_display0=GTS8_NT36523_TL109BVMS2: msm_drm.lcd_id=077240 sec_common_fn.lcd_id=077240 msm_drm.lcd_id1=FFFFFF androidboot.dtbo_idx=7 androidboot.dtb_idx=0 androidboot.sec_atd.tty=/dev/ttyHS5 nohyp_uart androidboot.revision=8 androidboot.subpcb=6 androidboot.slavepcb=0 androidboot.ap_serial=0x00000432939D7EA9 common_muic.muic_param_pdic_info=1 common_muic.muic_param_pmic_info=3 pdic_notifier_module.pdic_param_lpcharge=0 nfc_sec.nfc_param_lpcharge=0 androidboot.cm.param.offset=9437632 common_muic.muic_param_afc_mode=0x00 abc.qet_loaded=0 androidboot.debug_level=0x4f4c msm_rtb.enable=0 androidboot.cp_debug_level=0x55FF softdog.soft_margin=100 softdog.soft_panic=1 androidboot.cp_reserved_mem=off androidboot.reserve_mem_region=0x0 androidboot.force_upload=0x0 androidboot.upload_offset=9438196 androidboot.boot_recovery=1 androidboot.first_stage_console=2 androidboot.carrierid.param.offset=9437644 androidboot.carrierid=EUX androidboot.sales.param.offset=9437648 androidboot.sales_code=EUX sec-battery.sales_code=EUX androidboot.prototype.param.offset=9437660 androidboot.im.param.offset=9437232 androidboot.me.param.offset=9437312 androidboot.sn.param.offset=9437392 androidboot.pr.param.offset=9437472 androidboot.sku.param.offset=9437552 androidboot.prodcode.param.offset=9445416 androidboot.windowcolor.param.offset=9445496 androidboot.kg=0x1 androidboot.kg.bit=00 androidboot.kg.ap=AAAA00000000000000000432939D7EA9 androidboot.fastbootd=false androidboot.warranty_bit=1 androidboot.wb.hs=E02 androidboot.wb.snapQB=63012745R androidboot.ucs_mode=0 androidboot.swp_config=0 androidboot.rp=3 androidboot.svb.ver=SVB1.0 androidboot.em.did=200432939D7EA911 androidboot.em.model=SM-X706B androidboot.em.status=0x0 androidboot.sb.debug0=0x0,0,0,0 androidboot.em.rdx_dump=false androidboot.bootloader=X706BXXU3BWC1 androidboot.edtbo_ver=0 sec_sysup.edtbo_ver=0 sapa=0 sec_pon_alarm.rtcalarm=0 sec_pon_alarm.lpcharge=0 androidboot.hdm_status=NONE hdm.status=NONE androidboot.ddr_start_type=1 androidboot.dram_info=01,08,00,8G androidboot.edtbo_offset=9438216 frpc-adsprpc.signoff=0x7277 sec_debug.debug_level=0x4f4c sec_debug.enable=0 sec_debug.enable_user=0 sec_debug.force_upload=0x0 sec_debug.ap_serial=0x00000432939D7EA9 sec_debug.dump_sink=0x0 sec_debug.reboot_multicmd=0x1 sec_qc_hw_param.revision=8 sec_qc_user_reset.boot_recovery=1 androidboot.cp_force_ssr=0xDEADDEAD";
		stdout-path = "/soc/qcom,qup_uart@99c000:115200n8";
		phandle = <0x262>;
	};

	memory {
		ddr_device_type = <0x08>;
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x6a000000 0x00 0xf1400000 0x00 0xec00000 0x08 0x00 0x00 0x3ab00000 0x08 0x40000000 0x01 0x40000000 0x08 0x3b100000 0x00 0x1e00000>;
	};

	ddr-regions {
		region1 = <0x08 0x00 0x01 0x80000000 0x00 0x00 0x00 0x02 0x00 0x400>;
		region0 = <0x00 0x80000000 0x00 0x80000000 0x00 0x00 0x00 0x00 0x00 0x400>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x263>;

		kaslr_region {
			reg = <0x00 0xb01ff000 0x00 0x1000>;
		};

		uh_guest_region {
			reg = <0x00 0xb1000000 0x00 0x1400000>;
		};

		uh_heap_region {
			reg = <0x00 0xb0200000 0x00 0x40000>;
		};

		hyp_region@80000000 {
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x264>;
		};

		xbl_dt_log@80600000 {
			no-map;
			reg = <0x00 0x80600000 0x00 0x40000>;
			phandle = <0x265>;
		};

		xbl_ramdump_region@80640000 {
			no-map;
			reg = <0x00 0xa7d00000 0x00 0x300000>;
			phandle = <0x266>;
		};

		aop_image_region@80800000 {
			no-map;
			reg = <0x00 0x80800000 0x00 0x60000>;
			phandle = <0x267>;
		};

		aop_cmd_db_region@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0x00 0x80860000 0x00 0x20000>;
			phandle = <0x268>;
		};

		aop_config_region@80880000 {
			no-map;
			reg = <0x00 0x80880000 0x00 0x20000>;
			phandle = <0x269>;
		};

		tme_crash_dump_region@808a0000 {
			no-map;
			reg = <0x00 0x808a0000 0x00 0x40000>;
			phandle = <0x26a>;
		};

		tme_log_region@808e0000 {
			no-map;
			reg = <0x00 0x808e0000 0x00 0x4000>;
			phandle = <0x26b>;
		};

		uefi_log_region@808e4000 {
			no-map;
			reg = <0x00 0x808e4000 0x00 0x10000>;
			phandle = <0x26c>;
		};

		smem_region@80900000 {
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0xa5>;
		};

		cpucp_fw_region@80b00000 {
			no-map;
			reg = <0x00 0x80b00000 0x00 0x100000>;
			phandle = <0x26d>;
		};

		cdsp_secure_heap_region@80c00000 {
			no-map;
			reg = <0x00 0x80c00000 0x00 0x600000>;
			phandle = <0x23d>;
		};

		video_region@85700000 {
			no-map;
			reg = <0x00 0x83e00000 0x00 0x700000>;
			phandle = <0x26e>;
		};

		adsp_region@85e00000 {
			no-map;
			reg = <0x00 0x84500000 0x00 0x3b00000>;
			phandle = <0x2b>;
		};

		slpi_region@88000000 {
			no-map;
			reg = <0x00 0x88000000 0x00 0x1700000>;
			phandle = <0x35>;
		};

		cdsp_region@89900000 {
			no-map;
			reg = <0x00 0x89900000 0x00 0x2000000>;
			phandle = <0x31>;
		};

		ipa_fw_region@8b900000 {
			no-map;
			reg = <0x00 0x8b900000 0x00 0x10000>;
			phandle = <0x26f>;
		};

		ipa_gsi_region@8b910000 {
			no-map;
			reg = <0x00 0x8b910000 0x00 0xa000>;
			phandle = <0xd1>;
		};

		gpu_micro_code_region@8b91a000 {
			no-map;
			reg = <0x00 0x8b91a000 0x00 0x2000>;
			phandle = <0x25d>;
		};

		spss_region_region@8ba00000 {
			no-map;
			reg = <0x00 0x8ba00000 0x00 0x180000>;
			phandle = <0x3f>;
		};

		spu_tz_shared_mem@8bb80000 {
			no-map;
			reg = <0x00 0x8bb80000 0x00 0x60000>;
			phandle = <0x240>;
		};

		spu_modem_shared_mem@8bbe0000 {
			no-map;
			reg = <0x00 0x8bbe0000 0x00 0x20000>;
			phandle = <0x23f>;
		};

		mpss_region@8bc00000 {
			no-map;
			reg = <0x00 0x8bc00000 0x00 0x13200000>;
			phandle = <0x3c>;
		};

		cvp_region@9ee00000 {
			no-map;
			reg = <0x00 0x9ee00000 0x00 0x700000>;
			phandle = <0x246>;
		};

		camera_region@9f500000 {
			no-map;
			reg = <0x00 0x9f500000 0x00 0x800000>;
			phandle = <0x270>;
		};

		xbl_sc_region@a6e00000 {
			no-map;
			reg = <0x00 0xa6e00000 0x00 0x40000>;
			phandle = <0x271>;
		};

		global_sync_region@a6f00000 {
			no-map;
			reg = <0x00 0xa6f00000 0x00 0x100000>;
			phandle = <0x272>;
			status = "disabled";
		};

		oem_vm_region@bb000000 {
			no-map;
			reg = <0x00 0xbb000000 0x00 0x5000000>;
			phandle = <0x273>;
			status = "disabled";
		};

		cpusys_vm_region@e0600000 {
			no-map;
			reg = <0x00 0xe0600000 0x00 0x400000>;
			phandle = <0x39>;
		};

		trust_ui_vm_region@e0b00000 {
			no-map;
			reg = <0x00 0xe0b00000 0x00 0x45f2000>;
			phandle = <0x6b0>;
			status = "disabled";
		};

		trust_ui_vm_dump@e50f2000 {
			no-map;
			reg = <0x00 0xe50f2000 0x00 0x1000>;
			phandle = <0x6b1>;
			status = "disabled";
		};

		trust_ui_vm_qrtr@e50f3000 {
			no-map;
			reg = <0x00 0xe50f3000 0x00 0x9000>;
			phandle = <0x6b2>;
			status = "disabled";
		};

		trust_ui_vm_vblk0_ring@e50fc000 {
			no-map;
			reg = <0x00 0xe50fc000 0x00 0x4000>;
			gunyah-label = <0x11>;
			phandle = <0x6b3>;
			status = "disabled";
		};

		trust_ui_vm_swiotlb@e5100000 {
			no-map;
			reg = <0x00 0xe5100000 0x00 0x100000>;
			gunyah-label = <0x12>;
			phandle = <0x6b4>;
			status = "disabled";
		};

		tz_stat_region@e8800000 {
			no-map;
			reg = <0x00 0xe8800000 0x00 0x100000>;
			phandle = <0x274>;
		};

		tags_region@e8900000 {
			no-map;
			reg = <0x00 0xe8900000 0x00 0x1200000>;
			phandle = <0x275>;
		};

		qtee_region@e9b00000 {
			no-map;
			reg = <0x00 0xe9b00000 0x00 0x500000>;
			phandle = <0x276>;
		};

		non_secure_display_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			size = <0x00 0xa400000>;
			alignment = <0x00 0x400000>;
			phandle = <0x241>;
		};

		demura_heap_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			size = <0x00 0x2800000>;
			alignment = <0x00 0x400000>;
			phandle = <0x242>;
		};

		va_md_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			size = <0x00 0x1000000>;
			phandle = <0x24>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x23e>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xa3>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0xa1>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			phandle = <0xa2>;
		};

		cnss_wlan_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			phandle = <0x24f>;
		};

		audio_cma_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0x243>;
		};

		cdsp_eva_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x247>;
		};

		adsp_heap_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0xb3>;
		};

		sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0x23c>;
		};

		ramoops_region {
			compatible = "ramoops";
			alloc-ranges = <0x00 0x00 0xffffffff 0xffffffff>;
			size = <0x00 0x200000>;
			pmsg-size = <0x200000>;
			mem-type = <0x02>;
			phandle = <0x277>;
			status = "disabled";
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
			phandle = <0x13e>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x3400000>;
			phandle = <0x244>;
		};

		splash_region {
			reg = <0x00 0xb8000000 0x00 0x2b00000>;
			label = "cont_splash_region";
			phandle = <0x60e>;
		};

		demura_region_0 {
			reg = <0x00 0x00 0x00 0x00>;
			label = "demura hfc region 0";
			phandle = <0x60f>;
		};

		demura_region_1 {
			reg = <0x00 0x00 0x00 0x00>;
			label = "demura hfc region 1";
			phandle = <0x610>;
		};

		sec_debug_region_pool@800100000 {
			compatible = "samsung,carve-out";
			reg = <0x08 0x100000 0x00 0xff000>;
			phandle = <0x555>;
		};

		sec_rst_ex_info_region@8001FF000 {
			compatible = "samsung,carve-out";
			no-map;
			reg = <0x08 0x1ff000 0x00 0x1000>;
			phandle = <0x55a>;
		};

		sec_log_buf_region@800200000 {
			compatible = "samsung,carve-out";
			reg = <0x08 0x200000 0x00 0x200000>;
			phandle = <0x556>;
		};

		sec_debug_bl_region@800400000 {
			compatible = "samsung,carve-out";
			no-map;
			reg = <0x08 0x400000 0x00 0x500000>;
			phandle = <0x62c>;
		};

		sec_pmsg_region@800900000 {
			compatible = "samsung,carve-out";
			reg = <0x08 0x900000 0x00 0x200000>;
			phandle = <0x558>;
		};

		google_debug_kinfo_region@800B00000 {
			compatible = "samsung,carve-out";
			no-map;
			reg = <0x08 0xb00000 0x00 0x1000>;
			phandle = <0x554>;
		};

		sec_qcom_rdx_bootdev_region@800C00000 {
			compatible = "samsung,carve-out";
			reg = <0x08 0xc00000 0x00 0xad00000>;
			phandle = <0x55b>;
		};

		hdm_region@800B01000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x08 0xb01000 0x00 0x1000>;
			phandle = <0x557>;
		};

		rbin {
			size = <0x00 0x14000000>;
			reserved_size = <0x00 0x40000000>;
			alloc-ranges = <0x08 0x00 0x01 0x80000000 0x00 0x80000000 0x00 0x80000000>;
			alignment = <0x00 0x2000000>;
			reusable;
			phandle = <0x55c>;
		};
	};

	aliases {
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		serial0 = "/soc/qcom,qup_uart@99c000";
		hsuart0 = "/soc/qcom,qup_uart@894000";
		sdhc2 = "/soc/sdhci@8804000";
		ufshc1 = "/soc/ufshc@1d84000";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		phandle = <0x278>;
		i2c35 = "/i2c@35";
		i2c37 = "/i2c@37";
		i2c38 = "/i2c@38";
		hsuart5 = "/soc/qcom,qup_hsuart@99c000";
		i2c18 = "/soc/i2c@990000";
	};

	sram@17D09400 {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "mmio-sram";
		reg = <0x00 0x17d09400 0x00 0x400>;
		ranges = <0x00 0x00 0x00 0x17d09400 0x00 0x400>;
		phandle = <0x279>;

		scp-shmem@0 {
			compatible = "arm,scp-shmem";
			reg = <0x00 0x00 0x00 0x400>;
			phandle = <0x22>;
		};
	};

	firmware {
		phandle = <0x27a>;

		qcom_scm {
			compatible = "qcom,scm-v1.1\0qcom,scm";
			qcom,dload-mode = <0x02 0x13000>;
			qcom,max-queues = <0x02>;
			interrupts = <0x00 0x3a2 0x01>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};

			fstab {
				compatible = "android,fstab";
			};
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x00>;
			enable-method = "psci";
			next-level-cache = <0x03>;
			cpu-idle-states = <0x04>;
			power-domains = <0x05>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x06 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			#cooling-cells = <0x02>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x03>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x07>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x100>;
			enable-method = "psci";
			next-level-cache = <0x03>;
			cpu-idle-states = <0x04>;
			power-domains = <0x08>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x06 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x200>;
			enable-method = "psci";
			next-level-cache = <0x09>;
			cpu-idle-states = <0x04>;
			power-domains = <0x0a>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x06 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x09>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x300>;
			enable-method = "psci";
			next-level-cache = <0x09>;
			cpu-idle-states = <0x04>;
			power-domains = <0x0b>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x06 0x00 0x04>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			#cooling-cells = <0x02>;
			phandle = <0x18>;
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x400>;
			enable-method = "psci";
			next-level-cache = <0x0c>;
			cpu-idle-states = <0x0d>;
			power-domains = <0x0e>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x06 0x01 0x04>;
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <0x103>;
			#cooling-cells = <0x02>;
			phandle = <0x19>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0c>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x500>;
			enable-method = "psci";
			next-level-cache = <0x0f>;
			cpu-idle-states = <0x0d>;
			power-domains = <0x10>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x06 0x01 0x04>;
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <0x103>;
			#cooling-cells = <0x02>;
			phandle = <0x1a>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x0f>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x600>;
			enable-method = "psci";
			next-level-cache = <0x11>;
			cpu-idle-states = <0x0d>;
			power-domains = <0x12>;
			qcom,freq-domain = <0x06 0x01 0x04>;
			power-domain-names = "psci";
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <0x103>;
			#cooling-cells = <0x02>;
			phandle = <0x1b>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x11>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x700>;
			enable-method = "psci";
			next-level-cache = <0x13>;
			cpu-idle-states = <0x0d>;
			power-domains = <0x14>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x06 0x02 0x04>;
			capacity-dmips-mhz = <0x952>;
			dynamic-power-coefficient = <0x1c2>;
			#cooling-cells = <0x02>;
			phandle = <0x1c>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x07>;
				phandle = <0x13>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x15>;
				};

				core1 {
					cpu = <0x16>;
				};

				core2 {
					cpu = <0x17>;
				};

				core3 {
					cpu = <0x18>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x19>;
				};

				core1 {
					cpu = <0x1a>;
				};

				core2 {
					cpu = <0x1b>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1c>;
				};
			};
		};
	};

	idle-states {

		silver-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x112>;
			exit-latency-us = <0x1e0>;
			min-residency-us = <0xf5e>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x04>;
		};

		gold-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x147>;
			exit-latency-us = <0x5de>;
			min-residency-us = <0x1188>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x0d>;
		};

		cluster-d4 {
			compatible = "domain-idle-state";
			idle-state-name = "l3-off";
			entry-latency-us = <0x248>;
			exit-latency-us = <0x91c>;
			min-residency-us = <0x17e6>;
			arm,psci-suspend-param = <0x41000044>;
			phandle = <0x1e>;
		};

		cluster-e3 {
			compatible = "domain-idle-state";
			idle-state-name = "llcc-off";
			entry-latency-us = <0xb4d>;
			exit-latency-us = <0xfb7>;
			min-residency-us = <0x2703>;
			arm,psci-suspend-param = <0x4100c344>;
			phandle = <0x1f>;
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x27b>;
		interrupt-parent = <0x01>;

		sec_ap_param {
			doub = <0x00>;
			dour = <0x00>;
			go = <0x3fc>;
			so = <0x3d4>;
			gi = <0x00>;
			si = <0x00>;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cpu-pd0 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1d>;
				phandle = <0x05>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1d>;
				phandle = <0x08>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1d>;
				phandle = <0x0a>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1d>;
				phandle = <0x0b>;
			};

			cpu-pd4 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1d>;
				phandle = <0x0e>;
			};

			cpu-pd5 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1d>;
				phandle = <0x10>;
			};

			cpu-pd6 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1d>;
				phandle = <0x12>;
			};

			cpu-pd7 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1d>;
				phandle = <0x14>;
			};

			cluster-pd {
				#power-domain-cells = <0x00>;
				domain-idle-states = <0x1e 0x1f>;
				phandle = <0x1d>;
			};
		};

		bamdma@3304000 {
			compatible = "qcom,bam-v1.7.0";
			qcom,controlled-remotely;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			reg-names = "bam\0bam_remote_mem";
			num-channels = <0x1f>;
			interrupts = <0x00 0xa4 0x04>;
			#dma-cells = <0x01>;
			qcom,ee = <0x01>;
			qcom,num-ees = <0x02>;
			phandle = <0x20>;
		};

		slim@3340000 {
			compatible = "qcom,slim-ngd-v1.5.0";
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			reg-names = "ctrl\0slimbus_remote_mem";
			interrupts = <0x00 0xa3 0x04>;
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x3c0>;
			dmas = <0x20 0x03 0x20 0x04>;
			dma-names = "rx\0tx";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "ok";
			phandle = <0x27c>;

			ngd@1 {
				reg = <0x01>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				btfmslim-driver {
					compatible = "slim217,221";
					reg = <0x01 0x00>;
					phandle = <0x27d>;
				};
			};
		};

		interrupt-controller@17100000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			ranges;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x40000>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x01>;

			msi-controller@17140000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <0x01>;
				reg = <0x17140000 0x20000>;
				phandle = <0xcb>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x27e>;
			always-on;
		};

		timer@17420000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17420000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x27f>;

			frame@17421000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		qcom,rimps@17400000 {
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			compatible = "qcom,rimps";
			reg = <0x17400000 0x10 0x17d90000 0x2000>;
			#mbox-cells = <0x01>;
			interrupts = <0x00 0x3e 0x04>;
			phandle = <0x21>;
		};

		qcom,scmi {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "arm,scmi";
			mboxes = <0x21 0x00>;
			mbox-names = "tx";
			shmem = <0x22>;
			phandle = <0x280>;

			protocol@80 {
				reg = <0x80>;
				#clock-cells = <0x01>;
				phandle = <0x281>;
			};

			protocol@81 {
				reg = <0x81>;
				#clock-cells = <0x01>;
				phandle = <0x282>;
			};

			protocol@86 {
				reg = <0x86>;
				#clock-cells = <0x01>;
				phandle = <0x283>;
			};

			protocol@87 {
				reg = <0x87>;
				#clock-cells = <0x01>;
				phandle = <0x284>;
			};
		};

		qcom,rimps_log@17d09c00 {
			compatible = "qcom,rimps-log";
			reg = <0x17d09c00 0x200 0x17d09e00 0x200>;
			mboxes = <0x21 0x01>;
			phandle = <0x285>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x01 0x07 0x04>;
			phandle = <0x286>;
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x287>;
		};

		qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
			phandle = <0x288>;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x00 0x146aa000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			upload_cause@66c {
				compatible = "qcom,msm-imem-upload_cause";
				reg = <0x66c 0x04>;
			};

			cp_dump_encrypt@830 {
				compatible = "qcom,msm-imem-cp_dump_encrypt";
				reg = <0x830 0x04>;
			};
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		pinctrl@f000000 {
			compatible = "qcom,waipio-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x23>;
			qcom,gpios-reserved = <0x24 0x25 0x26 0x27>;
			phandle = <0xac>;

			bt_en_sleep {
				phandle = <0xb7>;

				mux {
					pins = "gpio81";
					function = "gpio";
				};

				config {
					pins = "gpio81";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			qupv3_se7_2uart_pins {
				phandle = <0x289>;

				qupv3_se7_2uart_active {
					phandle = <0xd6>;

					mux {
						pins = "gpio26\0gpio27";
						function = "qup7";
					};

					config {
						pins = "gpio26\0gpio27";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_sleep {
					phandle = <0xd7>;

					mux {
						pins = "gpio26\0gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio26\0gpio27";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			trigout_a {
				phandle = <0x22a>;

				mux {
					pins = "gpio2";
					function = "qdss_cti";
				};

				config {
					pins = "gpio2";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sdc2_on {
				phandle = <0x28a>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				sd-cd {
					pins = "gpio92";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_off {
				phandle = <0x28b>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				sd-cd {
					pins = "gpio92";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x28c>;

				qupv3_se0_i2c_active {
					phandle = <0xd9>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup0";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xda>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x28d>;

				qupv3_se0_spi_active {
					phandle = <0xdc>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup0";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xdd>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x28e>;

				qupv3_se1_i2c_active {
					phandle = <0xde>;

					mux {
						pins = "gpio4\0gpio5";
						function = "qup1";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xdf>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x28f>;

				qupv3_se1_spi_active {
					phandle = <0xe0>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "qup1";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xe1>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x290>;

				qupv3_se2_i2c_active {
					phandle = <0xe2>;

					mux {
						pins = "gpio8\0gpio9";
						function = "qup2";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xe3>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x291>;

				qupv3_se2_spi_active {
					phandle = <0xe4>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "qup2";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0xe5>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x292>;

				qupv3_se3_i2c_active {
					phandle = <0xe6>;

					mux {
						pins = "gpio12\0gpio13";
						function = "qup3";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0xe7>;

					mux {
						pins = "gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x293>;

				qupv3_se3_spi_active {
					phandle = <0xe8>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "qup3";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0xe9>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x294>;

				qupv3_se4_i2c_active {
					phandle = <0xea>;

					mux {
						pins = "gpio16\0gpio17";
						function = "qup4";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0xeb>;

					mux {
						pins = "gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x295>;

				qupv3_se4_spi_active {
					phandle = <0xec>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "qup4";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0xed>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x296>;

				qupv3_se5_i2c_active {
					phandle = <0xee>;

					mux {
						pins = "gpio206\0gpio207";
						function = "qup5";
					};

					config {
						pins = "gpio206\0gpio207";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xef>;

					mux {
						pins = "gpio206\0gpio207";
						function = "gpio";
					};

					config {
						pins = "gpio206\0gpio207";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x297>;

				qupv3_se5_spi_active {
					phandle = <0xf0>;

					mux {
						pins = "gpio206\0gpio207\0gpio84\0gpio85";
						function = "qup5";
					};

					config {
						pins = "gpio206\0gpio207\0gpio84\0gpio85";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xf1>;

					mux {
						pins = "gpio206\0gpio207\0gpio84\0gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio206\0gpio207\0gpio84\0gpio85";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x298>;

				qupv3_se6_i2c_active {
					phandle = <0xf2>;

					mux {
						pins = "gpio20\0gpio21";
						function = "qup6";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0xf3>;

					mux {
						pins = "gpio20\0gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x299>;

				qupv3_se6_spi_active {
					phandle = <0xf4>;

					mux {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						function = "qup6";
					};

					config {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xf5>;

					mux {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x29a>;

				qupv3_se8_i2c_active {
					phandle = <0xf6>;

					mux {
						pins = "gpio28\0gpio29";
						function = "qup8";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xf7>;

					mux {
						pins = "gpio28\0gpio29";
						function = "gpio";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x29b>;

				qupv3_se8_spi_active {
					phandle = <0xfa>;

					mux {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						function = "qup8";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0xfb>;

					mux {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x29c>;

				qupv3_se9_i2c_active {
					phandle = <0xfc>;

					mux {
						pins = "gpio32\0gpio33";
						function = "qup9";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0xfd>;

					mux {
						pins = "gpio32\0gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x29d>;

				qupv3_se9_spi_active {
					phandle = <0xfe>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "qup9";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0xff>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x29e>;

				qupv3_se10_i2c_active {
					phandle = <0x100>;

					mux {
						pins = "gpio36\0gpio37";
						function = "qup10";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x101>;

					mux {
						pins = "gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x29f>;

				qupv3_se10_spi_active {
					phandle = <0x102>;

					mux {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						function = "qup10";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x103>;

					mux {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x2a0>;

				qupv3_se11_i2c_active {
					phandle = <0x104>;

					mux {
						pins = "gpio40\0gpio41";
						function = "qup11";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x105>;

					mux {
						pins = "gpio40\0gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x2a1>;

				qupv3_se11_spi_active {
					phandle = <0x106>;

					mux {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						function = "qup11";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x107>;

					mux {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x2a2>;

				qupv3_se12_i2c_active {
					phandle = <0x108>;

					mux {
						pins = "gpio44\0gpio45";
						function = "qup12";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x109>;

					mux {
						pins = "gpio44\0gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x2a3>;

				qupv3_se12_spi_active {
					phandle = <0x10a>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "qup12";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x10b>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x2a4>;

				qupv3_se13_i2c_active {
					phandle = <0x10c>;

					mux {
						pins = "gpio48\0gpio49";
						function = "qup13";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x10d>;

					mux {
						pins = "gpio48\0gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x2a5>;

				qupv3_se13_spi_active {
					phandle = <0x10e>;

					mux {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						function = "qup13";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x10f>;

					mux {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x2a6>;

				qupv3_se14_i2c_active {
					phandle = <0x110>;

					mux {
						pins = "gpio52\0gpio53";
						function = "qup14";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x111>;

					mux {
						pins = "gpio52\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x2a7>;

				qupv3_se14_spi_active {
					phandle = <0x112>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "qup14";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x113>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x2a8>;

				qupv3_se15_i2c_active {
					phandle = <0x114>;

					mux {
						pins = "gpio56\0gpio57";
						function = "qup15";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x115>;

					mux {
						pins = "gpio56\0gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x2a9>;

				qupv3_se15_spi_active {
					phandle = <0x118>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "qup15";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x119>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i3c_pins {
				phandle = <0x2aa>;

				qupv3_se15_i3c_active {
					phandle = <0x11a>;

					mux {
						pins = "gpio56\0gpio57";
						function = "ibi_i3c";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se15_i3c_sleep {
					phandle = <0x11b>;

					mux {
						pins = "gpio56\0gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se15_i3c_disable {
					phandle = <0x11c>;

					mux {
						pins = "gpio56\0gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x2ab>;

				qupv3_se16_i2c_active {
					phandle = <0x11d>;

					mux {
						pins = "gpio60\0gpio61";
						function = "qup16";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x11e>;

					mux {
						pins = "gpio60\0gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio60\0gpio61";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x2ac>;

				qupv3_se16_spi_active {
					phandle = <0x11f>;

					mux {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						function = "qup16";
					};

					config {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x120>;

					mux {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x2ad>;

				qupv3_se17_i2c_active {
					phandle = <0x121>;

					mux {
						pins = "gpio64\0gpio65";
						function = "qup17";
					};

					config {
						pins = "gpio64\0gpio65";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x122>;

					mux {
						pins = "gpio64\0gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio64\0gpio65";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x2ae>;

				qupv3_se17_spi_active {
					phandle = <0x123>;

					mux {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						function = "qup17";
					};

					config {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x124>;

					mux {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se18_i2c_pins {
				phandle = <0x2af>;

				qupv3_se18_i2c_active {
					phandle = <0x125>;

					mux {
						pins = "gpio68\0gpio69";
						function = "qup18";
					};

					config {
						pins = "gpio68\0gpio69";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se18_i2c_sleep {
					phandle = <0x126>;

					mux {
						pins = "gpio68\0gpio69";
						function = "gpio";
					};

					config {
						pins = "gpio68\0gpio69";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se18_spi_pins {
				phandle = <0x2b0>;

				qupv3_se18_spi_active {
					phandle = <0x127>;

					mux {
						pins = "gpio68\0gpio69\0gpio70\0gpio71";
						function = "qup18";
					};

					config {
						pins = "gpio68\0gpio69\0gpio70\0gpio71";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se18_spi_sleep {
					phandle = <0x128>;

					mux {
						pins = "gpio68\0gpio69\0gpio70\0gpio71";
						function = "gpio";
					};

					config {
						pins = "gpio68\0gpio69\0gpio70\0gpio71";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x2b1>;

				qupv3_se19_i2c_active {
					phandle = <0x129>;

					mux {
						pins = "gpio72\0gpio73";
						function = "qup19";
					};

					config {
						pins = "gpio72\0gpio73";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x12a>;

					mux {
						pins = "gpio72\0gpio73";
						function = "gpio";
					};

					config {
						pins = "gpio72\0gpio73";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x2b2>;

				qupv3_se19_spi_active {
					phandle = <0x12b>;

					mux {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						function = "qup19";
					};

					config {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x12c>;

					mux {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						function = "gpio";
					};

					config {
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se20_i2c_pins {
				phandle = <0x2b3>;

				qupv3_se20_i2c_active {
					phandle = <0x12d>;

					mux {
						pins = "gpio76\0gpio77";
						function = "qup20";
					};

					config {
						pins = "gpio76\0gpio77";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se20_i2c_sleep {
					phandle = <0x12e>;

					mux {
						pins = "gpio76\0gpio77";
						function = "gpio";
					};

					config {
						pins = "gpio76\0gpio77";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se20_spi_pins {
				phandle = <0x2b4>;

				qupv3_se20_spi_active {
					phandle = <0x12f>;

					mux {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						function = "qup20";
					};

					config {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se20_spi_sleep {
					phandle = <0x130>;

					mux {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se21_i2c_pins {
				phandle = <0x2b5>;

				qupv3_se21_i2c_active {
					phandle = <0x131>;

					mux {
						pins = "gpio80\0gpio81";
						function = "qup21";
					};

					config {
						pins = "gpio80\0gpio81";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se21_i2c_sleep {
					phandle = <0x132>;

					mux {
						pins = "gpio80\0gpio81";
						function = "gpio";
					};

					config {
						pins = "gpio80\0gpio81";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se21_spi_pins {
				phandle = <0x2b6>;

				qupv3_se21_spi_active {
					phandle = <0x133>;

					mux {
						pins = "gpio80\0gpio81\0gpio82\0gpio83";
						function = "qup21";
					};

					config {
						pins = "gpio80\0gpio81\0gpio82\0gpio83";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se21_spi_sleep {
					phandle = <0x134>;

					mux {
						pins = "gpio80\0gpio81\0gpio82\0gpio83";
						function = "gpio";
					};

					config {
						pins = "gpio80\0gpio81\0gpio82\0gpio83";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se20_4uart_pins {
				phandle = <0x2b7>;

				qupv3_se20_default_cts {
					phandle = <0x135>;

					mux {
						pins = "gpio76";
						function = "gpio";
					};

					config {
						pins = "gpio76";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se20_default_rtsrx {
					phandle = <0x136>;

					mux {
						pins = "gpio77\0gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio77\0gpio79";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se20_default_tx {
					phandle = <0x137>;

					mux {
						pins = "gpio78";
						function = "gpio";
					};

					config {
						pins = "gpio78";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se20_cts {
					phandle = <0x138>;

					mux {
						pins = "gpio76";
						function = "qup20";
					};

					config {
						pins = "gpio76";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se20_rts {
					phandle = <0x139>;

					mux {
						pins = "gpio77";
						function = "qup20";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se20_tx {
					phandle = <0x13a>;

					mux {
						pins = "gpio78";
						function = "qup20";
					};

					config {
						pins = "gpio78";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se20_rx_wake {
					phandle = <0x13c>;

					mux {
						pins = "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio79";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se20_rx_active {
					phandle = <0x13b>;

					mux {
						pins = "gpio79";
						function = "qup20";
					};

					config {
						pins = "gpio79";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x2b8>;

					mux {
						pins = "gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio46";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				nfc_int_suspend {
					phandle = <0x2b9>;

					mux {
						pins = "gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio46";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				nfc_enable_active {
					phandle = <0x2ba>;

					mux {
						pins = "gpio34\0gpio45\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio34\0gpio45\0gpio35";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_enable_suspend {
					phandle = <0x2bb>;

					mux {
						pins = "gpio34\0gpio45\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio34\0gpio45\0gpio35";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x2bc>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x2bd>;

					mux {
						pins = "gpio126";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep {
					phandle = <0x2be>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active {
					phandle = <0x2bf>;

					mux {
						pins = "gpio129";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x2c0>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x2c1>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x2c2>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x2c3>;

					mux {
						pins = "gpio128";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_sleep {
					phandle = <0x2c4>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_clk_active {
					phandle = <0x2c5>;

					mux {
						pins = "gpio121";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x2c6>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x2c7>;

					mux {
						pins = "gpio123";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x2c8>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x2c9>;

					mux {
						pins = "gpio122";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x2ca>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x2cb>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep {
					phandle = <0x2cc>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active {
					phandle = <0x2cd>;

					mux {
						pins = "gpio126";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep {
					phandle = <0x2ce>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active {
					phandle = <0x2cf>;

					mux {
						pins = "gpio129";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x2d0>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x2d1>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep {
					phandle = <0x2d2>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active {
					phandle = <0x2d3>;

					mux {
						pins = "gpio128";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_sleep {
					phandle = <0x2d4>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_clk_active {
					phandle = <0x2d5>;

					mux {
						pins = "gpio121";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x2d6>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_ws_active {
					phandle = <0x2d7>;

					mux {
						pins = "gpio123";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x2d8>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active {
					phandle = <0x2d9>;

					mux {
						pins = "gpio122";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {
					phandle = <0x2da>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active {
					phandle = <0x2db>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep {
					phandle = <0x2dc>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active {
					phandle = <0x2dd>;

					mux {
						pins = "gpio125";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x2de>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x2df>;

					mux {
						pins = "gpio126";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x2e0>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x2e1>;

					mux {
						pins = "gpio129";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep {
					phandle = <0x2e2>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active {
					phandle = <0x2e3>;

					mux {
						pins = "gpio127";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x2e4>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x2e5>;

					mux {
						pins = "gpio128";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x2e6>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x2e7>;

					mux {
						pins = "gpio124";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_sleep {
					phandle = <0x2e8>;

					mux {
						pins = "gpio121";
						function = "gpio";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sck_active {
					phandle = <0x2e9>;

					mux {
						pins = "gpio121";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio121";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep {
					phandle = <0x2ea>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_ws_active {
					phandle = <0x2eb>;

					mux {
						pins = "gpio123";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep {
					phandle = <0x2ec>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active {
					phandle = <0x2ed>;

					mux {
						pins = "gpio122";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x2ee>;

					mux {
						pins = "gpio124";
						function = "gpio";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x2ef>;

					mux {
						pins = "gpio124";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pm8008i_active {
				phandle = <0x2f0>;

				mux {
					pins = "gpio7";
					function = "gpio";
				};

				config {
					pins = "gpio7";
					bias-disable;
					output-high;
					drive-strength = <0x02>;
				};
			};

			pm8008j_active {
				phandle = <0x2f1>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-disable;
					output-high;
					drive-strength = <0x02>;
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x2f2>;

					mux {
						pins = "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x2f3>;

					mux {
						pins = "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio1";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x2f4>;

					mux {
						pins = "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio89";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x2f5>;

					mux {
						pins = "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio89";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr2_1_sd_n {

				spkr2_1_sd_n_sleep {
					phandle = <0x2f6>;

					mux {
						pins = "gpio71";
						function = "gpio";
					};

					config {
						pins = "gpio71";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr2_1_sd_n_active {
					phandle = <0x2f7>;

					mux {
						pins = "gpio71";
						function = "gpio";
					};

					config {
						pins = "gpio71";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr2_2_sd_n {

				spkr2_2_sd_n_sleep {
					phandle = <0x2f8>;

					mux {
						pins = "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr2_2_sd_n_active {
					phandle = <0x2f9>;

					mux {
						pins = "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio3";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x2fa>;

				mux {
					pins = "gpio43";
					function = "gpio";
				};

				config {
					pins = "gpio43";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x2fb>;

				mux {
					pins = "gpio43";
					function = "gpio";
				};

				config {
					pins = "gpio43";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			usb_phy_ps {
				phandle = <0x2fc>;

				usb3phy_portselect_default {
					phandle = <0x148>;

					mux {
						pins = "gpio91";
						function = "usb_phy";
					};

					config {
						pins = "gpio91";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x2fd>;

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xcc>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xcd>;

					mux {
						pins = "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio80";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x249>;

					mux {
						pins = "gpio94";
						function = "gpio";
					};

					config {
						pins = "gpio94";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x24a>;

					mux {
						pins = "gpio95";
						function = "pcie0_clkreqn";
					};

					config {
						pins = "gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x24b>;

					mux {
						pins = "gpio96";
						function = "gpio";
					};

					config {
						pins = "gpio96";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x24c>;

					mux {
						pins = "gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pcie1 {

				pcie1_perst_default {
					phandle = <0x252>;

					mux {
						pins = "gpio97";
						function = "gpio";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie1_clkreq_default {
					phandle = <0x253>;

					mux {
						pins = "gpio98";
						function = "pcie1_clkreqn";
					};

					config {
						pins = "gpio98";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_wake_default {
					phandle = <0x254>;

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pmx_sde {
				phandle = <0x602>;

				sde_dsi_active {
					phandle = <0x603>;

					mux {
						pins = "gpio0";
						function = "gpio";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x604>;

					mux {
						pins = "gpio0";
						function = "gpio";
					};

					config {
						pins = "gpio0";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_dsi1_active {
					phandle = <0x535>;

					mux {
						pins = "gpio4";
						function = "gpio";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi1_suspend {
					phandle = <0x537>;

					mux {
						pins = "gpio4";
						function = "gpio";
					};

					config {
						pins = "gpio4";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {
				phandle = <0x605>;

				sde_te_active {
					phandle = <0x606>;

					mux {
						pins = "gpio86";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x607>;

					mux {
						pins = "gpio86";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x536>;

					mux {
						pins = "gpio87";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x538>;

					mux {
						pins = "gpio87";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio87";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x308>;

					mux {
						pins = "gpio20\0gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x309>;

					mux {
						pins = "gpio20";
						function = "gpio";
					};

					config {
						pins = "gpio20";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x30a>;

					mux {
						pins = "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x30b>;

					mux {
						pins = "gpio20\0gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio20\0gpio21";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			ap2mdm {

				ap2mdm_active {
					phandle = <0x30c>;

					mux {
						pins = "gpio41\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio41\0gpio37";
						drive-strength = <0x10>;
						bias-disable;
					};
				};

				ap2mdm_sleep {
					phandle = <0x30d>;

					mux {
						pins = "gpio41\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio41\0gpio37";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x30e>;

					mux {
						pins = "gpio40\0gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio36";
						drive-strength = <0x10>;
						bias-disable;
					};
				};

				mdm2ap_sleep {
					phandle = <0x30f>;

					mux {
						pins = "gpio40\0gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio36";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			display_panel_avdd_default {
				phandle = <0x601>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					drive-strength = <0x08>;
					bias-disable = <0x00>;
					output-high;
				};
			};

			gpio_i2c_5_sda {

				gpio_i2c_5_sda_default {
					phandle = <0x611>;

					mux {
						pins = "gpio186";
						function = "gpio";
					};

					config {
						pins = "gpio186";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_5_scl {

				gpio_i2c_5_scl_default {
					phandle = <0x612>;

					mux {
						pins = "gpio187";
						function = "gpio";
					};

					config {
						pins = "gpio187";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_7_sda {

				gpio_i2c_7_sda_default {
					phandle = <0x61a>;

					mux {
						pins = "gpio175";
						function = "gpio";
					};

					config {
						pins = "gpio175";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_7_scl {

				gpio_i2c_7_scl_default {
					phandle = <0x61b>;

					mux {
						pins = "gpio176";
						function = "gpio";
					};

					config {
						pins = "gpio176";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_8_sda {

				gpio_i2c_8_sda_default {
					phandle = <0x61c>;

					mux {
						pins = "gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio56";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gpio_i2c_8_scl {

				gpio_i2c_8_scl_default {
					phandle = <0x61d>;

					mux {
						pins = "gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio57";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			gfspi_ldopin {
				phandle = <0x544>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					drive-strength = <0x02>;
					output-low;
					bias-disable;
				};
			};

			gfspi_drdypin_active {
				phandle = <0x547>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					drive-strength = <0x06>;
					input-enable;
					bias-pull-down;
				};
			};

			gfspi_drdypin_suspend {
				phandle = <0x546>;

				mux {
					pins = "gpio40";
					function = "gpio";
				};

				config {
					pins = "gpio40";
					drive-strength = <0x06>;
					input-enable;
					bias-pull-down;
				};
			};

			gfspi_rstpin {
				phandle = <0x545>;

				mux {
					pins = "gpio88";
					function = "gpio";
				};

				config {
					pins = "gpio88";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			hall_irq {
				phandle = <0x4e9>;

				mux {
					pins = "gpio169";
					function = "gpio";
				};

				config {
					pins = "gpio169";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			hall_wacom_irq {
				phandle = <0x4ea>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			flicker_test {
				flicker_test,torch-gpio = <0xac 0x57 0x00>;
			};

			nt36523_attn_irq {
				phandle = <0x548>;

				mux {
					pins = "gpio46";
					function = "gpio";
				};

				config {
					pins = "gpio46";
					input-enable;
					bias-disable;
				};
			};

			tsp_i2c_pins {
				phandle = <0x61f>;

				tsp_i2c_active {
					phandle = <0x549>;

					mux {
						pins = "gpio28\0gpio29";
						function = "qup8";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				tsp_i2c_sleep {
					phandle = <0x54a>;

					mux {
						pins = "gpio28\0gpio29";
						function = "gpio";
					};

					config {
						pins = "gpio28\0gpio29";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			ldo_gpio4 {
				phandle = <0x4eb>;

				mux {
					pins = "gpio70";
					function = "gpio";
				};

				config {
					pins = "gpio70";
					output-high;
					bias-disable;
				};
			};

			ldo_gpio2 {
				phandle = <0x4ec>;

				mux {
					pins = "gpio2";
					function = "gpio";
				};

				config {
					pins = "gpio2";
					output-high;
					bias-disable;
				};
			};

			ldo_gpio3 {
				phandle = <0x4ed>;

				mux {
					pins = "gpio0";
					function = "gpio";
				};

				config {
					pins = "gpio0";
					output-high;
					bias-disable;
				};
			};

			ldo_gpio1 {
				phandle = <0x4ee>;

				mux {
					pins = "gpio34";
					function = "gpio";
				};

				config {
					pins = "gpio34";
					output-high;
					bias-disable;
				};
			};

			ldo_gpio0 {
				phandle = <0x4ef>;

				mux {
					pins = "gpio167";
					function = "gpio";
				};

				config {
					pins = "gpio167";
					output-high;
					bias-disable;
				};
			};

			snvm_i2c_sda_sleep {
				phandle = <0x621>;

				mux {
					pins = "gpio48";
					function = "gpio";
				};

				config {
					pins = "gpio48";
					drive-strength = <0x02>;
					input-enable;
					bias-pull-down;
				};
			};

			snvm_i2c_scl_sleep {
				phandle = <0x622>;

				mux {
					pins = "gpio49";
					function = "gpio";
				};

				config {
					pins = "gpio49";
					drive-strength = <0x02>;
					input-enable;
					bias-pull-down;
				};
			};

			dp_aux_sel_active {
				phandle = <0x527>;

				mux {
					pins = "gpio108";
					function = "gpio";
				};

				config {
					pins = "gpio108";
					drive-strength = <0x02>;
					output-low;
					bias-disable;
				};
			};

			dp_aux_sel_suspend {
				phandle = <0x529>;

				mux {
					pins = "gpio108";
					function = "gpio";
				};

				config {
					pins = "gpio108";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			dp_aux_en_active {
				phandle = <0x528>;

				mux {
					pins = "gpio125";
					function = "gpio";
				};

				config {
					pins = "gpio125";
					drive-strength = <0x02>;
					output-low;
					bias-disable;
				};
			};

			dp_aux_en_suspend {
				phandle = <0x52a>;

				mux {
					pins = "gpio125";
					function = "gpio";
				};

				config {
					pins = "gpio125";
					drive-strength = <0x02>;
					output-high;
					bias-disable;
				};
			};

			grip-i2c-sda {
				phandle = <0x53a>;

				mux {
					pins = "gpio186";
					function = "gpio";
				};

				config {
					pins = "gpio186";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			grip-i2c-scl {
				phandle = <0x53b>;

				mux {
					pins = "gpio187";
					function = "gpio";
				};

				config {
					pins = "gpio187";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			grip-int {
				phandle = <0x53d>;

				mux {
					pins = "gpio182";
					function = "gpio";
				};

				config {
					pins = "gpio182";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			grip-ldo-en {
				phandle = <0x53c>;

				mux {
					pins = "gpio180";
					function = "gpio";
				};

				config {
					pins = "gpio180";
					output-high;
					bias-disable;
				};
			};

			grip-sub-i2c-sda {
				phandle = <0x53e>;

				mux {
					pins = "gpio175";
					function = "gpio";
				};

				config {
					pins = "gpio175";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			grip-sub-i2c-scl {
				phandle = <0x53f>;

				mux {
					pins = "gpio176";
					function = "gpio";
				};

				config {
					pins = "gpio176";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			grip-sub-int {
				phandle = <0x540>;

				mux {
					pins = "gpio116";
					function = "gpio";
				};

				config {
					pins = "gpio116";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			grip-wifi-i2c-sda {
				phandle = <0x541>;

				mux {
					pins = "gpio56";
					function = "gpio";
				};

				config {
					pins = "gpio56";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			grip-wifi-i2c-scl {
				phandle = <0x542>;

				mux {
					pins = "gpio57";
					function = "gpio";
				};

				config {
					pins = "gpio57";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			grip-wifi-int {
				phandle = <0x543>;

				mux {
					pins = "gpio32";
					function = "gpio";
				};

				config {
					pins = "gpio32";
					drive-strength = <0x04>;
					input-enable;
					bias-disable;
				};
			};

			attn_irq {
				phandle = <0x54c>;

				mux {
					pins = "gpio71";
					function = "gpio";
				};

				config {
					pins = "gpio71";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			conn_irq {
				phandle = <0x54d>;

				mux {
					pins = "gpio59";
					function = "gpio";
				};

				config {
					pins = "gpio59";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			swclk_gpio {
				phandle = <0x54e>;

				mux {
					pins = "gpio99";
					function = "gpio";
				};

				config {
					pins = "gpio99";
					drive-strength = <0x02>;
					output-low;
					bias-disable;
				};
			};

			nrst_gpio {
				phandle = <0x54f>;

				mux {
					pins = "gpio97";
					function = "gpio";
				};

				config {
					pins = "gpio97";
					drive-strength = <0x02>;
					output-high;
					bias-disable;
				};
			};

			epen-int-active {
				phandle = <0x551>;

				mux {
					pins = "gpio51";
					function = "gpio";
				};

				config {
					pins = "gpio51";
					input-enable;
					bias-disable;
				};
			};

			epen-pdct-active {
				phandle = <0x552>;

				mux {
					pins = "gpio155";
					function = "gpio";
				};

				config {
					pins = "gpio155";
					input-enable;
					bias-disable;
				};
			};

			ovp_pwr_flagb_default {
				phandle = <0x4e8>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			ovp_sig_flagb_default {
				phandle = <0x4e7>;

				mux {
					pins = "gpio14";
					function = "gpio";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			panel_ubcon_active {
				phandle = <0x52e>;

				mux {
					pins = "gpio179";
					function = "gpio";
				};

				config {
					pins = "gpio179";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			panel_ubcon_suspend {
				phandle = <0x531>;

				mux {
					pins = "gpio179";
					function = "gpio";
				};

				config {
					pins = "gpio179";
					drive-strength = <0x02>;
					input-enable;
					bias-disable;
				};
			};

			panel_esd_1_active {
				phandle = <0x52f>;

				mux {
					pins = "gpio86";
					function = "gpio";
				};

				config {
					pins = "gpio86";
					drive-strength = <0x02>;
					input-enable;
					bias-pull-down;
				};
			};

			panel_esd_1_suspend {
				phandle = <0x532>;

				mux {
					pins = "gpio86";
					function = "gpio";
				};

				config {
					pins = "gpio86";
					drive-strength = <0x02>;
					input-enable;
					bias-pull-down;
				};
			};

			panel_backlight_active {
				phandle = <0x530>;

				mux {
					pins = "gpio123";
					function = "gpio";
				};

				config {
					pins = "gpio123";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			panel_backlight_suspend {
				phandle = <0x533>;

				mux {
					pins = "gpio123";
					function = "gpio";
				};

				config {
					pins = "gpio123";
					drive-strength = <0x08>;
					bias-disable;
				};
			};

			qupv3_se7_2hsuart_pins {
				phandle = <0x64b>;

				qupv3_se7_2uart_tx_active {
					phandle = <0x55d>;

					mux {
						pins = "gpio26";
						function = "qup7";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_2uart_rx_active {
					phandle = <0x55e>;

					mux {
						pins = "gpio27";
						function = "qup7";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se7_2uart_tx_sleep {
					phandle = <0x55f>;

					mux {
						pins = "gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio26";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};

				qupv3_se7_2uart_rx_sleep {
					phandle = <0x560>;

					mux {
						pins = "gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio27";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			cci0_active {
				phandle = <0x561>;

				mux {
					pins = "gpio110\0gpio111";
					function = "cci_i2c";
				};

				config {
					pins = "gpio110\0gpio111";
					bias-pull-up;
					drive-strength = <0x04>;
				};
			};

			cci0_suspend {
				phandle = <0x562>;

				mux {
					pins = "gpio110\0gpio111";
					function = "cci_i2c";
				};

				config {
					pins = "gpio110\0gpio111";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cci1_active {
				phandle = <0x563>;

				mux {
					pins = "gpio112\0gpio113";
					function = "cci_i2c";
				};

				config {
					pins = "gpio112\0gpio113";
					bias-pull-up;
					drive-strength = <0x04>;
				};
			};

			cci1_suspend {
				phandle = <0x564>;

				mux {
					pins = "gpio112\0gpio113";
					function = "cci_i2c";
				};

				config {
					pins = "gpio112\0gpio113";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cci2_active {
				phandle = <0x573>;

				mux {
					pins = "gpio114\0gpio115";
					function = "cci_i2c";
				};

				config {
					pins = "gpio114\0gpio115";
					bias-pull-up;
					drive-strength = <0x04>;
				};
			};

			cci2_suspend {
				phandle = <0x574>;

				mux {
					pins = "gpio114\0gpio115";
					function = "cci_i2c";
				};

				config {
					pins = "gpio114\0gpio115";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cci3_active {
				phandle = <0x575>;

				mux {
					pins = "gpio208\0gpio209";
					function = "cci_i2c";
				};

				config {
					pins = "gpio208\0gpio209";
					bias-pull-up;
					drive-strength = <0x04>;
					qcom,apps;
				};
			};

			cci3_suspend {
				phandle = <0x576>;

				mux {
					pins = "gpio208\0gpio209";
					function = "cci_i2c";
				};

				config {
					pins = "gpio208\0gpio209";
					bias-disable;
					drive-strength = <0x04>;
					qcom,remote;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x64d>;

				mux {
					pins = "gpio100";
					function = "cam_mclk";
				};

				config {
					pins = "gpio100";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x64e>;

				mux {
					pins = "gpio100";
					function = "cam_mclk";
				};

				config {
					pins = "gpio100";
					bias-pull-down;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x567>;

				mux {
					pins = "gpio101";
					function = "cam_mclk";
				};

				config {
					pins = "gpio101";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x56a>;

				mux {
					pins = "gpio101";
					function = "cam_mclk";
				};

				config {
					pins = "gpio101";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x64f>;

				mux {
					pins = "gpio102";
					function = "cam_mclk";
				};

				config {
					pins = "gpio102";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x650>;

				mux {
					pins = "gpio102";
					function = "cam_mclk";
				};

				config {
					pins = "gpio102";
					bias-pull-down;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x56f>;

				mux {
					pins = "gpio103";
					function = "cam_mclk";
				};

				config {
					pins = "gpio103";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x571>;

				mux {
					pins = "gpio103";
					function = "cam_mclk";
				};

				config {
					pins = "gpio103";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x578>;

				mux {
					pins = "gpio104";
					function = "cam_mclk";
				};

				config {
					pins = "gpio104";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x57b>;

				mux {
					pins = "gpio104";
					function = "cam_mclk";
				};

				config {
					pins = "gpio104";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x651>;

				mux {
					pins = "gpio105";
					function = "cam_mclk";
				};

				config {
					pins = "gpio105";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x652>;

				mux {
					pins = "gpio105";
					function = "cam_mclk";
				};

				config {
					pins = "gpio105";
					bias-pull-down;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk6_active {
				phandle = <0x653>;

				mux {
					pins = "gpio106";
					function = "cam_mclk";
				};

				config {
					pins = "gpio106";
					bias-disable;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_mclk6_suspend {
				phandle = <0x654>;

				mux {
					pins = "gpio106";
					function = "cam_mclk";
				};

				config {
					pins = "gpio106";
					bias-pull-down;
					drive-strength = <0x06>;
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x655>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x656>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x579>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x57c>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x568>;

				mux {
					pins = "gpio106";
					function = "gpio";
				};

				config {
					pins = "gpio106";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x56b>;

				mux {
					pins = "gpio106";
					function = "gpio";
				};

				config {
					pins = "gpio106";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x570>;

				mux {
					pins = "gpio120";
					function = "gpio";
				};

				config {
					pins = "gpio120";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x572>;

				mux {
					pins = "gpio120";
					function = "gpio";
				};

				config {
					pins = "gpio120";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x657>;

				mux {
					pins = "gpio119";
					function = "gpio";
				};

				config {
					pins = "gpio119";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x658>;

				mux {
					pins = "gpio119";
					function = "gpio";
				};

				config {
					pins = "gpio119";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x659>;

				mux {
					pins = "gpio118";
					function = "gpio";
				};

				config {
					pins = "gpio118";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x65a>;

				mux {
					pins = "gpio118";
					function = "gpio";
				};

				config {
					pins = "gpio118";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rst6 {
				phandle = <0x65b>;

				mux {
					pins = "gpio108";
					function = "gpio";
				};

				config {
					pins = "gpio108";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rst6 {
				phandle = <0x65c>;

				mux {
					pins = "gpio108";
					function = "gpio";
				};

				config {
					pins = "gpio108";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_ldo_en_active {
				phandle = <0x597>;

				mux {
					pins = "gpio107";
					function = "gpio";
				};

				config {
					pins = "gpio107";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_ldo_en_suspend {
				phandle = <0x598>;

				mux {
					pins = "gpio107";
					function = "gpio";
				};

				config {
					pins = "gpio107";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_io_ldo_en_active {
				phandle = <0x595>;

				mux {
					pins = "gpio117";
					function = "gpio";
				};

				config {
					pins = "gpio117";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_io_ldo_en_suspend {
				phandle = <0x596>;

				mux {
					pins = "gpio117";
					function = "gpio";
				};

				config {
					pins = "gpio117";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_ldo_active_en1 {
				phandle = <0x57a>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_ldo_suspend_en1 {
				phandle = <0x57d>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_ldo_active_en2 {
				phandle = <0x569>;

				mux {
					pins = "gpio109";
					function = "gpio";
				};

				config {
					pins = "gpio109";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_ldo_suspend_en2 {
				phandle = <0x56c>;

				mux {
					pins = "gpio109";
					function = "gpio";
				};

				config {
					pins = "gpio109";
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cs35l45_gpio_default {
				phandle = <0x6fd>;

				mux {
					function = "gpio";
					pins = "gpio18\0gpio19";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio18\0gpio19";
				};
			};

			pri_tdm_clk_active {
				phandle = <0x6f4>;

				mux {
					function = "mi2s0_sck";
					pins = "gpio126";
				};

				config {
					output-high;
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio126";
				};
			};

			pri_tdm_sync_active {
				phandle = <0x6f5>;

				mux {
					function = "mi2s0_ws";
					pins = "gpio129";
				};

				config {
					output-high;
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio129";
				};
			};

			pri_tdm_din_active {
				phandle = <0x6f6>;

				mux {
					function = "mi2s0_data0";
					pins = "gpio127";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio127";
				};
			};

			pri_tdm_dout_active {
				phandle = <0x6f7>;

				mux {
					function = "mi2s0_data1";
					pins = "gpio128";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio128";
				};
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		microdump_modem {
			compatible = "qcom,microdump_modem";
		};

		mini_dump_mode {
			compatible = "qcom,minidump";
			status = "ok";
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0x24>;
			status = "ok";
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		remoteproc-adsp@03000000 {
			compatible = "qcom,waipio-adsp-pas";
			reg = <0x3000000 0x10000>;
			status = "ok";
			cx-supply = <0x25>;
			cx-uV-uA = <0x180 0x00>;
			mx-supply = <0x26>;
			mx-uV-uA = <0x180 0x00>;
			reg-names = "cx\0mx";
			clocks = <0x27 0x00>;
			clock-names = "xo";
			qcom,qmp = <0x28>;
			interconnects = <0x29 0x2b 0x2a 0x200>;
			interconnect-names = "crypto_ddr";
			memory-region = <0x2b>;
			interrupts-extended = <0x23 0x06 0x01 0x2c 0x00 0x00 0x2c 0x02 0x00 0x2c 0x01 0x00 0x2c 0x03 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			qcom,smem-states = <0x2d 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0xb6>;

			glink-edge {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x2e 0x03 0x00>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x2e>;
				interrupts = <0x03 0x00 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x310>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x05 0xc00 0x03 0x2000 0x01>;
				};

				qcom,gpr {
					phandle = <0x4e1>;
					reg = <0x02>;
					qcom,intents = <0x200 0x14>;
					qcom,glink-channels = "adsp_apps";
					compatible = "qcom,gpr";

					spf_core {
						reg = <0x03>;
						compatible = "qcom,spf_core";
					};

					audio-pkt {
						reg = <0x17>;
						qcom,audiopkt-ch-name = "apr_audio_svc";
						compatible = "qcom,audio-pkt";
					};

					q6prm {
						phandle = <0x4e2>;
						reg = <0x07>;
						compatible = "qcom,audio_prm";
					};
				};
			};
		};

		remoteproc-cdsp@32300000 {
			compatible = "qcom,waipio-cdsp-pas";
			reg = <0x32300000 0x10000>;
			status = "ok";
			cx-supply = <0x2f>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x30>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			memory-region = <0x31>;
			clocks = <0x27 0x00>;
			clock-names = "xo";
			qcom,qmp = <0x28>;
			interconnects = <0x32 0x2e 0x2a 0x200 0x29 0x2b 0x2a 0x200>;
			interconnect-names = "rproc_ddr\0crypto_ddr";
			interrupts-extended = <0x01 0x00 0x242 0x01 0x33 0x00 0x00 0x33 0x02 0x00 0x33 0x01 0x00 0x33 0x03 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			qcom,smem-states = <0x34 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0xb2>;

			glink-edge {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x2e 0x06 0x00>;
				mbox-names = "cdsp_smem";
				interrupt-parent = <0x2e>;
				interrupts = <0x06 0x00 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						phandle = <0x311>;
					};
				};
			};
		};

		remoteproc-slpi@02400000 {
			compatible = "qcom,waipio-slpi-pas";
			reg = <0x2400000 0x10000>;
			status = "ok";
			cx-supply = <0x25>;
			cx-uV-uA = <0x180 0x00>;
			mx-supply = <0x26>;
			mx-uV-uA = <0x180 0x00>;
			reg-names = "cx\0mx\0sensor_vdd\0sensor_vddio";
			clocks = <0x27 0x00>;
			clock-names = "xo";
			qcom,qmp = <0x28>;
			interconnects = <0x29 0x2b 0x2a 0x200>;
			interconnect-names = "crypto_ddr";
			memory-region = <0x35>;
			interrupts-extended = <0x23 0x09 0x01 0x36 0x00 0x00 0x36 0x02 0x00 0x36 0x01 0x00 0x36 0x03 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			qcom,smem-states = <0x37 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x599>;
			sensor_vdd-supply = <0x33a>;
			sensor_vdd-uV-uA = <0x1b7740 0x00>;
			sensor_vddio-supply = <0x345>;
			sensor_vddio-uV-uA = <0x2dc6c0 0x00>;

			glink-edge {
				qcom,remote-pid = <0x03>;
				transport = "smem";
				mboxes = <0x2e 0x04 0x00>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0x2e>;
				interrupts = <0x04 0x00 0x01>;
				label = "slpi";
				qcom,glink-label = "dsps";

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,net-id = <0x02>;
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		qcom,guestvm_loader@e0b00000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <0x1c>;
			qcom,isolate-cpus;
			qcom,vmid = <0x2d>;
			qcom,firmware-name = "trustedvm";
			qcom,reserved-cpus = <0x05 0x06>;
			qcom,unisolate-timeout-ms = <0x7530>;
			memory-region = <0x38>;
		};

		qcom,guestvm_loader@e0600000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
			qcom,firmware-name = "cpusys_vm";
			memory-region = <0x39>;
		};

		tlmm-vm-mem-access {
			compatible = "qcom,tlmm-vm-mem-access";
			qcom,master;
			tlmm-vm-gpio-list = <0x16d 0x16e 0x16f 0x170 0x12d 0x131 0x183 0x184 0x13d 0x13e 0x13f 0x140 0x141 0x142>;
		};

		qcom,gh_vm_loader_sec@e0b00000 {
			compatible = "qcom,gh-vm-loader-sec";
			qcom,pas-id = <0x1c>;
			qcom,vmid = <0x2d>;
			qcom,firmware-name = "trustedvm";
			memory-region = <0x38>;
		};

		qcom,gh_vm_loader_sec@e0600000 {
			compatible = "qcom,gh-vm-loader-sec";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
			qcom,firmware-name = "cpusys_vm";
			qcom,no-shutdown;
			memory-region = <0x39>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
			qcom,firmware-name = "slpi";
			qcom,rproc-handle = <0x599>;
			phandle = <0x6b6>;
		};

		remoteproc-mss@04080000 {
			compatible = "qcom,waipio-modem-pas";
			reg = <0x4080000 0x10000>;
			status = "ok";
			clocks = <0x27 0x00>;
			clock-names = "xo";
			cx-supply = <0x2f>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x3b>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			qcom,qmp = <0x28>;
			interconnects = <0x29 0x2b 0x2a 0x200 0x2a 0x03 0x2a 0x200>;
			interconnect-names = "crypto_ddr\0rproc_ddr";
			memory-region = <0x3c>;
			interrupts-extended = <0x01 0x00 0x108 0x01 0x3d 0x00 0x00 0x3d 0x02 0x00 0x3d 0x01 0x00 0x3d 0x03 0x00 0x3d 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x3e 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x313>;

			glink-edge {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x2e 0x02 0x00>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0x2e>;
				interrupts = <0x02 0x00 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};
			};
		};

		remoteproc-spss@1880000 {
			compatible = "qcom,waipio-spss-pas";
			ranges;
			reg = <0x188101c 0x04 0x1881024 0x04 0x1881028 0x04 0x188103c 0x04 0x1881100 0x04 0x1882014 0x04>;
			reg-names = "sp2soc_irq_status\0sp2soc_irq_clr\0sp2soc_irq_mask\0rmb_err\0rmb_general_purpose\0rmb_err_spare2";
			interrupts = <0x00 0x160 0x01>;
			cx-supply = <0x2f>;
			cx-uV-uA = <0x180 0x186a0>;
			clocks = <0x27 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			status = "ok";
			memory-region = <0x3f>;
			qcom,spss-scsr-bits = <0x18 0x19>;
			qcom,extra-size = <0x1000>;
			interconnects = <0x29 0x2b 0x2a 0x200>;
			interconnect-names = "crypto_ddr";
			phandle = <0x40>;

			glink-edge {
				qcom,remote-pid = <0x08>;
				mboxes = <0x2e 0x10 0x00>;
				mbox-names = "spss_spss";
				interrupt-parent = <0x2e>;
				interrupts = <0x10 0x00 0x01>;
				reg = <0x1885008 0x08 0x1885010 0x04>;
				reg-names = "qcom,spss-addr\0qcom,spss-size";
				label = "spss";
				qcom,glink-label = "spss";
			};
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,rproc-handle = <0x40>;
			qcom,boot-enabled;
			qcom,spcom-ch-names = "sp_kernel\0sp_ssr";
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x00>;
			status = "ok";
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			qcom,rproc-handle = <0x40>;
			qcom,spss-fuse1-addr = <0x221c8214>;
			qcom,spss-fuse1-bit = <0x08>;
			qcom,spss-fuse2-addr = <0x221c8214>;
			qcom,spss-fuse2-bit = <0x07>;
			qcom,spss-dev-firmware-name = "spss1d.mdt";
			qcom,spss-test-firmware-name = "spss1t.mdt";
			qcom,spss-prod-firmware-name = "spss1p.mdt";
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			pil-mem = <0x3f>;
			qcom,pil-size = <0xf0000>;
			status = "ok";
			phandle = <0x314>;
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg\0msm/adsp/charger_pd";
			depends-on-supply = <0x2e>;

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0x315>;
				qcom,thermal-mitigation = <0x2dc6c0 0x16e360 0xf4240 0x7a120>;
				qcom,wireless-fw-name = "idt9415.bin";
				qcom,shutdown-voltage = <0xc1c>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				phandle = <0x316>;

				connector {

					port {

						endpoint {
							remote-endpoint = <0x51b>;
							phandle = <0x51a>;
						};
					};
				};
			};

			qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <0x01>;
				phandle = <0x317>;
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};

			qcom,spmi_glink_debug {
				compatible = "qcom,spmi-glink-debug";
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				depends-on-supply = <0x41>;

				spmi@0 {
					reg = <0x00>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					qcom,pm8350b-debug@3 {
						compatible = "qcom,spmi-pmic";
						reg = <0x03 0x00>;
						qcom,can-sleep;
					};
				};

				spmi@1 {
					reg = <0x01>;
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					qcom,smb1394-debug@9 {
						compatible = "qcom,spmi-pmic";
						reg = <0x09 0x00>;
						qcom,can-sleep;
						phandle = <0xb5>;
					};

					qcom,smb1394-debug@b {
						compatible = "qcom,spmi-pmic";
						reg = <0x0b 0x00>;
						qcom,can-sleep;
					};

					qcom,smb1396-debug@d {
						compatible = "qcom,spmi-pmic";
						reg = <0x0d 0x00>;
						qcom,can-sleep;
					};
				};
			};
		};

		cache-controller@19200000 {
			compatible = "qcom,waipio-llcc\0qcom,llcc-v21";
			reg = <0x19200000 0x580000 0x19a00000 0x80000>;
			reg-names = "llcc_base\0llcc_broadcast_base";
			interrupts = <0x00 0x10a 0x04>;
			cap-based-alloc-and-pwr-collapse;

			llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x28 0x00>;
				clock-names = "qdss_clk";
			};
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
			phandle = <0x318>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x23>;
			interrupts = <0x0b 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			clocks = <0x42 0x1f>;
			clock-names = "eud_clkref_clk";
			qcom,secure-eud-en;
			status = "ok";
			phandle = <0x140>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
			};
		};

		clocks {

			xo_board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				phandle = <0x319>;
			};

			sleep_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0x00>;
				phandle = <0x56>;
			};
		};

		qcom,ipcc@ed18000 {
			compatible = "qcom,ipcc";
			reg = <0xed18000 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0x2e>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x02>;
		};

		power-controller@c300000 {
			compatible = "qcom,waipio-aoss-qmp";
			reg = <0xc300000 0x400>;
			interrupt-parent = <0x2e>;
			interrupts = <0x00 0x00 0x01>;
			mboxes = <0x2e 0x00 0x00>;
			#power-domain-cells = <0x01>;
			#clock-cells = <0x00>;
			phandle = <0x28>;
		};

		qcom,qmp-aop {
			compatible = "qcom,qmp-mbox";
			qcom,qmp = <0x28>;
			label = "aop";
			#mbox-cells = <0x01>;
			phandle = <0x43>;
		};

		qcom,qmp-tme {
			compatible = "qcom,qmp-mbox";
			qcom,remote-pid = <0x0e>;
			mboxes = <0x2e 0x17 0x00>;
			mbox-names = "tme_qmp";
			interrupt-parent = <0x2e>;
			interrupts = <0x17 0x00 0x01>;
			label = "tme";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x44>;
		};

		aop-sysfs-msg-client {
			compatible = "qcom,sysfs-qmp-client";
			mboxes = <0x43 0x00>;
			mbox-names = "aop";
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			mboxes = <0x44 0x00>;
			mbox-names = "tmecom";
			label = "tmecom";
			depends-on-supply = <0x44>;
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};

			qcom,glinkpkt-glinkbridge {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "glink_bridge";
				qcom,glinkpkt-dev-name = "smd4";
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				qcom,dev-name = "qsee_ipc_irq_spss";
				interrupt-parent = <0x2e>;
				interrupts = <0x10 0x01 0x01>;
				label = "spss";
			};
		};

		qrtr-gunyah {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <0x03>;
			peer-name = <0x02>;
			shared-buffer = <0x45>;
		};

		dmesg-dump {
			compatible = "qcom,dmesg-dump";
			qcom,primary-vm;
			gunyah-label = <0x04>;
			peer-name = <0x02>;
			shared-buffer = <0x46>;
		};

		gunyah-vsock {
			compatible = "qcom,gunyah-vsock";
			qcom,master;
			peer-name = <0x02>;
			msgq-label = <0x03>;
		};

		qcom,gdsc@adf0004 {
			compatible = "qcom,gdsc";
			reg = <0xadf0004 0x04>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x31a>;
		};

		qcom,gdsc@adf1004 {
			compatible = "qcom,gdsc";
			reg = <0xadf1004 0x04>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x31b>;
		};

		qcom,gdsc@adf2004 {
			compatible = "qcom,gdsc";
			reg = <0xadf2004 0x04>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x31c>;
		};

		qcom,gdsc@adf2050 {
			compatible = "qcom,gdsc";
			reg = <0xadf2050 0x04>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x31d>;
		};

		qcom,gdsc@adf0078 {
			compatible = "qcom,gdsc";
			reg = <0xadf0078 0x04>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x261>;
		};

		qcom,gdsc@adf00d0 {
			compatible = "qcom,gdsc";
			reg = <0xadf00d0 0x04>;
			regulator-name = "cam_cc_sbi_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x31e>;
		};

		qcom,gdsc@adf3050 {
			compatible = "qcom,gdsc";
			reg = <0xadf3050 0x04>;
			regulator-name = "cam_cc_sfe_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x31f>;
		};

		qcom,gdsc@adf3098 {
			compatible = "qcom,gdsc";
			reg = <0xadf3098 0x04>;
			regulator-name = "cam_cc_sfe_1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x320>;
		};

		qcom,gdsc@adf31dc {
			compatible = "qcom,gdsc";
			reg = <0xadf31dc 0x04>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x0f>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x321>;
		};

		qcom,gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 0x04>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x1b>;
			parent-supply = <0x48>;
			proxy-supply = <0x49>;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x49>;
		};

		qcom,gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 0x04>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0x1b>;
			parent-supply = <0x48>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x322>;
		};

		syscon@162128 {
			compatible = "syscon";
			reg = <0x162128 0x04>;
			phandle = <0x4a>;
		};

		qcom,gdsc@17b004 {
			compatible = "qcom,gdsc";
			reg = <0x17b004 0x04>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x2f>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x4a 0x00>;
			phandle = <0x24d>;
		};

		qcom,gdsc@19d004 {
			compatible = "qcom,gdsc";
			reg = <0x19d004 0x04>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x2f>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x4a 0x01>;
			phandle = <0x255>;
		};

		qcom,gdsc@187004 {
			compatible = "qcom,gdsc";
			reg = <0x187004 0x04>;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,gds-timeout = <0x1f4>;
			parent-supply = <0x2f>;
			proxy-supply = <0x4b>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			phandle = <0x4b>;
		};

		qcom,gdsc@149004 {
			compatible = "qcom,gdsc";
			reg = <0x149004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,gds-timeout = <0x1f4>;
			proxy-supply = <0x4c>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			phandle = <0x4c>;
		};

		syscon@3d9953c {
			compatible = "syscon";
			reg = <0x3d9953c 0x04>;
			phandle = <0x4d>;
		};

		qcom,gdsc@3d99108 {
			compatible = "qcom,gdsc";
			reg = <0x3d99108 0x04>;
			regulator-name = "gpu_cc_cx_gdsc";
			hw-ctrl-addr = <0x4d>;
			parent-supply = <0x2f>;
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <0x08>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			phandle = <0x13d>;
		};

		syscon@3d99504 {
			compatible = "syscon";
			reg = <0x3d99504 0x04>;
			phandle = <0x4e>;
		};

		syscon@3d99058 {
			compatible = "syscon";
			reg = <0x3d99058 0x04>;
			phandle = <0x4f>;
		};

		syscon@3d99358 {
			compatible = "syscon";
			reg = <0x3d99358 0x04>;
			phandle = <0x50>;
		};

		syscon@3d9958c {
			compatible = "syscon";
			reg = <0x3d9958c 0x04>;
			phandle = <0x51>;
		};

		qcom,gdsc@3d9905c {
			compatible = "qcom,gdsc";
			reg = <0x3d9905c 0x04>;
			regulator-name = "gpu_cc_gx_gdsc";
			domain-addr = <0x4e>;
			sw-reset = <0x4f 0x50 0x51>;
			parent-supply = <0x52>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			qcom,gds-timeout = <0x1f4>;
			phandle = <0x25e>;
		};

		qcom,gdsc@aaf809c {
			compatible = "qcom,gdsc";
			reg = <0xaaf809c 0x04>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0xb5>;
			parent-supply = <0x53>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x323>;
		};

		qcom,gdsc@aaf804c {
			compatible = "qcom,gdsc";
			reg = <0xaaf804c 0x04>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0xb5>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x53>;
		};

		qcom,gdsc@aaf80c0 {
			compatible = "qcom,gdsc";
			reg = <0xaaf80c0 0x04>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0xb5>;
			parent-supply = <0x54>;
			qcom,support-hw-trigger;
			qcom,retain-regs;
			phandle = <0x245>;
		};

		qcom,gdsc@aaf8074 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8074 0x04>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,gds-timeout = <0x1f4>;
			clock-names = "ahb_clk";
			clocks = <0x42 0xb5>;
			parent-supply = <0x47>;
			qcom,retain-regs;
			phandle = <0x54>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,waipio-gcc\0syscon";
			reg = <0x100000 0x1f4200>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x2f>;
			vdd_mxa-supply = <0x55>;
			clocks = <0x27 0x00 0x56>;
			clock-names = "bi_tcxo\0sleep_clk";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x42>;
		};

		qcom,videocc@aaf0000 {
			compatible = "qcom,waipio-videocc\0syscon";
			reg = <0xaaf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x48>;
			vdd_mxc-supply = <0x30>;
			clocks = <0x27 0x00 0x56 0x42 0xb5>;
			clock-names = "bi_tcxo\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x57>;
		};

		qcom,camcc@ade0000 {
			compatible = "qcom,waipio-camcc-v2\0syscon";
			reg = <0xade0000 0x20000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x48>;
			vdd_mxa-supply = <0x55>;
			vdd_mxc-supply = <0x30>;
			clocks = <0x27 0x00 0x56 0x42 0x0f>;
			clock-names = "bi_tcxo\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x59>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,waipio-dispcc\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x48>;
			vdd_mxa-supply = <0x55>;
			clocks = <0x27 0x00 0x56 0x42 0xb5>;
			clock-names = "bi_tcxo\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x58>;
		};

		qcom,gpucc@3d90000 {
			compatible = "qcom,waipio-gpucc-v2\0syscon";
			clock-output-names = "gpucc_clocks";
			reg = <0x3d90000 0xa000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x2f>;
			vdd_mx-supply = <0x55>;
			vdd_mxc-supply = <0x30>;
			clocks = <0x27 0x00 0x42 0x2b 0x42 0x2c>;
			clock-names = "bi_tcxo\0gpll0_out_main\0gpll0_out_main_div";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5a>;
		};

		syscon@17A80000 {
			compatible = "syscon";
			reg = <0x17a80000 0x21000>;
			phandle = <0x5b>;
		};

		syscon@190ba000 {
			compatible = "syscon";
			reg = <0x190ba000 0x54>;
			phandle = <0x5c>;
		};

		qcom,cc-debug {
			compatible = "qcom,waipio-debugcc";
			qcom,gcc = <0x42>;
			qcom,videocc = <0x57>;
			qcom,dispcc = <0x58>;
			qcom,camcc = <0x59>;
			qcom,gpucc = <0x5a>;
			qcom,apsscc = <0x5b>;
			qcom,mccc = <0x5c>;
			clock-names = "xo_clk_src";
			clocks = <0x27 0x00>;
			#clock-cells = <0x01>;
			phandle = <0x324>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000 0x17d09804 0x04 0x17d09808 0x04 0x17d0980c 0x04>;
			reg-names = "freq-domain0\0freq-domain1\0freq-domain2\0pdmem-domain0\0pdmem-domain1\0pdmem-domain2";
			clocks = <0x27 0x00 0x42 0x26>;
			clock-names = "xo\0alternate";
			qcom,lut-row-size = <0x04>;
			qcom,skip-enable-check;
			qcom,perf-lock-support;
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04 0x00 0x13 0x04>;
			interrupt-names = "dcvsh0_int\0dcvsh1_int\0dcvsh2_int";
			#freq-domain-cells = <0x02>;
			phandle = <0x06>;
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x06 0x00 0x06 0x01 0x06 0x02>;
		};

		interconnect@0 {
			compatible = "qcom,waipio-clk_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5d>;
			phandle = <0xd4>;
		};

		interconnect@1 {
			compatible = "qcom,waipio-mc_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x5d 0x5e>;
			phandle = <0x2a>;
		};

		interconnect@1500000 {
			reg = <0x1500000 0x1c000>;
			compatible = "qcom,waipio-config_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5d>;
			phandle = <0xab>;
		};

		interconnect@1680000 {
			reg = <0x1680000 0x1e200>;
			compatible = "qcom,waipio-system_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5d>;
			phandle = <0xd5>;
		};

		interconnect@16c0000 {
			reg = <0x16c0000 0xe280>;
			compatible = "qcom,waipio-pcie_anoc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5d>;
			phandle = <0xd0>;
		};

		interconnect@16e0000 {
			reg = <0x16e0000 0x1c080>;
			compatible = "qcom,waipio-aggre1_noc";
			#interconnect-cells = <0x01>;
			clocks = <0x42 0x0a 0x42 0x0c>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5d>;
			phandle = <0xa9>;
		};

		interconnect@1700000 {
			reg = <0x1700000 0x31080>;
			compatible = "qcom,waipio-aggre2_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5d>;
			clocks = <0x42 0x08 0x42 0x09 0x42 0x0a 0x27 0x16>;
			phandle = <0x29>;
		};

		interconnect@1740000 {
			reg = <0x1740000 0x1f080>;
			compatible = "qcom,waipio-mmss_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x5d 0x5e>;
			phandle = <0x325>;
		};

		interconnect@19100000 {
			reg = <0x19100000 0xbb800>;
			compatible = "qcom,waipio-gem_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x5d 0x5e>;
			phandle = <0xaa>;
		};

		interconnect@320C0000 {
			reg = <0x320c0000 0x10000>;
			compatible = "qcom,waipio-nsp_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5d>;
			phandle = <0x32>;
		};

		interconnect@3c40000 {
			reg = <0x3c40000 0x17200>;
			compatible = "qcom,waipio-lpass_ag_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5d>;
			phandle = <0x326>;
		};

		thermal-zones {
			phandle = <0x327>;

			pa {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x00>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x01>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			qtm-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x1e>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x1f>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0-pa0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x20>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0-pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x21>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0-pa2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x22>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0-pa3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x23>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0-pa4 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x24>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x26>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x27>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x28>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x29>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x2a>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa4 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x2b>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa5 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x2c>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x2d>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr-mmw-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x1d>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x2e>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x2f>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x30>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x31>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw_pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x1a>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw_pa2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x1b>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw_pa3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x1c>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw-ific0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x32>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x33>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x34>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x35>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr2_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x36>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x37>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr2_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x5f 0x38>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x00>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x01>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x61>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu0_cdev_usr {
						trip = <0x61>;
						cooling-device = <0x15 0x00 0xffffffff>;
					};
				};
			};

			cpuss-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x02>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x62>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu1_cdev_usr {
						trip = <0x62>;
						cooling-device = <0x15 0x00 0xffffffff>;
					};
				};
			};

			cpuss-2 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x03>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x63>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu2_cdev_usr {
						trip = <0x63>;
						cooling-device = <0x15 0x00 0xffffffff>;
					};
				};
			};

			cpuss-3 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x04>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x64>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					cpu3_cdev_usr {
						trip = <0x64>;
						cooling-device = <0x15 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x05>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x65>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu4-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x328>;
					};
				};

				cooling-maps {

					cpu10_cdev_usr {
						trip = <0x65>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x06>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x67>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu4-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x329>;
					};
				};

				cooling-maps {

					cpu11_cdev_usr {
						trip = <0x67>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-2 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x07>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x6a>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu5-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x68>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x68>;
						cooling-device = <0x69 0x01 0x01>;
					};

					cpu12_cdev_usr {
						trip = <0x6a>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-3 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x08>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x6c>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu5-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6b>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x6b>;
						cooling-device = <0x69 0x01 0x01>;
					};

					cpu13_cdev_usr {
						trip = <0x6c>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-4 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x09>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x6f>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu6-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x6d>;
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0x6d>;
						cooling-device = <0x6e 0x01 0x01>;
					};

					cpu14_cdev_usr {
						trip = <0x6f>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-5 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x0a>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x71>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu6-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x70>;
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0x70>;
						cooling-device = <0x6e 0x01 0x01>;
					};

					cpu15_cdev_usr {
						trip = <0x71>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-6 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x0b>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x74>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu7-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x72>;
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0x72>;
						cooling-device = <0x73 0x01 0x01>;
					};

					cpu16_cdev_usr {
						trip = <0x74>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-7 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x0c>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x76>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu7-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x75>;
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0x75>;
						cooling-device = <0x73 0x01 0x01>;
					};

					cpu17_cdev_usr {
						trip = <0x76>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			cpu-1-8 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x0d>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-ss-config {
						temperature = <0x14c08>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x78>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu7-emerg2-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x77>;
					};
				};

				cooling-maps {

					cpu18_cdev {
						trip = <0x77>;
						cooling-device = <0x73 0x01 0x01>;
					};

					cpu18_cdev_usr {
						trip = <0x78>;
						cooling-device = <0x66 0x00 0xffffffff>;
					};
				};
			};

			gpuss-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x0e>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					tj_cfg {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x79>;
					};
				};

				cooling-maps {

					gpu0_cdev {
						trip = <0x79>;
						cooling-device = <0x7a 0x00 0xffffffff>;
					};
				};
			};

			gpuss-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x60 0x0f>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					tj_cfg {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x7b>;
					};
				};

				cooling-maps {

					gpu1_cdev {
						trip = <0x7b>;
						cooling-device = <0x7a 0x00 0xffffffff>;
					};
				};
			};

			aoss-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x00>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x01>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu0-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x7d>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x7d>;
						cooling-device = <0x7e 0x01 0x01>;
					};
				};
			};

			cpu-0-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x02>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu1-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x7f>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x7f>;
						cooling-device = <0x80 0x01 0x01>;
					};
				};
			};

			cpu-0-2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x03>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu2-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x81>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x81>;
						cooling-device = <0x82 0x01 0x01>;
					};
				};
			};

			cpu-0-3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x04>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					cpu3-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x83>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x83>;
						cooling-device = <0x84 0x01 0x01>;
					};
				};
			};

			nspss-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x05>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x85>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x85>;
						cooling-device = <0x86 0xffffffff 0xffffffff>;
					};
				};
			};

			nspss-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x06>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x87>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x87>;
						cooling-device = <0x86 0xffffffff 0xffffffff>;
					};
				};
			};

			nspss-2 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x07>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};

					junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x88>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x88>;
						cooling-device = <0x86 0xffffffff 0xffffffff>;
					};
				};
			};

			video {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x08>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x09>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					ddr0-config {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x89>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					gold_cdev {
						trip = <0x89>;
						cooling-device = <0x19 0xffffffff 0xffffffff>;
					};

					gold_plus_cdev {
						trip = <0x89>;
						cooling-device = <0x1c 0xffffffff 0xffffffff>;
					};

					ddr_cdev {
						trip = <0x89>;
						cooling-device = <0x8a 0x05 0x05>;
					};
				};
			};

			mdmss-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x0a>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					mdmss0-config0 {
						temperature = <0x18e70>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x8b>;
					};

					mdmss0-config1 {
						temperature = <0x19a28>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x8f>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					lte_cdev0 {
						trip = <0x8b>;
						cooling-device = <0x8c 0x08 0x08>;
					};

					nr_scg_cdev0 {
						trip = <0x8b>;
						cooling-device = <0x8d 0x0a 0x0a>;
					};

					nr_cdev0 {
						trip = <0x8b>;
						cooling-device = <0x8e 0x06 0x06>;
					};

					lte_cdev2 {
						trip = <0x8f>;
						cooling-device = <0x8c 0xff 0xff>;
					};

					nr_cdev2 {
						trip = <0x8f>;
						cooling-device = <0x8e 0xff 0xff>;
					};
				};
			};

			mdmss-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x0b>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					mdmss1-config0 {
						temperature = <0x18e70>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x90>;
					};

					mdmss1-config1 {
						temperature = <0x19a28>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x91>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					lte_cdev0 {
						trip = <0x90>;
						cooling-device = <0x8c 0x08 0x08>;
					};

					nr_scg_cdev0 {
						trip = <0x90>;
						cooling-device = <0x8d 0x0a 0x0a>;
					};

					nr_cdev0 {
						trip = <0x90>;
						cooling-device = <0x8e 0x06 0x06>;
					};

					lte_cdev2 {
						trip = <0x91>;
						cooling-device = <0x8c 0xff 0xff>;
					};

					nr_cdev2 {
						trip = <0x91>;
						cooling-device = <0x8e 0xff 0xff>;
					};
				};
			};

			mdmss-2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x0c>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					mdmss2-config0 {
						temperature = <0x18e70>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x92>;
					};

					mdmss2-config1 {
						temperature = <0x19a28>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x93>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					lte_cdev0 {
						trip = <0x92>;
						cooling-device = <0x8c 0x08 0x08>;
					};

					nr_scg_cdev0 {
						trip = <0x92>;
						cooling-device = <0x8d 0x0a 0x0a>;
					};

					nr_cdev0 {
						trip = <0x92>;
						cooling-device = <0x8e 0x06 0x06>;
					};

					lte_cdev2 {
						trip = <0x93>;
						cooling-device = <0x8c 0xff 0xff>;
					};

					nr_cdev2 {
						trip = <0x93>;
						cooling-device = <0x8e 0xff 0xff>;
					};
				};
			};

			mdmss-3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x0d>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					mdmss3-config0 {
						temperature = <0x18e70>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x94>;
					};

					mdmss3-config1 {
						temperature = <0x19a28>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x95>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "critical";
					};
				};

				cooling-maps {

					lte_cdev0 {
						trip = <0x94>;
						cooling-device = <0x8c 0x08 0x08>;
					};

					nr_scg_cdev0 {
						trip = <0x94>;
						cooling-device = <0x8d 0x0a 0x0a>;
					};

					nr_cdev0 {
						trip = <0x94>;
						cooling-device = <0x8e 0x06 0x06>;
					};

					lte_cdev2 {
						trip = <0x95>;
						cooling-device = <0x8c 0xff 0xff>;
					};

					nr_cdev2 {
						trip = <0x95>;
						cooling-device = <0x8e 0xff 0xff>;
					};
				};
			};

			camera-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x0e>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7c 0x0f>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cx-pe {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x96>;
				status = "disabled";

				trips {

					cx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x97>;
					};

					cx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x98>;
					};

					cx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x99>;
					};

					cx-pe-config4 {
						temperature = <0x04>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9a>;
					};

					cx-pe-config5 {
						temperature = <0x05>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9b>;
					};
				};

				cooling-maps {

					cdsp_cdev0 {
						trip = <0x97>;
						cooling-device = <0x86 0x01 0x01>;
					};

					cdsp_cdev1 {
						trip = <0x98>;
						cooling-device = <0x86 0x02 0x02>;
					};

					cdsp_cdev2 {
						trip = <0x99>;
						cooling-device = <0x86 0x03 0x03>;
					};

					lte_cdev0 {
						trip = <0x9a>;
						cooling-device = <0x8c 0x0a 0x0a>;
					};

					nr_scg_cdev0 {
						trip = <0x9a>;
						cooling-device = <0x8d 0x0a 0x0a>;
					};

					cdsp_cdev3 {
						trip = <0x9b>;
						cooling-device = <0x86 0x04 0x04>;
					};
				};
			};

			mx-pe {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x9c>;

				trips {

					mx-pe-config1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9d>;
					};

					mx-pe-config2 {
						temperature = <0x02>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9e>;
					};

					mx-pe-config3 {
						temperature = <0x03>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9f>;
					};
				};

				cooling-maps {

					cdsp_cdev0 {
						trip = <0x9d>;
						cooling-device = <0x86 0x01 0x01>;
					};

					gpu_cdev0 {
						trip = <0x9e>;
						cooling-device = <0x7a 0x01 0x01>;
					};

					lte_cdev0 {
						trip = <0x9f>;
						cooling-device = <0x8c 0x0a 0x0a>;
					};

					nr_scg_cdev0 {
						trip = <0x9f>;
						cooling-device = <0x8d 0x0a 0x0a>;
					};
				};
			};

			pm8350_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4f2>;
				phandle = <0x5ac>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x510>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5ad>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5ae>;
					};
				};

				cooling-maps {

					pm8350_gpu {
						trip = <0x510>;
						cooling-device = <0x7a 0x07 0xffffffff>;
					};

					pm8350_cpu4_freq {
						trip = <0x510>;
						cooling-device = <0x19 0x0f 0xffffffff>;
					};

					pm8350_cpu7_freq {
						trip = <0x510>;
						cooling-device = <0x1c 0x0f 0xffffffff>;
					};

					pm8350_apc1 {
						trip = <0x510>;
						cooling-device = <0x445 0x01 0x01>;
					};
				};
			};

			pm8350c_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4f7>;
				phandle = <0x5b9>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x511>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5ba>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5bb>;
					};
				};

				cooling-maps {

					pm8350c_nsp {
						trip = <0x511>;
						cooling-device = <0x86 0x05 0xffffffff>;
					};

					pm8350c_lte {
						trip = <0x511>;
						cooling-device = <0x8c 0xff 0xff>;
					};

					pm8350c_nr {
						trip = <0x511>;
						cooling-device = <0x8d 0xff 0xff>;
					};
				};
			};

			pm8350c-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4f8 0x05>;

				trips {

					c-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x50c>;
					};
				};

				cooling-maps {

					vph_lte0 {
						trip = <0x50c>;
						cooling-device = <0x8c 0x08 0x08>;
					};

					vph_nr0_scg {
						trip = <0x50c>;
						cooling-device = <0x8d 0x03 0x03>;
					};

					vph_nr0 {
						trip = <0x50c>;
						cooling-device = <0x8e 0x06 0x06>;
					};

					vph_cdsp0 {
						trip = <0x50c>;
						cooling-device = <0x86 0x02 0x02>;
					};

					vph_cpu_5 {
						trip = <0x50c>;
						cooling-device = <0x69 0x01 0x01>;
					};

					vph_gpu0 {
						trip = <0x50c>;
						cooling-device = <0x7a 0x02 0x02>;
					};
				};
			};

			pm8350c-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4f8 0x06>;

				trips {

					c-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x50d>;
					};
				};

				cooling-maps {

					vph_lte1 {
						trip = <0x50d>;
						cooling-device = <0x8c 0x0a 0x0a>;
					};

					vph_nr1_scg {
						trip = <0x50d>;
						cooling-device = <0x8d 0x0a 0x0a>;
					};

					vph_nr1 {
						trip = <0x50d>;
						cooling-device = <0x8e 0x09 0x09>;
					};

					vph_cdsp1 {
						trip = <0x50d>;
						cooling-device = <0x86 0x04 0x04>;
					};

					vph_cpu_6_7 {
						trip = <0x50d>;
						cooling-device = <0x446 0x01 0x01>;
					};

					vph_gpu1 {
						trip = <0x50d>;
						cooling-device = <0x7a 0x04 0x04>;
					};
				};
			};

			pm8350c-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4f8 0x07>;

				trips {

					c-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x50e>;
					};
				};

				cooling-maps {

					vph_cdsp2 {
						trip = <0x50e>;
						cooling-device = <0x86 0x05 0xffffffff>;
					};

					vph_gpu2 {
						trip = <0x50e>;
						cooling-device = <0x7a 0x07 0xffffffff>;
					};
				};
			};

			pm8350b_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x4ff>;
				phandle = <0x5c3>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5c4>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5c5>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5c6>;
					};
				};
			};

			pm8350b-ibat-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x500 0x00>;

				trips {

					ibat-lvl0 {
						temperature = <0x2328>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5c7>;
					};
				};
			};

			pm8350b-ibat-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x500 0x01>;

				trips {

					ibat-lvl1 {
						temperature = <0x2710>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5c8>;
					};
				};
			};

			pm8350b-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x500 0x05>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					b-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x509>;
					};
				};

				cooling-maps {

					vbat_lte0 {
						trip = <0x509>;
						cooling-device = <0x8c 0x08 0x08>;
					};

					vbat_nr0_scg {
						trip = <0x509>;
						cooling-device = <0x8d 0x03 0x03>;
					};

					vbat_nr0 {
						trip = <0x509>;
						cooling-device = <0x8e 0x06 0x06>;
					};

					vbat_cdsp0 {
						trip = <0x509>;
						cooling-device = <0x86 0x02 0x02>;
					};

					vbat_cpu_5 {
						trip = <0x509>;
						cooling-device = <0x69 0x01 0x01>;
					};

					vbat_gpu0 {
						trip = <0x509>;
						cooling-device = <0x7a 0x02 0x02>;
					};
				};
			};

			pm8350b-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x500 0x06>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					b-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x50a>;
					};
				};

				cooling-maps {

					vbat_lte1 {
						trip = <0x50a>;
						cooling-device = <0x8c 0x0a 0x0a>;
					};

					vbat_nr1_scg {
						trip = <0x50a>;
						cooling-device = <0x8d 0x0a 0x0a>;
					};

					vbat_nr1 {
						trip = <0x50a>;
						cooling-device = <0x8e 0x09 0x09>;
					};

					vbat_cdsp1 {
						trip = <0x50a>;
						cooling-device = <0x86 0x04 0x04>;
					};

					vbat_cpu_6_7 {
						trip = <0x50a>;
						cooling-device = <0x446 0x01 0x01>;
					};

					vbat_gpu1 {
						trip = <0x50a>;
						cooling-device = <0x7a 0x04 0x04>;
					};
				};
			};

			pm8350b-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x500 0x07>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					b-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x50b>;
					};
				};

				cooling-maps {

					vbat_cdsp2 {
						trip = <0x50b>;
						cooling-device = <0x86 0x05 0xffffffff>;
					};

					vbat_gpu2 {
						trip = <0x50b>;
						cooling-device = <0x7a 0x07 0xffffffff>;
					};
				};
			};

			socd {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-sensors = <0x501>;

				trips {

					thermal-engine-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <0x64>;
						hysteresis = <0x00>;
						type = "passive";
					};

					socd-trip {
						temperature = <0x5a>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x508>;
					};
				};

				cooling-maps {

					socd_apc1 {
						trip = <0x508>;
						cooling-device = <0x445 0x01 0x01>;
					};

					socd_cdsp1 {
						trip = <0x508>;
						cooling-device = <0x86 0x04 0x04>;
					};

					socd_gpu0 {
						trip = <0x508>;
						cooling-device = <0x7a 0x04 0x04>;
					};
				};
			};

			pmr735a_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x502>;
				phandle = <0x5ca>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5cb>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5cc>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5cd>;
					};
				};
			};

			pmr735b_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x503>;
				phandle = <0x5cf>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5d0>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5d1>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5d2>;
					};
				};
			};

			pm8450_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x504>;
				phandle = <0x5d4>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x50f>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5d5>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "critical";
						phandle = <0x5d6>;
					};
				};

				cooling-maps {

					pm8450_cpu4_freq {
						trip = <0x50f>;
						cooling-device = <0x19 0x0f 0xffffffff>;
					};

					pm8450_cpu7_freq {
						trip = <0x50f>;
						cooling-device = <0x1c 0x0f 0xffffffff>;
					};

					pm8450_apc1 {
						trip = <0x50f>;
						cooling-device = <0x445 0x01 0x01>;
					};
				};
			};

			skin-msm-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x507 0x144>;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x507 0x145>;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			hot-pock-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x507 0x146>;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			rear-cam-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x507 0x147>;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			tof-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x507 0x148>;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			conn-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x507 0x347>;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			wlc-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x507 0x34b>;
				status = "disabled";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			xo-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x507 0x44>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					xo-config0 {
						temperature = <0x130b0>;
						hysteresis = <0x1f40>;
						type = "passive";
						phandle = <0x512>;
					};

					xo-config1 {
						temperature = <0x13880>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x513>;
					};

					xo-config2 {
						temperature = <0x1e848>;
						hysteresis = <0x2710>;
						type = "critical";
						phandle = <0x5d7>;
					};

					display-test-config1 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0x514>;
					};

					display-test-config2 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0x515>;
					};

					display-test-config3 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0x516>;
					};

					display-test-config4 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0x517>;
					};
				};

				cooling-maps {

					cpu4_freq_cdev {
						trip = <0x512>;
						cooling-device = <0x19 0x0f 0xffffffff>;
					};

					cpu7_freq_cdev {
						trip = <0x512>;
						cooling-device = <0x1c 0x0f 0xffffffff>;
					};

					apc1_cdev {
						trip = <0x512>;
						cooling-device = <0x445 0x01 0x01>;
					};

					cdsp_cdev {
						trip = <0x512>;
						cooling-device = <0x86 0x05 0xffffffff>;
					};

					gpu_cdev {
						trip = <0x512>;
						cooling-device = <0x7a 0x07 0xffffffff>;
					};

					cpu5_hot_cdev {
						trip = <0x513>;
						cooling-device = <0x44b 0x01 0x01>;
					};

					cpu6_hot_cdev {
						trip = <0x513>;
						cooling-device = <0x44c 0x01 0x01>;
					};

					cpu7_hot_cdev {
						trip = <0x513>;
						cooling-device = <0x44d 0x01 0x01>;
					};

					lte_cdev {
						trip = <0x513>;
						cooling-device = <0x8c 0xff 0xff>;
					};

					nr_cdev {
						trip = <0x513>;
						cooling-device = <0x8d 0xff 0xff>;
					};

					display_cdev1 {
						trip = <0x514>;
						cooling-device = <0x461 0x01 0x01>;
					};

					display_cdev2 {
						trip = <0x515>;
						cooling-device = <0x461 0x02 0x02>;
					};

					display_cdev3 {
						trip = <0x516>;
						cooling-device = <0x461 0x03 0x03>;
					};

					display_cdev4 {
						trip = <0x517>;
						cooling-device = <0x461 0x04 0x04>;
					};
				};
			};

			bat-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x507 0x145>;

				trips {

					active-config0 {
						temperature = <0x14c08>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};
			};
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0xa0>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0xa0 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0xa6>;
		};

		tz-log@146AA720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x32a>;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0xa1>;
			qseecom_mem = <0xa1>;
			qseecom_ta_mem = <0xa2>;
			user_contig_mem = <0xa3>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x32b>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x29 0x2b 0x2a 0x200>;
			iommus = <0xa4 0x584 0x11>;
			qcom,iommu-dma = "atomic";
			dma-coherent;
			phandle = <0x32c>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0xa4 0x588 0x00 0xa4 0x59a 0x00 0xa4 0x59f 0x00 0xa4 0x598 0x05>;
				dma-coherent;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0xa4 0x592 0x00 0xa4 0x597 0x00 0xa4 0x59b 0x00 0xa4 0x59e 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
			};
		};

		qrng@10c3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10c3000 0x1000>;
			qcom,no-qrng-config;
			qcom,no-clock-support;
			phandle = <0x32d>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0xa5>;
			hwlocks = <0xa6 0x03>;
			phandle = <0x32e>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src\0ref_aux_clk\0qref_clk\0rx_sym0_mux_clk\0rx_sym1_mux_clk\0tx_sym0_mux_clk\0rx_sym0_phy_clk\0rx_sym1_phy_clk\0tx_sym0_phy_clk";
			clocks = <0x27 0x00 0x42 0x9d 0x42 0x95 0x42 0xa1 0x42 0xa3 0x42 0xa5 0x42 0x04 0x42 0x05 0x42 0x06>;
			resets = <0xa7 0x00>;
			status = "ok";
			phandle = <0xa8>;
			compatible = "qcom,ufs-phy-qmp-v4-waipio";
			vdda-phy-supply = <0x143>;
			vdda-pll-supply = <0x147>;
			vdda-phy-max-microamp = <0x2a3c8>;
			vdda-pll-max-microamp = <0x6144>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_ice_hwkm";
			interrupts = <0x00 0x109 0x04>;
			phys = <0xa8>;
			phy-names = "ufsphy";
			#reset-cells = <0x01>;
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x42 0x97 0x42 0x0a 0x42 0x96 0x42 0xa6 0x42 0x9a 0x27 0x00 0x42 0xa4 0x42 0xa0 0x42 0xa2>;
			freq-table-hz = <0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			interconnects = <0xa9 0x39 0x2a 0x200 0xaa 0x02 0xab 0x229>;
			interconnect-names = "ufs-ddr\0cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x00 0x2c7b80 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x64000 0x2c7b80 0x00 0x64000 0x64000 0x74a000 0x00 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0MAX";
			reset-gpios = <0xac 0xd2 0x01>;
			resets = <0x42 0x19>;
			reset-names = "rst";
			iommus = <0xa4 0xe0 0x00>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0xa7>;
			vdd-hba-supply = <0x4b>;
			vcc-supply = <0x337>;
			vcc-max-microamp = <0x10c8e0>;
			vccq-supply = <0x338>;
			vccq-max-microamp = <0x124f80>;
			qcom,vddp-ref-clk-supply = <0x338>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			qcom,vccq-parent-supply = <0xba>;
			qcom,vccq-parent-max-microamp = <0x33450>;
			rpm-level = <0x03>;
			spm-level = <0x03>;
			sec,wb-enable;
			sec,wb-up-threshold-block = <0xc00>;
			sec,wb-up-threshold-rqs = <0x1e>;
			sec,wb-down-threshold-block = <0x600>;
			sec,wb-down-threshold-rqs = <0x19>;
			sec,wb-disable-threshold-lt = <0x07>;
			sec,wb-on-delay-ms = <0x5c>;
			sec,wb-off-delay-ms = <0x1194>;
			sec,streamid-enable;

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
				perf;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x2c>;
			};
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xad>;

			opp-100000000 {
				opp-hz = <0x00 0x5f5e100>;
				opp-peak-kBps = <0x27100 0x186a0>;
				opp-avg-kBps = <0x13880 0xc350>;
			};

			opp-202000000 {
				opp-hz = <0x00 0xc0a4680>;
				opp-peak-kBps = <0x30d40 0x1d4c0>;
				opp-avg-kBps = <0x13880 0xc350>;
			};
		};

		sdhci@8804000 {
			status = "ok";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			bus-width = <0x04>;
			no-sdio;
			no-mmc;
			qcom,restore-after-cx-collapse;
			clocks = <0x42 0x8c 0x42 0x8d>;
			clock-names = "iface\0core";
			qcom,dll-hsr-list = <0x7642c 0xa800 0x10 0x2c010800 0x80040868>;
			iommus = <0xa4 0x4a0 0x00>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			interconnects = <0x29 0x37 0x2a 0x200 0xaa 0x02 0xab 0x223>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			operating-points-v2 = <0xad>;
			phandle = <0x32f>;
			vdd-supply = <0x341>;
			qcom,vdd-voltage-level = <0x2d2a80 0x2d2a80>;
			qcom,vdd-current-level = <0x00 0xc3500>;
			vdd-io-supply = <0x33e>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d2a80>;
			qcom,vdd-io-current-level = <0x00 0x55f0>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x28a>;
			pinctrl-1 = <0x28b>;
			cd-gpios = <0xac 0x5c 0x01>;

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x2c>;
			};
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x00 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq\0l3-scu-faultirq";
			status = "disabled";
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0xae 0x00>;
			interrupt-parent = <0xaf>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		interrupt-controller@b220000 {
			compatible = "qcom,pdc";
			reg = <0xb220000 0x30000 0x174000f0 0x64>;
			reg-names = "pdc-interrupt-base\0apss-shared-spi-cfg";
			qcom,pdc-ranges = <0x00 0x1e0 0x0c 0x0e 0x1ee 0x18 0x28 0x208 0x36 0x5e 0x261 0x1f 0x7d 0x3f 0x01 0x7e 0x2cc 0x0c>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0x23>;
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x1d>;
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
		};

		rsc@17a00000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000 0x17a30000 0x10000>;
			reg-names = "drv-0\0drv-1\0drv-2\0drv-3";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x03 0x00 0x02 0x01 0x02 0x03 0x00 0x04 0x01>;
			power-domains = <0x1d>;
			phandle = <0x330>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x5d>;
			};

			qcom,rpmhclk {
				compatible = "qcom,waipio-rpmh-clk";
				#clock-cells = <0x01>;
				phandle = <0x27>;
			};

			qcom,dcvs-fp {
				compatible = "qcom,dcvs-fp";
				qcom,ddr-bcm-name = "MC3";
				qcom,llcc-bcm-name = "SH5";
				phandle = <0xbd>;
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350-s5-level {
					regulator-name = "pm8350_s5_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0xb1>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8350-l8-level {
					regulator-name = "pm8350_l8_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x25>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s4-level {
					regulator-name = "pm8350c_s4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x3b>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <0x2f>;

				regulator-pm8350c-s6-level {
					regulator-name = "pm8350c_s6_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x2f>;
				};

				regulator-pm8350c-s6-level-ao {
					regulator-name = "pm8350c_s6_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x331>;
				};

				regulator-pm8350c-s6-mmcx-sup-level {
					regulator-name = "pm8350c_s6_mmcx_sup_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x30>;
					phandle = <0xb0>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8450-s2-level {
					regulator-name = "pm8450_s2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x332>;
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mmcx.lvl";
				proxy-supply = <0x48>;

				regulator-pm8450-s4-level {
					regulator-name = "pm8450_s4_level";
					qcom,set = <0x03>;
					pm8450_s4_level-parent-supply = <0xb0>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x48>;
				};

				regulator-pm8450-s4-level-ao {
					regulator-name = "pm8450_s4_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x40>;
					phandle = <0x333>;
				};

				regulator-pm8450-s4-level-so {
					regulator-name = "pm8450_s4_level_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x40>;
				};
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mxc.lvl";
				proxy-supply = <0x30>;

				regulator-pm8350c-s2-level {
					regulator-name = "pm8350c_s2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x30>;
				};

				regulator-pm8350c-s2-level-ao {
					regulator-name = "pm8350c_s2_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x334>;
				};

				regulator-pm8350c-s2-mmcx-voter-level {
					regulator-name = "pm8350c_s2_mmcx_voter_level";
					vin-supply = <0x48>;
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x30>;
					phandle = <0x47>;
				};

				regulator-pm8350c-s2-gfx-voter-level {
					regulator-name = "pm8350c_s2_gfx_voter_level";
					pm8350c_s2_gfx_voter_level-parent-supply = <0xb1>;
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x30>;
					phandle = <0x52>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <0x55>;

				regulator-pm8450-s6-level {
					regulator-name = "pm8450_s6_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x55>;
				};

				regulator-pm8450-s6-level-ao {
					regulator-name = "pm8450_s6_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x335>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8450-l1-level {
					regulator-name = "pm8450_l1_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x26>;
				};
			};

			rpmh-regulator-smpb10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb10";

				regulator-pm8350-s10 {
					regulator-name = "pm8350_s10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0xcf>;
				};
			};

			rpmh-regulator-smpb11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb11";

				regulator-pm8350-s11 {
					regulator-name = "pm8350_s11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xcf080>;
					regulator-max-microvolt = <0x10d880>;
					qcom,init-voltage = <0xe86c0>;
					phandle = <0xb8>;
				};
			};

			rpmh-regulator-smpb12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb12";

				regulator-pm8350-s12 {
					regulator-name = "pm8350_s12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x12ad40>;
					regulator-max-microvolt = <0x155cc0>;
					qcom,init-voltage = <0x132a40>;
					phandle = <0xba>;
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l1 {
					regulator-name = "pm8350_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xe09c0>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x146>;
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350-l2 {
					regulator-name = "pm8350_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ee000>;
					regulator-max-microvolt = <0x2ee000>;
					qcom,init-voltage = <0x2ee000>;
					qcom,init-mode = <0x04>;
					phandle = <0x145>;
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l3 {
					regulator-name = "pm8350_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdcb40>;
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-voltage = <0xdcb40>;
					qcom,init-mode = <0x04>;
					phandle = <0x336>;
				};
			};

			rpmh-regulator-ldob5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l5 {
					regulator-name = "pm8350_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xdea80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x04>;
					phandle = <0x143>;
				};

				regulator-pm8350-l5-ao {
					regulator-name = "pm8350_l5_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					phandle = <0x25f>;
				};

				regulator-pm8350-l5-so {
					regulator-name = "pm8350_l5_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l6 {
					regulator-name = "pm8350_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x147>;
				};

				regulator-pm8350-l6-ao {
					regulator-name = "pm8350_l6_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x02>;
					phandle = <0x260>;
				};

				regulator-pm8350-l6-so {
					regulator-name = "pm8350_l6_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350-l7 {
					regulator-name = "pm8350_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x263540>;
					regulator-max-microvolt = <0x263540>;
					qcom,init-voltage = <0x263540>;
					qcom,init-mode = <0x04>;
					phandle = <0x337>;
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350-l9 {
					regulator-name = "pm8350_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x338>;
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";

				regulator-pm8350c-s1 {
					regulator-name = "pm8350c_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1ee240>;
					qcom,init-voltage = <0x1c5200>;
					phandle = <0xb9>;
				};
			};

			rpmh-regulator-smpc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc10";

				regulator-pm8350c-s10 {
					regulator-name = "pm8350c_s10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x10c8e0>;
					qcom,init-voltage = <0x100d60>;
					phandle = <0x339>;
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l1 {
					regulator-name = "pm8350c_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x144>;
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l2 {
					regulator-name = "pm8350c_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x33a>;
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l3 {
					regulator-name = "pm8350c_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = "\02K";
					qcom,init-mode = <0x04>;
					phandle = <0x33b>;
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l4 {
					regulator-name = "pm8350c_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x1b9680>;
					qcom,init-mode = <0x04>;
					phandle = <0x33c>;
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l5 {
					regulator-name = "pm8350c_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x1b9680>;
					qcom,init-mode = <0x04>;
					phandle = <0x33d>;
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l6 {
					regulator-name = "pm8350c_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2de600>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,init-mode = <0x04>;
					phandle = <0x33e>;
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l7 {
					regulator-name = "pm8350c_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x2de600>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x04>;
					phandle = <0x33f>;
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l8 {
					regulator-name = "pm8350c_l8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x340>;
					regulator-boot-on;
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l9 {
					regulator-name = "pm8350c_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2d2a80>;
					regulator-max-microvolt = <0x2de600>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,init-mode = <0x04>;
					phandle = <0x341>;
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l10 {
					regulator-name = "pm8350c_l10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x342>;
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l11 {
					regulator-name = "pm8350c_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x343>;
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l12 {
					regulator-name = "pm8350c_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e0780>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x344>;
					regulator-always-on;
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l13 {
					regulator-name = "pm8350c_l13";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x345>;
				};
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";
				qcom,regulator-type = "pmic5-bob";
				qcom,supported-modes = <0x00 0x03>;
				qcom,mode-threshold-currents = <0x00 0xf4240>;
				qcom,send-defaults;

				regulator-pm8350c-bob {
					regulator-name = "pm8350c_bob";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = "\02K";
					qcom,init-mode = <0x00>;
					phandle = <0x346>;
				};

				regulator-pm8350c-bob-ao {
					regulator-name = "pm8350c_bob_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x03>;
					phandle = <0x347>;
				};
			};

			rpmh-regulator-ldod1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldod1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350b-l1 {
					regulator-name = "pm8350b_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13c680>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x348>;
				};
			};

			rpmh-regulator-smpe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe1";

				regulator-pmr735a-s1 {
					regulator-name = "pmr735a_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13c680>;
					qcom,init-voltage = <0x132a40>;
					phandle = <0x349>;
				};
			};

			rpmh-regulator-smpe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe2";

				regulator-pmr735a-s2 {
					regulator-name = "pmr735a_s2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0xfde80>;
					qcom,init-voltage = <0xd0020>;
					phandle = <0xce>;
				};
			};

			rpmh-regulator-smpe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe3";

				regulator-pmr735a-s3 {
					regulator-name = "pmr735a_s3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x6a338>;
					regulator-max-microvolt = <0x23e380>;
					qcom,init-voltage = <0x2191c0>;
					phandle = <0x34a>;
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l1 {
					regulator-name = "pmr735a_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = "\0\f5";
					qcom,init-voltage = "\0\f5";
					qcom,init-mode = <0x04>;
					phandle = <0x34b>;
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l2 {
					regulator-name = "pmr735a_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = "\0\aS";
					regulator-max-microvolt = <0xdea80>;
					qcom,init-voltage = "\0\f5";
					qcom,init-mode = <0x04>;
					phandle = <0x34c>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l3 {
					regulator-name = "pmr735a_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x34d>;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pmr735a-l4 {
					regulator-name = "pmr735a_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b1980>;
					regulator-max-microvolt = <0x1b1980>;
					qcom,init-voltage = <0x1b1980>;
					qcom,init-mode = <0x04>;
					phandle = <0x34e>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l5 {
					regulator-name = "pmr735a_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x04>;
					phandle = <0x34f>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l6 {
					regulator-name = "pmr735a_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x350>;
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pmr735a-l7 {
					regulator-name = "pmr735a_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					qcom,init-mode = <0x04>;
					phandle = <0xbb>;
				};
			};

			rpmh-regulator-ldof1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldof1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735b-l1 {
					regulator-name = "pmr735b_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xdea80>;
					regulator-max-microvolt = <0xdea80>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x351>;
				};
			};

			rpmh-regulator-ldof2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldof2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735b-l2 {
					regulator-name = "pmr735b_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x352>;
				};
			};

			rpmh-regulator-ldof4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldof4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pmr735b-l4 {
					regulator-name = "pmr735b_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x353>;
				};
			};

			rpmh-regulator-ldof5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldof5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735b-l5 {
					regulator-name = "pmr735b_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = "\0\f5";
					qcom,init-voltage = "\0\f5";
					qcom,init-mode = <0x04>;
					phandle = <0x354>;
				};
			};

			rpmh-regulator-ldof6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldof6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735b-l6 {
					regulator-name = "pmr735b_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = "\0\aS";
					regulator-max-microvolt = <0xdcb40>;
					qcom,init-voltage = <0xbb800>;
					qcom,init-mode = <0x04>;
					phandle = <0x355>;
				};
			};

			rpmh-regulator-smph3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smph3";

				regulator-pm8450-s3 {
					regulator-name = "pm8450_s3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x927c0>;
					qcom,init-voltage = <0x7b0c0>;
					phandle = <0x356>;
				};
			};

			rpmh-regulator-ldoh2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoh2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8450-l2 {
					regulator-name = "pm8450_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x00>;
					regulator-max-microvolt = <0x00>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x04>;
					phandle = <0x256>;
				};
			};

			rpmh-regulator-ldoh3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoh3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8450-l3 {
					regulator-name = "pm8450_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x00>;
					regulator-max-microvolt = <0x00>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x357>;
				};
			};

			rpmh-regulator-ldoh4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoh4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8450-l4 {
					regulator-name = "pm8450_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x358>;
				};
			};
		};

		rsc@af20000 {
			label = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x00 0x81 0x04>;
			clocks = <0x58 0x48>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00 0x04 0x00>;
			phandle = <0x359>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				qcom,tcs-wait = <0x01>;
				phandle = <0x5e>;
			};

			sde_rsc_rpmh {
				compatible = "qcom,sde-rsc-rpmh";
				cell-index = <0x00>;
			};
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			reg = <0x17800054 0x04 0x17810054 0x04 0x17820054 0x04 0x17830054 0x04 0x17840054 0x04 0x17850054 0x04 0x17860054 0x04 0x17870054 0x04 0x178a0098 0x04 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0\0seq_lpm_cntr_cfg_cpu1\0seq_lpm_cntr_cfg_cpu2\0seq_lpm_cntr_cfg_cpu3\0seq_lpm_cntr_cfg_cpu4\0seq_lpm_cntr_cfg_cpu5\0seq_lpm_cntr_cfg_cpu6\0seq_lpm_cntr_cfg_cpu7\0l3_seq_lpm_cntr_cfg\0apss_seq_mem_base";
			num-cpus = <0x08>;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators\0qcom,sys-pm-waipio";
			reg = <0xc320000 0x400>;
			mboxes = <0x43 0x00>;
			mbox-names = "aop";
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
			ss-name = "modem\0adsp\0adsp_island\0cdsp\0slpi\0slpi_island\0apss";
			mboxes = <0x43 0x00>;
		};

		subsystem-sleep-stats {
			compatible = "qcom,subsystem-sleep-stats";
			reg = <0xc3f0000 0x400>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
			qcom,rproc-handle = <0xb2>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xb3>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,secure-domains = <0x0f>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x00 0x01 0x02 0x03>;
			phandle = <0x35a>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x2161 0x400 0xa4 0x1021 0x1420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x2162 0x400 0xa4 0x1022 0x1420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x2163 0x400 0xa4 0x1023 0x1420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x2164 0x400 0xa4 0x1024 0x1420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x2165 0x400 0xa4 0x1025 0x1420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x2166 0x400 0xa4 0x1026 0x1420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x2167 0x400 0xa4 0x1027 0x1420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x2168 0x400 0xa4 0x1028 0x1420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0xa4 0x2169 0x400 0xa4 0x1029 0x1420>;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-vmid = <0x0a>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xa4 0x1803 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xa4 0x1804 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xa4 0x1805 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0xa4 0x541 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0xa4 0x542 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0xa4 0x543 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				shared-cb = <0x04>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x102b 0x1420 0xa4 0x216b 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb17 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x102c 0x1420 0xa4 0x216c 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb18 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x102d 0x1420 0xa4 0x216d 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb19 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0xa4 0x102e 0x1420 0xa4 0x216e 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};
		};

		qcom,spmi@c42d000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x23 0x01 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			qcom,bus-id = <0x00>;
			phandle = <0xb4>;

			qcom,pmk8350@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x5a7>;

				pon_hlos@1300 {
					compatible = "qcom,pm8998-pon";
					reg = <0x1300 0x800>;
					reg-names = "pon_hlos\0pon_pbs";

					pwrkey {
						compatible = "qcom,pmk8350-pwrkey";
						interrupts = <0x00 0x13 0x07 0x03>;
						linux,code = <0x74>;
					};

					resin {
						compatible = "qcom,pmk8350-resin";
						interrupts = <0x00 0x13 0x06 0x03>;
						linux,code = <0x72>;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc7";
					reg = <0x3100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x4e5>;

					pmk8350_ref_gnd {
						reg = <0x00>;
						label = "pmk8350_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_vref_1p25 {
						reg = <0x01>;
						label = "pmk8350_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_die_temp {
						reg = <0x03>;
						label = "pmk8350_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmk8350_xo_therm {
						reg = <0x44>;
						label = "pmk8350_xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350_ref_gnd {
						reg = <0x100>;
						label = "pm8350_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350_vref_1p25 {
						reg = <0x101>;
						label = "pm8350_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350_die_temp {
						reg = <0x103>;
						label = "pm8350_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350_vph_pwr {
						reg = <0x18e>;
						label = "pm8350_vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pm8350b_ref_gnd {
						reg = <0x300>;
						label = "pm8350b_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350b_vref_1p25 {
						reg = <0x301>;
						label = "pm8350b_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350b_die_temp {
						reg = <0x303>;
						label = "pm8350b_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pm8350b_vph_pwr {
						reg = <0x38e>;
						label = "pm8350b_vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pm8350b_vbat_sns {
						reg = <0x38f>;
						label = "pm8350b_vbat_sns";
						qcom,pre-scaling = <0x01 0x03>;
					};

					pmr735a_ref_gnd {
						reg = <0x400>;
						label = "pmr735a_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735a_vref_1p25 {
						reg = <0x401>;
						label = "pmr735a_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735a_die_temp {
						reg = <0x403>;
						label = "pmr735a_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735b_ref_gnd {
						reg = <0x500>;
						label = "pmr735b_ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735b_vref_1p25 {
						reg = <0x501>;
						label = "pmr735b_vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					pmr735b_die_temp {
						reg = <0x503>;
						label = "pmr735b_die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					wf_therm {
						reg = <0x14a>;
						label = "wf_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x05>;
					};

					ap_therm {
						reg = <0x144>;
						label = "ap_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,scale-fn-type = <0x05>;
					};

					bat_thm {
						label = "bat_thm";
						reg = <0x145>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						qcom,scale-fn-type = <0x05>;
					};

					blkt_thm {
						label = "blkt_thm";
						reg = <0x146>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						qcom,scale-fn-type = <0x05>;
					};

					chg_thm {
						label = "chg_thm";
						reg = <0x148>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						qcom,scale-fn-type = <0x05>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm7";
					reg = <0x3400>;
					interrupts = <0x00 0x34 0x00 0x01>;
					interrupt-names = "threshold";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x4e5 0x44 0x4e5 0x145>;
					phandle = <0x507>;

					pmk8350_xo_therm {
						reg = <0x44>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					bat_therm {
						reg = <0x145>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						sec,ext-tm;
					};
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x5a8>;

					restart@48 {
						reg = <0x48 0x01>;
						bits = <0x01 0x07>;
						phandle = <0x505>;
					};

					cl_brake@7c {
						reg = <0x7c 0x01>;
						bits = <0x00 0x08>;
						phandle = <0x4f9>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
					phandle = <0x506>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
					phandle = <0x4fc>;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
					phandle = <0x4fd>;
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
					phandle = <0x4f3>;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
					phandle = <0x4f4>;
				};

				sdam@9800 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9800>;
					phandle = <0x4fe>;
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
					phandle = <0x4fa>;
				};

				pinctrl@b000 {
					compatible = "qcom,pmk8350-gpio";
					reg = <0xb000>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5a9>;
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc\0alarm";
					interrupts = <0x00 0x62 0x01 0x01>;
					phandle = <0x5aa>;
				};

				sdam@7200 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7200>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x5ab>;

					pon_reason@69 {
						reg = <0x69 0x01>;
						phandle = <0x559>;
					};
				};
			};

			qcom,pm8350@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x01 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x4e5 0x103>;
					io-channel-names = "thermal";
					phandle = <0x4f2>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8350-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x519>;

					key_vol_up {

						key_vol_up_default {
							pins = "gpio6";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x01>;
							phandle = <0x518>;
						};
					};

					gpio2_adc {

						gpio2_adc_default {
							pins = "gpio2";
							function = "normal";
							bias-high-impedance;
							phandle = <0x4f0>;
						};
					};

					chg_thm {

						chg_thm_default {
							pins = "gpio1";
							function = "normal";
							bias-high-impedance;
							phandle = <0x4e6>;
						};
					};
				};
			};

			qcom,pm8350c@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x02 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x4f7>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8350c-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x4f6>;

					lcd_backlight_ctrl {

						lcd_backlight_ctrl_default {
							pins = "gpio8";
							function = "func1";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0x01>;
							qcom,drive-strength = <0x02>;
							phandle = <0x5af>;
						};
					};

					if_pmic_irq {
						pins = "gpio5";
						function = "normal";
						qcom,drive-strength = <0x00>;
						input-enable;
						bias-disable;
						power-source = <0x01>;
						phandle = <0x54b>;
					};
				};

				pwms@e800 {
					compatible = "qcom,pwm-lpg";
					reg = <0xe800>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x03>;
					nvmem = <0x4f3 0x4f4>;
					nvmem-names = "lpg_chan_sdam\0lut_sdam";
					qcom,lut-sdam-base = <0x45>;
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					qcom,tick-duration-us = <0x1f40>;
					phandle = <0x4f5>;

					lpg@1 {
						qcom,lpg-chan-id = <0x01>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x48>;
					};

					lpg@2 {
						qcom,lpg-chan-id = <0x02>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x56>;
					};

					lpg@3 {
						qcom,lpg-chan-id = <0x03>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x13>;
						qcom,ramp-pattern-repeat;
						qcom,lpg-sdam-base = <0x64>;
					};
				};

				pwms@eb00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xeb00>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x01>;
					phandle = <0x5b0>;
				};

				qcom,leds@ef00 {
					compatible = "qcom,tri-led";
					reg = <0xef00>;
					phandle = <0x5b1>;

					red {
						label = "red";
						pwms = <0x4f5 0x00 0xf4240>;
						led-sources = <0x00>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x4f5 0x01 0xf4240>;
						led-sources = <0x01>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x4f5 0x02 0xf4240>;
						led-sources = <0x02>;
						linux,default-trigger = "timer";
					};
				};

				bcl@4700 {
					compatible = "qcom,bcl-v5";
					reg = <0x4700 0x100>;
					interrupts = <0x02 0x47 0x00 0x00 0x02 0x47 0x01 0x00 0x02 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					qcom,pmic7-threshold;
					#thermal-sensor-cells = <0x01>;
					phandle = <0x4f8>;
				};

				qcom,flash_led@ee00 {
					compatible = "qcom,pm8350c-flash-led";
					reg = <0xee00>;
					interrupts = <0x02 0xee 0x00 0x01 0x02 0xee 0x03 0x01 0x02 0xee 0x04 0x01>;
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					qcom,thermal-derate-current = <0xc8 0x1f4>;
					qcom,hw-strobe-gpios = <0x4f6 0x01 0x00>;
					status = "ok";
					phandle = <0x5b2>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x590>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x591>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x5b3>;
					};

					qcom,flash_3 {
						label = "flash";
						qcom,led-name = "led:flash_3";
						qcom,max-current-ma = <0x5dc>;
						qcom,default-led-trigger = "flash3_trigger";
						qcom,id = <0x03>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x5b4>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x592>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x593>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x5b5>;
					};

					qcom,torch_3 {
						label = "torch";
						qcom,led-name = "led:torch_3";
						qcom,max-current-ma = <0x1f4>;
						qcom,default-led-trigger = "torch3_trigger";
						qcom,id = <0x03>;
						qcom,ires-ua = <0x30d4>;
						phandle = <0x5b6>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x01>;
						qcom,symmetry-en;
						phandle = <0x5b7>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x02>;
						qcom,symmetry-en;
						phandle = <0x5b8>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,default-led-trigger = "switch2_trigger";
						qcom,led-mask = <0x03>;
						qcom,symmetry-en;
						phandle = <0x594>;
					};
				};
			};

			qcom,pm8350b@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				status = "disabled";

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x03 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x4e5 0x303>;
					io-channel-names = "thermal";
					phandle = <0x4ff>;
				};

				qcom,pbs@1900 {
					compatible = "qcom,qpnp-pbs";
					reg = <0x1900>;
					phandle = <0x4fb>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8350b-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5bc>;
				};

				bcl@4700 {
					compatible = "qcom,bcl-v5";
					reg = <0x4700 0x100>;
					interrupts = <0x03 0x47 0x00 0x00 0x03 0x47 0x01 0x00 0x03 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					qcom,pmic7-threshold;
					#thermal-sensor-cells = <0x01>;
					phandle = <0x500>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x00>;
					phandle = <0x501>;
				};

				qcom,hv-haptics@f000 {
					compatible = "qcom,hv-haptics";
					reg = <0xf000 0xf100 0xf200>;
					interrupts = <0x03 0xf0 0x01 0x01>;
					interrupt-names = "fifo-empty";
					qcom,vmax-mv = <0xe10>;
					qcom,brake-mode = <0x01>;
					qcom,brake-pattern = [ff 3f 1f];
					qcom,lra-period-us = <0x1a0b>;
					qcom,drv-sig-shape = <0x01>;
					qcom,brake-sig-shape = <0x01>;
					status = "ok";
					nvmem-cell-names = "hap_cl_brake";
					nvmem-cells = <0x4f9>;
					nvmem-names = "hap_cfg_sdam";
					nvmem = <0x4fa>;
					qcom,pbs-client = <0x4fb>;
					phandle = <0x5bd>;

					qcom,hap-swr-slave-reg {
						regulator-name = "hap-swr-slave-reg";
						phandle = <0x5be>;
					};

					effect_0 {
						qcom,effect-id = <0x00>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-preload;
						qcom,wf-auto-res-disable;
					};

					effect_1 {
						qcom,effect-id = <0x01>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					effect_2 {
						qcom,effect-id = <0x02>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					effect_3 {
						qcom,effect-id = <0x03>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					effect_4 {
						qcom,effect-id = <0x04>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};

					effect_5 {
						qcom,effect-id = <0x05>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-auto-res-disable;
					};
				};

				qcom,amoled {
					compatible = "qcom,qpnp-amoled-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x5bf>;

					oledb@fa00 {
						reg = <0xfa00>;
						reg-names = "oledb_base";
						regulator-name = "oledb";
						regulator-min-microvolt = <0x4c4b40>;
						regulator-max-microvolt = <0x7a1200>;
						qcom,swire-control;
						phandle = <0x5c0>;
					};

					ab@f900 {
						reg = <0xf900>;
						reg-names = "ab_base";
						regulator-name = "ab";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x4f5880>;
						qcom,swire-control;
						phandle = <0x5c1>;
					};

					ibb@f800 {
						reg = <0xf800>;
						reg-names = "ibb_base";
						regulator-name = "ibb";
						regulator-min-microvolt = <0x155cc0>;
						regulator-max-microvolt = <0x64b540>;
						qcom,swire-control;
						regulator-allow-set-load;
						phandle = <0x5c2>;
					};
				};

				qcom,amoled-ecm@f900 {
					compatible = "qcom,amoled-ecm";
					reg = <0xf900>;
					nvmem-names = "amoled-ecm-sdam0\0amoled-ecm-sdam1\0amoled-ecm-sdam2";
					nvmem = <0x4fc 0x4fd 0x4fe>;
					interrupt-names = "ecm-sdam0\0ecm-sdam1\0ecm-sdam2";
					interrupts = <0x00 0x7c 0x01 0x01 0x00 0x7d 0x01 0x01 0x00 0x98 0x01 0x01>;
				};
			};

			qcom,pmr735a@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x04 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x4e5 0x403>;
					io-channel-names = "thermal";
					phandle = <0x502>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmr735a-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5c9>;
				};
			};

			qcom,pmr735b@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x05 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					io-channels = <0x4e5 0x503>;
					io-channel-names = "thermal";
					phandle = <0x503>;
				};

				pinctrl@8800 {
					compatible = "qcom,pmr735b-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5ce>;
				};
			};

			qcom,pm8450@7 {
				compatible = "qcom,spmi-pmic";
				reg = <0x07 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x07 0x0a 0x00 0x03>;
					#thermal-sensor-cells = <0x00>;
					phandle = <0x504>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm8450-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					phandle = <0x5d3>;
				};
			};
		};

		qcom,spmi@c432000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x23 0x03 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			qcom,bus-id = <0x01>;
			depends-on-supply = <0xb4>;
			phandle = <0x41>;
		};

		qcom,spmi-debug@10b14000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x10b14000 0x60 0x221c8784 0x04>;
			reg-names = "core\0fuse";
			clocks = <0x28>;
			clock-names = "core_clk";
			qcom,fuse-enable-bit = <0x12>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			depends-on-supply = <0x41>;
			depends-on2-supply = <0xb5>;
			phandle = <0x35b>;

			qcom,pmk8350-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350c-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350b-debug@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735a-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735b-debug@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8450-debug@7 {
				compatible = "qcom,spmi-pmic";
				reg = <0x07 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8010-debug@8 {
				compatible = "qcom,spmi-pmic";
				reg = <0x08 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8010-debug@9 {
				compatible = "qcom,spmi-pmic";
				reg = <0x09 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x03>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,msm-adsp-notify {
			status = "ok";
			compatible = "qcom,adsp-notify";
			qcom,rproc-handle = <0xb6>;
			phandle = <0x4b4>;
		};

		bt_qca6490 {
			compatible = "qcom,qca6490";
			pinctrl-names = "default";
			pinctrl-0 = <0xb7>;
			qcom,bt-reset-gpio = <0xac 0x51 0x00>;
			qcom,wl-reset-gpio = <0xac 0x50 0x00>;
			qcom,bt-sw-ctrl-gpio = <0xac 0x52 0x00>;
			qcom,xo-clk-gpio = <0xac 0xcc 0x00>;
			mboxes = <0x43 0x00>;
			qcom,vreg_ipa = "s3e";
			qcom,bt-vdd-aon-supply = <0xb8>;
			qcom,bt-vdd-dig-supply = <0xb8>;
			qcom,bt-vdd-rfa1-supply = <0xb9>;
			qcom,bt-vdd-rfa2-supply = <0xba>;
			qcom,bt-vdd-asd-supply = <0xbb>;
			qcom,bt-vdd-aon-config = <0xebd70 0xebd70 0x00 0x01>;
			qcom,bt-vdd-dig-config = <0xebd70 0xebd70 0x00 0x01>;
			qcom,bt-vdd-rfa1-config = <0x1cfde0 0x200b20 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x149970 0x149970 0x00 0x01>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x2ab980 0x00 0x01>;
			phandle = <0x35d>;
		};

		llcc-pmu@19095000 {
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x19095000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x35e>;
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			qcom,long-counter;
			qcom,pmu-events-tbl = <0x08 0xff 0x02 0xff 0x11 0xff 0x01 0xff 0x17 0xff 0xff 0xff 0x2a 0xff 0xff 0xff 0x1000 0xff 0xff 0xff>;
			phandle = <0x35f>;
		};

		ddr-freq-table {
			qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
			phandle = <0xbc>;
		};

		llcc-freq-table {
			qcom,freq-tbl = <0x493e0 0x71c50 0x927c0 0xc4c70 0xe3c88 0x104410>;
			phandle = <0xbe>;
		};

		ddrqos-freq-table {
			qcom,freq-tbl = <0x00 0x01>;
			phandle = <0xbf>;
		};

		qcom,dcvs {
			compatible = "qcom,dcvs";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			phandle = <0x360>;

			l3 {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x02>;
				qcom,bus-width = <0x20>;
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				reg-names = "l3-base\0l3tbl-base";
				phandle = <0xc4>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					qcom,shared-offset = <0x90>;
					phandle = <0xc5>;
				};
			};

			ddr {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x00>;
				qcom,bus-width = <0x04>;
				qcom,freq-tbl = <0xbc>;
				phandle = <0xc0>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x2a 0x03 0x2a 0x200>;
					phandle = <0x361>;
				};

				fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x01>;
					qcom,fp-voter = <0xbd>;
					phandle = <0xc1>;
				};
			};

			llcc {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x01>;
				qcom,bus-width = <0x10>;
				qcom,freq-tbl = <0xbe>;
				phandle = <0xc2>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0xaa 0x02 0xaa 0x235>;
					phandle = <0x362>;
				};

				fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x01>;
					qcom,fp-voter = <0xbd>;
					phandle = <0xc3>;
				};
			};

			ddrqos {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x03>;
				qcom,bus-width = <0x01>;
				qcom,freq-tbl = <0xbf>;
				phandle = <0xc6>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x2a 0x03 0x2a 0x200>;
					phandle = <0xc7>;
				};
			};
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			phandle = <0x363>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0xc0>;
				qcom,sampling-path = <0xc1>;
				qcom,miss-ev = <0x1000>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,cpufreq-memfreq-tbl = <0x11df00 0x858b8 0x168f00 0xbb800 0x1b3f00 0x17ba38>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x19 0x1a 0x1b>;
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x858b8 0x10fe00 0xbb800 0x143700 0x17ba38 0x1cb600 0x1febe0 0x282300 0x29bf80 0x2db400 0x30c460>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x858b8 0x10fe00 0xbb800 0x143700 0x17ba38 0x1cb600 0x1febe0 0x282300 0x29bf80 0x2db400 0x30c460>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x858b8 0x2db400 0x17ba38>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x282300 0x858b8 0x2db400 0x30c460>;
					qcom,sampling-enabled;
				};
			};

			llcc {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0xc2>;
				qcom,sampling-path = <0xc3>;
				qcom,miss-ev = <0x2a>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,cpufreq-memfreq-tbl = <0x96000 0x493e0 0x168f00 0x71c50 0x1b3f00 0x927c0>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x493e0 0x10fe00 0x71c50 0x143700 0x927c0 0x1cb600 0xc4c70 0x282300 0xe3c88 0x2db400 0x104410>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x493e0 0x2db400 0x927c0>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			l3 {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0xc4>;
				qcom,sampling-path = <0xc5>;
				qcom,miss-ev = <0x17>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x4b000 0x62700 0x67200 0x96000 0x83400 0xb2200 0x9ab00 0xce400 0xb2200 0xea600 0xc9900 0x106800 0xf3c00 0x135600 0x10b300 0x14cd00 0x135600 0x168f00 0x164400 0x180600 0x17bb00 0x1b3f00 0x193200>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x19 0x1a 0x1b>;
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x4b000 0x9ab00 0x83400 0xd7a00 0x9ab00 0x10fe00 0xc9900 0x143700 0xf3c00 0x193200 0x135600 0x1e7800 0x164400 0x261600 0x17bb00 0x2db400 0x193200>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x4b000 0x9ab00 0x83400 0xd7a00 0x9ab00 0x10fe00 0xc9900 0x143700 0xf3c00 0x193200 0x135600 0x1e7800 0x164400 0x261600 0x17bb00 0x2db400 0x193200>;
					qcom,sampling-enabled;
				};

				prime-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x1f5900 0x4b000 0x2db400 0x193200>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0xc6>;
				qcom,sampling-path = <0xc7>;
				qcom,miss-ev = <0x1000>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x00 0x2db400 0x01>;
					qcom,sampling-enabled;
					phandle = <0x364>;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x1f5900 0x00 0x2db400 0x01>;
					qcom,sampling-enabled;
					phandle = <0x365>;
				};
			};
		};

		qcom,bwmon-llcc@190b6400 {
			compatible = "qcom,bwmon4";
			reg = <0x190b6400 0x300 0x190b6300 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0xc2>;
			phandle = <0x366>;
		};

		qcom,bwmon-ddr@19091000 {
			compatible = "qcom,bwmon5";
			reg = <0x19091000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0xc0>;
			phandle = <0x367>;
		};

		qcom,trust_ui_vm@e50fc000 {
			reg = <0xe50fc000 0x104000>;
			vm_name = "trustedvm";
			shared-buffers = <0xc8 0xc9>;
			phandle = <0xca>;
		};

		qcom,virtio_backend@0 {
			compatible = "qcom,virtio_backend";
			qcom,vm = <0xca>;
			qcom,label = <0x11>;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
			qcom,num-msi = <0x02>;
			msi-parent = <0xcb 0x5480>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			status = "disabled";
		};

		qcom,qbt_handler {
			compatible = "qcom,qbt-handler";
			qcom,ipc-gpio = <0xac 0x28 0x00>;
			qcom,finger-detect-gpio = <0xac 0x29 0x00>;
			qcom,intr2-gpio = <0xac 0x2a 0x00>;
		};

		qcom,cnss-qca6490@b0000000 {
			compatible = "qcom,cnss-qca6490";
			reg = <0xb0000000 0x10000>;
			reg-names = "smmu_iova_ipa";
			wlan-en-gpio = <0xac 0x50 0x00>;
			qcom,bt-en-gpio = <0xac 0x51 0x00>;
			qcom,sw-ctrl-gpio = <0xac 0x52 0x00>;
			pinctrl-names = "wlan_en_active\0wlan_en_sleep";
			pinctrl-0 = <0xcc>;
			pinctrl-1 = <0xcd>;
			qcom,wlan;
			qcom,wlan-rc-num = <0x00>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-cbc-enabled;
			use-pm-domain;
			cnss-enable-self-recovery;
			qcom,same-dt-multi-dev;
			mboxes = <0x43 0x00>;
			qcom,vreg_ipa = "s3e";
			qcom,xo-clk-gpio = <0xac 0xcc 0x00>;
			vdd-wlan-aon-supply = <0xce>;
			qcom,vdd-wlan-aon-config = <0xf7120 0xf7120 0x00 0x00 0x01>;
			vdd-wlan-dig-supply = <0xb8>;
			qcom,vdd-wlan-dig-config = <0xebd70 0xebd70 0x00 0x00 0x01>;
			vdd-wlan-io-supply = <0xcf>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x00 0x00 0x01>;
			vdd-wlan-rfa1-supply = <0xb9>;
			qcom,vdd-wlan-rfa1-config = <0x1cfde0 0x200b20 0x00 0x00 0x01>;
			vdd-wlan-rfa2-supply = <0xba>;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x00 0x00 0x01>;
			wlan-ant-switch-supply = <0xbb>;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0x00 0x00 0x01>;
			interconnects = <0xd0 0x33 0xd0 0x23c 0xaa 0x1d 0x2a 0x200>;
			interconnect-names = "pcie_to_memnoc\0memnoc_to_ddr";
			qcom,icc-path-count = <0x02>;
			qcom,bus-bw-cfg-count = <0x09>;
			qcom,bus-bw-cfg = <0x00 0x00 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x2ab98 0x626380 0x2ab98 0x822080 0x1d4c 0x30d400 0x00 0x00 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x2ab98 0x7faf80 0x2ab98 0xc35000 0x1d4c 0x216600>;
			phandle = <0x368>;
		};

		qcom,ipa@3e00000 {
			compatible = "qcom,ipa";
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			reg-names = "ipa-base\0gsi-base";
			pas-ids = <0x0f>;
			firmware-names = "ipa_fws";
			memory-regions = <0xd1>;
			qcom,ipa-cfg-offset = <0x140000>;
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x16>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ee = <0x00>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,use-ipa-tethering-bridge;
			qcom,mhi-event-ring-id-limits = <0x09 0x0b>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi3-over-gsi;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-endp-delay-wa-v2;
			qcom,ipa-ulso-wa;
			qcom,lan-rx-napi;
			qcom,tx-napi;
			qcom,tx-poll;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,rmnet-ll-enable;
			qcom,ipa-uc-holb-monitor;
			qcom,ipa-holb-monitor-poll-period = <0x05>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0x0a>;
			qcom,register-collection-on-crash;
			qcom,testbus-collection-on-crash;
			qcom,non-tn-collection-on-crash;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ulso-supported;
			qcom,ulso-ip-id-min-linux-val = <0x00>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-min-windows-val = <0x00>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,max_num_smmu_cb = <0x04>;
			clock-names = "core_clk";
			clocks = <0x27 0x16>;
			qcom,interconnect,num-cases = <0x05>;
			qcom,interconnect,num-paths = <0x03>;
			interconnects = <0x29 0x2c 0xaa 0x235 0x2a 0x03 0x2a 0x200 0xaa 0x02 0xab 0x210>;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0appss_to_ipa";
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,svs2 = <0x900b0 0x00 0x900b0 0x1cfde0 0x00 0x12c00>;
			qcom,svs = <0x124f80 0x00 0x124f80 0x2ab980 0x00 0x249f0>;
			qcom,nominal = <0x249f00 0x00 0x249f00 0x53ec60 0x00 0x61a80>;
			qcom,turbo = <0x36ee80 0x00 0x36ee80 0x53ec60 0x00 0x61a80>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			qcom,scaling-exceptions;
			phandle = <0x369>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xd2 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xd3 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0xa4 0x5c0 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "fastmap";
				dma-coherent;
				qcom,ipa-q6-smem-size = <0x9000>;
				phandle = <0x36a>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0xa4 0x5c1 0x00>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				phandle = <0x36b>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0xa4 0x5c2 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				phandle = <0x36c>;
			};

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <0xa4 0x5c4 0x00>;
				dma-coherent;
				qcom,shared-cb;
				qcom,iommu-group;
				phandle = <0x36d>;
			};
		};

		mhi_qrtr_cnss {
			compatible = "qcom,qrtr-mhi";
			qcom,dev-id = <0x1103>;
			qcom,net-id = <0x00>;
			qcom,low-latency;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2e 0x08 0x02 0x04>;
			mboxes = <0x2e 0x08 0x02>;
			phandle = <0x36e>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2e 0x06 0x03 0x04>;
			mboxes = <0x2e 0x06 0x03>;
			phandle = <0x36f>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2e 0x03 0x03 0x04>;
			mboxes = <0x2e 0x03 0x03>;
			phandle = <0x370>;
		};

		ipcc-self-ping-slpi {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x2e 0x04 0x03 0x04>;
			mboxes = <0x2e 0x04 0x03>;
			phandle = <0x371>;
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x03>;
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			interconnects = <0xd4 0x28 0xd4 0x23f 0xd5 0x0f 0xaa 0x235 0x29 0x09 0x2a 0x200>;
			iommus = <0xa4 0x5a3 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0xd8>;
		};

		qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0xa4 0x5b6 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x7e>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,le-vm;
			status = "ok";
			phandle = <0xdb>;
		};

		qcom,qup_uart@99c000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x260 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x64 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd6>;
			pinctrl-1 = <0xd7>;
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x372>;
		};

		i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x259 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x56 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd9>;
			pinctrl-1 = <0xda>;
			dmas = <0xdb 0x00 0x00 0x03 0x40 0x00 0xdb 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x373>;
		};

		spi@980000 {
			compatible = "qcom,spi-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x259 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x56 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xdc>;
			pinctrl-1 = <0xdd>;
			dmas = <0xdb 0x00 0x00 0x01 0x40 0x00 0xdb 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x374>;
		};

		i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x58 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xde>;
			pinctrl-1 = <0xdf>;
			dmas = <0xdb 0x00 0x01 0x03 0x40 0x00 0xdb 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xd8>;
			status = "okay";
			phandle = <0x375>;

			sm5440@63 {
				compatible = "siliconmitus,sm5440";
				reg = <0x63>;
				phandle = <0x620>;
			};
		};

		spi@984000 {
			compatible = "qcom,spi-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x58 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe0>;
			pinctrl-1 = <0xe1>;
			dmas = <0xdb 0x00 0x01 0x01 0x40 0x00 0xdb 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x376>;
		};

		i2c@988000 {
			compatible = "qcom,i2c-geni";
			reg = <0x988000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x5a 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe2>;
			pinctrl-1 = <0xe3>;
			dmas = <0xdb 0x00 0x02 0x03 0x40 0x00 0xdb 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xd8>;
			status = "ok";
			phandle = <0x377>;
			qcom,clk-freq-out = <0x61a80>;

			qcom,eeprom58 {
				status = "ok";
				cell-index = <0x00>;
				compatible = "qcom,eeprom";
				reg = <0x58>;
				slave-addr = <0xb0>;
				i2c-freq-mode = <0x01>;
				regulator-names = "cam_vaf\0cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x325aa0 0x1b7740>;
				rgltr-max-voltage = <0x325aa0 0x1b7740>;
				rgltr-load-current = <0x1388 0x1388>;
				gpio-no-mux = <0x00>;
				gpios = <0xac 0x6b 0x00 0xac 0x75 0x00>;
				gpio-custom1 = <0x00>;
				gpio-custom2 = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x00 0x00>;
				gpio-req-tbl-label = "CAM_LDO_EN\0CAM_IO_LDO_EN";
				sensor-position = <0x01>;
				sensor-mode = <0x00>;
				phandle = <0x56d>;
			};

			qcom,actuator0 {
				status = "ok";
				cell-index = <0x00>;
				compatible = "qcom,actuator";
				reg = <0x18>;
				slave-addr = <0x18>;
				regulator-names = "cam_vaf\0cam_vio";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x325aa0 0x1b7740>;
				rgltr-max-voltage = <0x325aa0 0x1b7740>;
				rgltr-load-current = <0x1388 0x1388>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				gpios = <0xac 0x6b 0x00 0xac 0x75 0x00>;
				gpio-custom1 = <0x00>;
				gpio-custom2 = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x00 0x00>;
				gpio-req-tbl-label = "CAM_LDO_EN\0CAM_IO_LDO_EN";
				phandle = <0x56e>;
			};
		};

		spi@988000 {
			compatible = "qcom,spi-geni";
			reg = <0x988000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x5a 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe4>;
			pinctrl-1 = <0xe5>;
			dmas = <0xdb 0x00 0x02 0x01 0x40 0x00 0xdb 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x378>;
		};

		i2c@98c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25c 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x5c 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe6>;
			pinctrl-1 = <0xe7>;
			dmas = <0xdb 0x00 0x03 0x03 0x40 0x00 0xdb 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x379>;
		};

		spi@98c000 {
			compatible = "qcom,spi-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25c 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x5c 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe8>;
			pinctrl-1 = <0xe9>;
			dmas = <0xdb 0x00 0x03 0x01 0x40 0x00 0xdb 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x37a>;
		};

		i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25d 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x5e 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xea>;
			pinctrl-1 = <0xeb>;
			dmas = <0xdb 0x00 0x04 0x03 0x40 0x02 0xdb 0x01 0x04 0x03 0x40 0x02>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xd8>;
			status = "ok";
			phandle = <0x37b>;
			qcom,i2c-touch-active = "focaltech,fts_ts";
			qcom,clk-freq-out = <0xf4240>;

			focaltech@38 {
				compatible = "focaltech,fts_ts";
				reg = <0x38>;
				interrupt-parent = <0xac>;
				interrupts = <0x15 0x2008>;
				focaltech,reset-gpio = <0xac 0x14 0x00>;
				focaltech,irq-gpio = <0xac 0x15 0x2008>;
				focaltech,max-touch-number = <0x05>;
				focaltech,display-coords = <0x00 0x00 0x438 0x924>;
				focaltech,touch-type = "primary";
				vdd-supply = <0x33b>;
				pinctrl-names = "pmx_ts_active\0pmx_ts_suspend\0pmx_ts_release";
				pinctrl-0 = <0x308>;
				pinctrl-1 = <0x30a 0x309>;
				pinctrl-2 = <0x30b>;
				focaltech,trusted-touch-mode = "vm_mode";
				focaltech,touch-environment = "pvm";
				focaltech,trusted-touch-type = "primary";
				focaltech,trusted-touch-spi-irq = <0x2f2>;
				focaltech,trusted-touch-io-bases = <0x990000 0x910000>;
				focaltech,trusted-touch-io-sizes = <0x1000 0x4000>;
				focaltech,trusted-touch-vm-gpio-list = <0xac 0x10 0x00 0xac 0x11 0x00 0xac 0x12 0x00 0xac 0x13 0x00 0xac 0x14 0x00 0xac 0x15 0x2008>;
				status = "disabled";
			};

			cs35l45-rearleft@30 {
				phandle = <0x6fa>;
				cirrus,ngate-ch2-thr = <0x06>;
				cirrus,ngate-ch2-hold = <0x02>;
				cirrus,ngate-ch1-thr = <0x06>;
				cirrus,ngate-ch1-hold = <0x02>;
				pinctrl-0 = <0x6fd>;
				pinctrl-names = "default";
				cirrus,pll-auto-en;
				cirrus,asp-sdout-hiz-ctrl = <0x03>;
				cirrus,use-tdm-slots;
				cirrus,bd-suffix = "_2";
				cirrus,mfd-suffix = [00];
				cirrus,dsp-part-name = "cs35l45";
				VP-supply = <0x6fc>;
				VA-supply = <0x6fc>;
				reset-gpios = <0xac 0x12 0x00>;
				interrupts = <0x13 0x00>;
				interrupt-parent = <0xac>;
				reg = <0x30>;
				compatible = "cirrus,cs35l45";
				#sound-dai-cells = <0x01>;

				cirrus,gpio-ctrl1 {
					gpio-ctrl = <0x02>;
				};

				cirrus,gpio-ctrl2 {
					gpio-ctrl = <0x02>;
				};

				cirrus,ldpm-config {
					ldpm-gp2-pcm-thld = <0x06>;
					ldpm-gp2-delay = <0x06>;
					ldpm-gp2-vmon-sel = <0x01>;
					ldpm-gp2-imon-sel = <0x01>;
					ldpm-gp1-pcm-thld = <0x06>;
					ldpm-gp1-delay = <0x06>;
					ldpm-gp1-amp-sel = <0x01>;
					ldpm-gp1-boost-sel = <0x01>;
				};

				cirrus,bst-bpe-inst-config {
					bst-bpe-inst-rls-rate = <0x06 0x06 0x06 0x06 0x00>;
					bst-bpe-inst-hold-time = <0x02 0x02 0x02 0x02 0x00>;
					bst-bpe-inst-atk-rate = <0x00 0x03 0x06 0x06 0x00>;
					bst-bpe-inst-ss-ilim = <0x00 0x00 0x04 0x08 0x1c>;
					bst-bpe-inst-ilim = <0x00 0x04 0x0c 0x14 0x3c>;
					bst-bpe-inst-thld = <0x1e 0x28 0x46 0x5a 0x00>;
				};

				cirrus,bst-bpe-misc-config {
					bst-bpe-filt-sel = <0x00>;
					bst-bpe-inst-l1-byp = <0x00>;
					bst-bpe-inst-l2-byp = <0x01>;
					bst-bpe-inst-l3-byp = <0x01>;
					bst-bpe-out-opmode-sel = <0x00>;
					bst-bpe-il-lim-mode = <0x00>;
					bst-bpe-inst-inf-hold-rls = <0x00>;
				};

				cirrus,bst-bpe-il-lim-config {
					bst-bpe-il-lim1-dly = <0x04>;
					bst-bpe-il-lim2-dly = <0x04>;
					bst-bpe-il-lim-dly-hyst = <0x00>;
					bst-bpe-il-lim-thld-hyst = <0x00>;
					bst-bpe-il-lim1-thld = <0x2c>;
					bst-bpe-il-lim-thld-del2 = <0x00>;
					bst-bpe-il-lim-thld-del1 = <0x10>;
				};

				cirrus,classh-config {
					ch-thld1-offset = <0x2d>;
					ch-ovb-ratio = <0x01>;
					ch-vdd-bst-max = <0xfa>;
					ch-ovb-thlddelta = <0x28>;
					ch-ovb-thld1 = <0x82>;
					ch-rel-rate = <0x04>;
					ch-ratio = <0x05>;
				};

				cirrus,hvlv-config {
					hvlv-dly = <0x01>;
					hvlv-thld-hys = <0x00>;
				};
			};

			cs35l45-frontleft@31 {
				phandle = <0x6f8>;
				cirrus,ngate-ch2-thr = <0x06>;
				cirrus,ngate-ch2-hold = <0x02>;
				cirrus,ngate-ch1-thr = <0x06>;
				cirrus,ngate-ch1-hold = <0x02>;
				cirrus,pll-auto-en;
				cirrus,asp-sdout-hiz-ctrl = <0x03>;
				cirrus,use-tdm-slots;
				cirrus,bd-suffix = "_0";
				cirrus,mfd-suffix = "_b";
				cirrus,dsp-part-name = "cs35l45";
				VP-supply = <0x6fc>;
				VA-supply = <0x6fc>;
				reset-gpios = <0xac 0x12 0x00>;
				interrupts = <0x13 0x00>;
				interrupt-parent = <0xac>;
				reg = <0x31>;
				compatible = "cirrus,cs35l45";
				#sound-dai-cells = <0x01>;

				cirrus,gpio-ctrl1 {
					gpio-ctrl = <0x02>;
				};

				cirrus,gpio-ctrl2 {
					gpio-ctrl = <0x02>;
				};

				cirrus,ldpm-config {
					ldpm-gp2-pcm-thld = <0x06>;
					ldpm-gp2-delay = <0x06>;
					ldpm-gp2-vmon-sel = <0x01>;
					ldpm-gp2-imon-sel = <0x01>;
					ldpm-gp1-pcm-thld = <0x06>;
					ldpm-gp1-delay = <0x06>;
					ldpm-gp1-amp-sel = <0x01>;
					ldpm-gp1-boost-sel = <0x01>;
				};

				cirrus,bst-bpe-inst-config {
					bst-bpe-inst-rls-rate = <0x06 0x06 0x06 0x06 0x00>;
					bst-bpe-inst-hold-time = <0x02 0x02 0x02 0x02 0x00>;
					bst-bpe-inst-atk-rate = <0x00 0x03 0x06 0x06 0x00>;
					bst-bpe-inst-ss-ilim = <0x00 0x00 0x04 0x08 0x1c>;
					bst-bpe-inst-ilim = <0x00 0x04 0x0c 0x14 0x3c>;
					bst-bpe-inst-thld = <0x1e 0x28 0x46 0x5a 0x00>;
				};

				cirrus,bst-bpe-misc-config {
					bst-bpe-filt-sel = <0x00>;
					bst-bpe-inst-l1-byp = <0x00>;
					bst-bpe-inst-l2-byp = <0x01>;
					bst-bpe-inst-l3-byp = <0x01>;
					bst-bpe-out-opmode-sel = <0x00>;
					bst-bpe-il-lim-mode = <0x00>;
					bst-bpe-inst-inf-hold-rls = <0x00>;
				};

				cirrus,bst-bpe-il-lim-config {
					bst-bpe-il-lim1-dly = <0x04>;
					bst-bpe-il-lim2-dly = <0x04>;
					bst-bpe-il-lim-dly-hyst = <0x00>;
					bst-bpe-il-lim-thld-hyst = <0x00>;
					bst-bpe-il-lim1-thld = <0x2c>;
					bst-bpe-il-lim-thld-del2 = <0x00>;
					bst-bpe-il-lim-thld-del1 = <0x10>;
				};

				cirrus,classh-config {
					ch-thld1-offset = <0x2d>;
					ch-ovb-ratio = <0x01>;
					ch-vdd-bst-max = <0xfa>;
					ch-ovb-thlddelta = <0x28>;
					ch-ovb-thld1 = <0x82>;
					ch-rel-rate = <0x04>;
					ch-ratio = <0x05>;
				};

				cirrus,hvlv-config {
					hvlv-dly = <0x01>;
					hvlv-thld-hys = <0x00>;
				};
			};

			cs35l45-rearright@32 {
				phandle = <0x6fb>;
				cirrus,ngate-ch2-thr = <0x06>;
				cirrus,ngate-ch2-hold = <0x02>;
				cirrus,ngate-ch1-thr = <0x06>;
				cirrus,ngate-ch1-hold = <0x02>;
				cirrus,pll-auto-en;
				cirrus,asp-sdout-hiz-ctrl = <0x03>;
				cirrus,use-tdm-slots;
				cirrus,bd-suffix = "_3";
				cirrus,mfd-suffix = "_r";
				cirrus,dsp-part-name = "cs35l45";
				VP-supply = <0x6fc>;
				VA-supply = <0x6fc>;
				reset-gpios = <0xac 0x12 0x00>;
				interrupts = <0x13 0x00>;
				interrupt-parent = <0xac>;
				reg = <0x32>;
				compatible = "cirrus,cs35l45";
				#sound-dai-cells = <0x01>;

				cirrus,gpio-ctrl1 {
					gpio-ctrl = <0x02>;
				};

				cirrus,gpio-ctrl2 {
					gpio-ctrl = <0x02>;
				};

				cirrus,ldpm-config {
					ldpm-gp2-pcm-thld = <0x06>;
					ldpm-gp2-delay = <0x06>;
					ldpm-gp2-vmon-sel = <0x01>;
					ldpm-gp2-imon-sel = <0x01>;
					ldpm-gp1-pcm-thld = <0x06>;
					ldpm-gp1-delay = <0x06>;
					ldpm-gp1-amp-sel = <0x01>;
					ldpm-gp1-boost-sel = <0x01>;
				};

				cirrus,bst-bpe-inst-config {
					bst-bpe-inst-rls-rate = <0x06 0x06 0x06 0x06 0x00>;
					bst-bpe-inst-hold-time = <0x02 0x02 0x02 0x02 0x00>;
					bst-bpe-inst-atk-rate = <0x00 0x03 0x06 0x06 0x00>;
					bst-bpe-inst-ss-ilim = <0x00 0x00 0x04 0x08 0x1c>;
					bst-bpe-inst-ilim = <0x00 0x04 0x0c 0x14 0x3c>;
					bst-bpe-inst-thld = <0x1e 0x28 0x46 0x5a 0x00>;
				};

				cirrus,bst-bpe-misc-config {
					bst-bpe-filt-sel = <0x00>;
					bst-bpe-inst-l1-byp = <0x00>;
					bst-bpe-inst-l2-byp = <0x01>;
					bst-bpe-inst-l3-byp = <0x01>;
					bst-bpe-out-opmode-sel = <0x00>;
					bst-bpe-il-lim-mode = <0x00>;
					bst-bpe-inst-inf-hold-rls = <0x00>;
				};

				cirrus,bst-bpe-il-lim-config {
					bst-bpe-il-lim1-dly = <0x04>;
					bst-bpe-il-lim2-dly = <0x04>;
					bst-bpe-il-lim-dly-hyst = <0x00>;
					bst-bpe-il-lim-thld-hyst = <0x00>;
					bst-bpe-il-lim1-thld = <0x2c>;
					bst-bpe-il-lim-thld-del2 = <0x00>;
					bst-bpe-il-lim-thld-del1 = <0x10>;
				};

				cirrus,classh-config {
					ch-thld1-offset = <0x2d>;
					ch-ovb-ratio = <0x01>;
					ch-vdd-bst-max = <0xfa>;
					ch-ovb-thlddelta = <0x28>;
					ch-ovb-thld1 = <0x82>;
					ch-rel-rate = <0x04>;
					ch-ratio = <0x05>;
				};

				cirrus,hvlv-config {
					hvlv-dly = <0x01>;
					hvlv-thld-hys = <0x00>;
				};
			};

			cs35l45-frontright@33 {
				phandle = <0x6f9>;
				cirrus,ngate-ch2-thr = <0x06>;
				cirrus,ngate-ch2-hold = <0x02>;
				cirrus,ngate-ch1-thr = <0x06>;
				cirrus,ngate-ch1-hold = <0x02>;
				cirrus,pll-auto-en;
				cirrus,asp-sdout-hiz-ctrl = <0x03>;
				cirrus,use-tdm-slots;
				cirrus,bd-suffix = "_1";
				cirrus,mfd-suffix = "_br";
				cirrus,dsp-part-name = "cs35l45";
				VP-supply = <0x6fc>;
				VA-supply = <0x6fc>;
				reset-gpios = <0xac 0x12 0x00>;
				interrupts = <0x13 0x00>;
				interrupt-parent = <0xac>;
				reg = <0x33>;
				compatible = "cirrus,cs35l45";
				#sound-dai-cells = <0x01>;

				cirrus,gpio-ctrl1 {
					gpio-ctrl = <0x02>;
				};

				cirrus,gpio-ctrl2 {
					gpio-ctrl = <0x02>;
				};

				cirrus,ldpm-config {
					ldpm-gp2-pcm-thld = <0x06>;
					ldpm-gp2-delay = <0x06>;
					ldpm-gp2-vmon-sel = <0x01>;
					ldpm-gp2-imon-sel = <0x01>;
					ldpm-gp1-pcm-thld = <0x06>;
					ldpm-gp1-delay = <0x06>;
					ldpm-gp1-amp-sel = <0x01>;
					ldpm-gp1-boost-sel = <0x01>;
				};

				cirrus,bst-bpe-inst-config {
					bst-bpe-inst-rls-rate = <0x06 0x06 0x06 0x06 0x00>;
					bst-bpe-inst-hold-time = <0x02 0x02 0x02 0x02 0x00>;
					bst-bpe-inst-atk-rate = <0x00 0x03 0x06 0x06 0x00>;
					bst-bpe-inst-ss-ilim = <0x00 0x00 0x04 0x08 0x1c>;
					bst-bpe-inst-ilim = <0x00 0x04 0x0c 0x14 0x3c>;
					bst-bpe-inst-thld = <0x1e 0x28 0x46 0x5a 0x00>;
				};

				cirrus,bst-bpe-misc-config {
					bst-bpe-filt-sel = <0x00>;
					bst-bpe-inst-l1-byp = <0x00>;
					bst-bpe-inst-l2-byp = <0x01>;
					bst-bpe-inst-l3-byp = <0x01>;
					bst-bpe-out-opmode-sel = <0x00>;
					bst-bpe-il-lim-mode = <0x00>;
					bst-bpe-inst-inf-hold-rls = <0x00>;
				};

				cirrus,bst-bpe-il-lim-config {
					bst-bpe-il-lim1-dly = <0x04>;
					bst-bpe-il-lim2-dly = <0x04>;
					bst-bpe-il-lim-dly-hyst = <0x00>;
					bst-bpe-il-lim-thld-hyst = <0x00>;
					bst-bpe-il-lim1-thld = <0x2c>;
					bst-bpe-il-lim-thld-del2 = <0x00>;
					bst-bpe-il-lim-thld-del1 = <0x10>;
				};

				cirrus,classh-config {
					ch-thld1-offset = <0x2d>;
					ch-ovb-ratio = <0x01>;
					ch-vdd-bst-max = <0xfa>;
					ch-ovb-thlddelta = <0x28>;
					ch-ovb-thld1 = <0x82>;
					ch-rel-rate = <0x04>;
					ch-ratio = <0x05>;
				};

				cirrus,hvlv-config {
					hvlv-dly = <0x01>;
					hvlv-thld-hys = <0x00>;
				};
			};
		};

		spi@990000 {
			compatible = "qcom,spi-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25d 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x5e 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xec>;
			pinctrl-1 = <0xed>;
			dmas = <0xdb 0x00 0x04 0x01 0x40 0x02 0xdb 0x01 0x04 0x01 0x40 0x02>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x37c>;
		};

		i2c@994000 {
			compatible = "qcom,i2c-geni";
			reg = <0x994000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25e 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x60 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xee>;
			pinctrl-1 = <0xef>;
			dmas = <0xdb 0x00 0x05 0x03 0x40 0x00 0xdb 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xd8>;
			qcom,shared;
			status = "okay";
			phandle = <0x37d>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				phandle = <0x37e>;
				status = "disabled";
			};

			max77705@66 {
				status = "okay";
				compatible = "maxim,max77705";
				reg = <0x66>;
				pinctrl-names = "default";
				pinctrl-0 = <0x54b>;
				max77705,irq-gpio = <0x4f6 0x05 0x01>;
				max77705,wakeup;
				max77705,fw_product_id = <0x09>;
				max77705,extra_fw_enable = <0x00>;
				max77705,support-audio;
				max77705,bc1p2_retry_count = <0x02>;
				phandle = <0x623>;

				max77705_pdic {
					status = "okay";
					compatible = "maxim,max77705_pdic";
					support_pd_role_swap;
				};
			};
		};

		spi@994000 {
			compatible = "qcom,spi-geni";
			reg = <0x994000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25e 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x60 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf0>;
			pinctrl-1 = <0xf1>;
			dmas = <0xdb 0x00 0x05 0x01 0x40 0x00 0xdb 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x37f>;
		};

		i2c@998000 {
			compatible = "qcom,i2c-geni";
			reg = <0x998000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x62 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf2>;
			pinctrl-1 = <0xf3>;
			dmas = <0xdb 0x00 0x06 0x03 0x40 0x00 0xdb 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xd8>;
			status = "ok";
			phandle = <0x380>;

			display_buck@29 {
				compatible = "isl98608,display_buck";
				reg = <0x29>;
			};
		};

		spi@998000 {
			compatible = "qcom,spi-geni";
			reg = <0x998000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x62 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf4>;
			pinctrl-1 = <0xf5>;
			dmas = <0xdb 0x00 0x06 0x01 0x40 0x00 0xdb 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xd8>;
			status = "disabled";
			phandle = <0x381>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x03>;
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			interconnects = <0xd4 0x29 0xd4 0x240 0xd5 0x0e 0xaa 0x235 0xa9 0x0a 0x2a 0x200>;
			iommus = <0xa4 0x43 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0xf9>;
		};

		qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0xa4 0x56 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x3e>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0xf8>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x161 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x68 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x549>;
			pinctrl-1 = <0x54a>;
			dmas = <0xf8 0x00 0x00 0x03 0x40 0x00 0xf8 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xf9>;
			status = "okay";
			phandle = <0x382>;

			touchscreen@62 {
				status = "ok";
				compatible = "novatek,nvt-ts";
				reg = <0x62>;
				pinctrl-names = "default";
				pinctrl-0 = <0x548>;
				novatek,irq-gpio = <0xac 0x2e 0x2002>;
				novatek,max_touch_num = <0x0a>;
				novatek,area-size = <0x30 0x60 0x3c>;
				novatek,mp-support-dt;
				check_fw_project_id;
				novatek,lcdtype = <0x47f243 0x77240>;
				novatek,firmware_name = "tsp_novatek/nt36523_gts8_csot.bin\0tsp_novatek/nt36523_gts8_tianma.bin";
				novatek,resolution = <0x640 0xa00>;
				novatek,scanoff_when_cover_closed;
				novatek,support_dex_mode;
				novatek,enable_settings_aot;
				novatek,enable_sysinput_enabled;
				novatek,regulator_panel_ldo_en = "panel_ldo_en";
				novatek,regulator_panel_buck_en = "panel_buck_en";
				novatek,regulator_panel_reset = "panel_reset";
				phandle = <0x61e>;

				novatek-mp-criteria-7238@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "novatek-mp-criteria-7238";
					open_test_spec = <0x4d4 0xdcc>;
					short_test_spec = <0x2774 0x36b8>;
					diff_test_frame = <0x32>;
					fdm_x_num = <0x02>;
				};
			};
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x161 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x68 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xfa>;
			pinctrl-1 = <0xfb>;
			dmas = <0xf8 0x00 0x00 0x01 0x40 0x02 0xf8 0x01 0x00 0x01 0x40 0x02>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x383>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x162 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x6a 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xfc>;
			pinctrl-1 = <0xfd>;
			dmas = <0xf8 0x00 0x01 0x03 0x40 0x00 0xf8 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x384>;
			qcom,clk-freq-out = <0xf4240>;

			nq@28 {
				compatible = "qcom,sn-nci";
				reg = <0x28>;
				qcom,sn-irq = <0xac 0x2e 0x00>;
				qcom,sn-ven = <0xac 0x22 0x00>;
				qcom,sn-firm = <0xac 0x2d 0x00>;
				qcom,sn-clkreq = <0xac 0x23 0x00>;
				qcom,sn-vdd-1p8-supply = <0xcf>;
				qcom,sn-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
				qcom,sn-vdd-1p8-current = <0x26548>;
				interrupt-parent = <0xac>;
				interrupts = <0x2e 0x00>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active\0nfc_suspend";
				pinctrl-0 = <0x2b8 0x2ba>;
				pinctrl-1 = <0x2b9 0x2bb>;
				status = "disabled";
			};
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x162 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x6a 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xfe>;
			pinctrl-1 = <0xff>;
			dmas = <0xf8 0x00 0x01 0x01 0x40 0x00 0xf8 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x385>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x163 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x6c 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x100>;
			pinctrl-1 = <0x101>;
			dmas = <0xf8 0x00 0x02 0x03 0x40 0x00 0xf8 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x386>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			reg = <0xa88000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x163 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x6c 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x102>;
			pinctrl-1 = <0x103>;
			dmas = <0xf8 0x00 0x02 0x01 0x40 0x00 0xf8 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x387>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x164 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x6e 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x104>;
			pinctrl-1 = <0x105>;
			dmas = <0xf8 0x00 0x03 0x03 0x40 0x00 0xf8 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x388>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x164 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x6e 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x106>;
			pinctrl-1 = <0x107>;
			dmas = <0xf8 0x00 0x03 0x01 0x40 0x00 0xf8 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x389>;
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x165 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x70 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x108>;
			pinctrl-1 = <0x109>;
			dmas = <0xf8 0x00 0x04 0x03 0x40 0x00 0xf8 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xf9>;
			status = "ok";
			phandle = <0x38a>;

			ps5169@28 {
				compatible = "ps5169_driver";
				reg = <0x28>;
				combo,con_sel = <0xac 0x5b 0x00>;
				combo,enable_control = <0x00>;
			};
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x165 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x70 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x10a>;
			pinctrl-1 = <0x10b>;
			dmas = <0xf8 0x00 0x04 0x01 0x40 0x00 0xf8 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x38b>;
		};

		i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x166 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x72 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x10c>;
			pinctrl-1 = <0x10d>;
			dmas = <0xf8 0x00 0x05 0x03 0x40 0x00 0xf8 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xf9>;
			status = "okay";
			phandle = <0x38c>;
			qcom,clk-freq-out = <0x61a80>;

			k250a@23 {
				compatible = "sec_k250a";
				1p8_pvdd-supply = <0x33b>;
				reg = <0x23>;
			};
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			reg = <0xa94000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x166 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x72 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x10e>;
			pinctrl-1 = <0x10f>;
			dmas = <0xf8 0x00 0x05 0x01 0x40 0x00 0xf8 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x38d>;
		};

		i2c@a98000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa98000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x16b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x74 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x110>;
			pinctrl-1 = <0x111>;
			dmas = <0xf8 0x00 0x06 0x03 0x40 0x00 0xf8 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xf9>;
			status = "ok";
			phandle = <0x38e>;

			wacom@56 {
				status = "okay";
				compatible = "wacom,w90xx";
				reg = <0x56>;
				pinctrl-names = "default";
				pinctrl-0 = <0x551 0x552>;
				wacom_avdd-supply = <0x553>;
				wacom,irq-gpio = <0xac 0x33 0x00>;
				wacom,fwe-gpio = <0xac 0x36 0x00>;
				wacom,pdct-gpio = <0xac 0x9b 0x00>;
				wacom,boot_addr = <0x09>;
				wacom,origin = <0x00 0x00>;
				wacom,max_pressure = <0xfff>;
				wacom,max_tilt = <0x3f 0x3f>;
				wacom,max_height = <0xff>;
				wacom,invert = <0x01 0x00 0x01>;
				wacom,fw_path = "wez01_gts8.bin";
				wacom,support_aop_mode = "1";
				wacom,module_ver = <0x02>;
				wacom,table_swap = <0x02>;
				wacom,use_garage;
				wacom,support_cover_noti;
				wacom,support_cover_detection;
				phandle = <0x625>;

				wacom_elec0 {
					spec_ver = <0x01 0x00>;
					max_channel = <0x25 0x17>;
					shift_value = <0x04>;
					xx_ref = <0x00 0xc42 0x00 0xc3b 0x00 0x98a 0x00 0x9cc 0x00 0xa12 0x00 0xa35 0x00 0xa37 0x00 0xa18 0x00 0xa35 0x00 0xa37 0x00 0xa11 0x00 0xa25 0x00 0xa12 0x00 0xa25 0x00 0xa24 0x00 0xa0e 0x00 0xa24 0x00 0x9fb 0x00 0x9f1 0x00 0x9e9 0x00 0xa08 0x00 0xa18 0x00 0xa13 0x00 0xa01 0x00 0xa05 0x00 0x9f5 0x00 0xa20 0x00 0xa3d 0x00 0xa2d 0x00 0xa20 0x00 0xa36 0x00 0x9fa 0x00 0x98a 0x00 0x9ec 0x00 0x9b4 0x00 0xd8f 0x00 0xd90>;
					xy_ref = <0x00 0x176 0x00 0x225 0x00 0x11f 0x00 0x1fb 0x00 0x174 0x00 0x202 0x00 0x18d 0x00 0xf2 0x00 0x117 0x00 0xcc 0x00 0x104 0x00 0x9a 0x00 0xaf 0x00 0xa4 0x00 0xc7 0x00 0xd7 0x00 0xe0 0x00 0xe8 0x00 0xef 0x00 0xe9 0x00 0xe6 0x00 0xe3 0x00 0xe2 0x00 0xd8 0x00 0xea 0x00 0xd7 0x00 0xf9 0x00 0xdf 0x00 0x11a 0x00 0x113 0x00 0x217 0x00 0x123 0x00 0x114 0x00 0xdc 0x00 0x12a 0x00 0x211 0x00 0x1a9>;
					yx_ref = <0x00 0x1f7 0x00 0x221 0x00 0x116 0x00 0xf8 0x00 0x10c 0x00 0xe8 0x00 0xe4 0x00 0xf2 0x00 0xef 0x00 0xef 0x00 0xe0 0x00 0xee 0x00 0xda 0x00 0xeb 0x00 0xeb 0x00 0xf1 0x00 0xe0 0x00 0xd5 0x00 0xb7 0x00 0xce 0x00 0xe7 0x00 0x211 0x00 0x214>;
					yy_ref = <0x00 0x153c 0x00 0x1531 0x00 0x11b0 0x00 0x11d6 0x00 0x11e3 0x00 0x1215 0x00 0x11c2 0x00 0x11b8 0x00 0x1214 0x00 0x11c2 0x00 0x1215 0x00 0x120e 0x00 0x122c 0x00 0x1212 0x00 0x120c 0x00 0x122e 0x00 0x117a 0x00 0x116c 0x00 0x1108 0x00 0x10ae 0x00 0x1094 0x00 0x198b 0x00 0x198e>;
					xx_spec = <0x00 0x1129 0x00 0x1120 0x00 0xd5b 0x00 0xdb7 0x00 0xe19 0x00 0xe4a 0x00 0xe4d 0x00 0xe21 0x00 0xe4a 0x00 0xe4d 0x00 0xe17 0x00 0xe33 0x00 0xe19 0x00 0xe34 0x00 0xe32 0x00 0xe14 0x00 0xe32 0x00 0xdfa 0x00 0xdeb 0x00 0xde0 0x00 0xe0b 0x00 0xe22 0x00 0xe1a 0x00 0xe02 0x00 0xe07 0x00 0xdf0 0x00 0xe2d 0x00 0xe55 0x00 0xe3f 0x00 0xe2c 0x00 0xe4c 0x00 0xdf8 0x00 0xd5b 0x00 0xde4 0x00 0xd96 0x00 0x12fb 0x00 0x12fd>;
					xy_spec = <0x00 0x20c 0x00 0x301 0x00 0x191 0x00 0x2c5 0x00 0x209 0x00 0x2cf 0x00 0x22c 0x00 0x153 0x00 0x187 0x00 0x11d 0x00 0x16d 0x00 0xd8 0x00 0xf5 0x00 0xe6 0x00 0x116 0x00 0x12e 0x00 0x139 0x00 0x144 0x00 0x14f 0x00 0x146 0x00 0x142 0x00 0x13e 0x00 0x13c 0x00 0x12e 0x00 0x148 0x00 0x12d 0x00 0x15d 0x00 0x138 0x00 0x18b 0x00 0x181 0x00 0x2ed 0x00 0x198 0x00 0x182 0x00 0x135 0x00 0x1a1 0x00 0x2e5 0x00 0x254>;
					yx_spec = <0x00 0x2c0 0x00 0x2fb 0x00 0x185 0x00 0x15c 0x00 0x178 0x00 0x144 0x00 0x140 0x00 0x153 0x00 0x14e 0x00 0x14f 0x00 0x139 0x00 0x14d 0x00 0x131 0x00 0x149 0x00 0x149 0x00 0x151 0x00 0x13a 0x00 0x12a 0x00 0x100 0x00 0x121 0x00 0x144 0x00 0x2e4 0x00 0x2e9>;
					yy_spec = <0x00 0x1dba 0x00 0x1dac 0x00 0x18c3 0x00 0x18f9 0x00 0x190b 0x00 0x1951 0x00 0x18dd 0x00 0x18ce 0x00 0x194f 0x00 0x18dc 0x00 0x1950 0x00 0x1947 0x00 0x1971 0x00 0x194c 0x00 0x1944 0x00 0x1973 0x00 0x1877 0x00 0x1864 0x00 0x17d9 0x00 0x175a 0x00 0x1736 0x00 0x23c2 0x00 0x23c6>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					drxx_spec = <0x00 0xe74 0x00 0xe74 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xe74 0x00 0xe74>;
					drxy_spec = <0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068>;
					dryx_spec = <0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068 0x00 0x1068>;
					dryy_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xdac 0x00 0xfa0 0x00 0xfa0>;
					drxy_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
					dryx_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
					xy_ref_edg = <0x00 0x5f 0x00 0x1cd 0x00 0xe7 0x00 0xd7 0x00 0xd6 0x00 0xd7 0x00 0xd0 0x00 0xcb 0x00 0xb8 0x00 0xa4 0x00 0x9a 0x00 0x7a 0x00 0x37 0x00 0x97 0x00 0x8a 0x00 0xb7 0x00 0xca 0x00 0xcf 0x00 0xd1 0x00 0xd2 0x00 0xcc 0x00 0xc6 0x00 0xbb 0x00 0xb7 0x00 0xb4 0x00 0xca 0x00 0xc9 0x00 0xd6 0x00 0xcc 0x00 0xd5 0x00 0xb7 0x00 0x9d 0x00 0x8e 0x00 0x7d 0x00 0xfa 0x00 0x1e5 0x00 0x151>;
					yx_ref_edg = <0x00 0x181 0x00 0x1e3 0x00 0xc3 0x00 0xa4 0x00 0xbf 0x00 0xc6 0x00 0xc3 0x00 0xc6 0x00 0xcd 0x00 0xd3 0x00 0xd2 0x00 0xd1 0x00 0xcf 0x00 0xce 0x00 0xcc 0x00 0xc9 0x00 0xc6 0x00 0xc3 0x00 0xa6 0x00 0xac 0x00 0xc2 0x00 0x1c8 0x00 0x193>;
					xx_spec_self = <0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4>;
					yy_spec_self = <0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8 0x00 0x61a8>;
				};

				wacom_elec1 {
					spec_ver = <0x00 0x02>;
					max_channel = <0x25 0x17>;
					shift_value = <0x04>;
					xx_ref = <0x00 0xcc7 0x00 0xcd7 0x00 0x9e6 0x00 0xa3f 0x00 0xa77 0x00 0xa85 0x00 0xa9e 0x00 0xa7c 0x00 0xa87 0x00 0xaa0 0x00 0xa7c 0x00 0xa93 0x00 0xa77 0x00 0xa86 0x00 0xa98 0x00 0xa80 0x00 0xa82 0x00 0xa62 0x00 0xa6d 0x00 0xa71 0x00 0xa90 0x00 0xaaa 0x00 0xaa8 0x00 0xa5b 0x00 0xa5b 0x00 0xa5a 0x00 0xa98 0x00 0xac7 0x00 0xac8 0x00 0xa9f 0x00 0xab9 0x00 0xa79 0x00 0x9ee 0x00 0xa5a 0x00 0xa1a 0x00 0xe3e 0x00 0xe2b>;
					xy_ref = <0x00 0x18a 0x00 0x24b 0x00 0x138 0x00 0x204 0x00 0x17a 0x00 0x207 0x00 0x19c 0x00 0x10b 0x00 0x126 0x00 0xd8 0x00 0x10c 0x00 0xaf 0x00 0xc6 0x00 0xbd 0x00 0xdf 0x00 0xed 0x00 0xfa 0x00 0xf3 0x00 0x106 0x00 0x101 0x00 0xfe 0x00 0xee 0x00 0xf4 0x00 0xe0 0x00 0x100 0x00 0xef 0x00 0x107 0x00 0xed 0x00 0x136 0x00 0x136 0x00 0x236 0x00 0x13e 0x00 0x128 0x00 0xdc 0x00 0x146 0x00 0x229 0x00 0x1bd>;
					yx_ref = <0x00 0x18f 0x00 0x1ff 0x00 0xaa 0x00 0xb9 0x00 0xd7 0x00 0xd6 0x00 0xd9 0x00 0xd5 0x00 0xe0 0x00 0xda 0x00 0xe9 0x00 0xe8 0x00 0xe3 0x00 0xe7 0x00 0xe1 0x00 0xe4 0x00 0xdc 0x00 0xd7 0x00 0xaf 0x00 0xbe 0x00 0xbe 0x00 0x1dc 0x00 0x1a3>;
					yy_ref = <0x00 0x154d 0x00 0x153a 0x00 0x11d7 0x00 0x11c8 0x00 0x11ff 0x00 0x1232 0x00 0x11c5 0x00 0x11c3 0x00 0x1219 0x00 0x11d2 0x00 0x122c 0x00 0x1223 0x00 0x1240 0x00 0x1227 0x00 0x1236 0x00 0x1249 0x00 0x11a4 0x00 0x1194 0x00 0x1133 0x00 0x10de 0x00 0x10cc 0x00 0x19df 0x00 0x19e6>;
					xx_spec = <0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530>;
					xy_spec = <0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530>;
					yx_spec = <0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530>;
					yy_spec = <0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					drxx_spec = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
					drxy_spec = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
					dryx_spec = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
					dryy_spec = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
					drxy_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
					dryx_spec_edg = <0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30 0x00 0xf1b30>;
					xy_ref_edg = <0x00 0x5f 0x00 0x1da 0x00 0x100 0x00 0xed 0x00 0xe7 0x00 0xf0 0x00 0xed 0x00 0xed 0x00 0xcd 0x00 0xbc 0x00 0xba 0x00 0x85 0x00 0x42 0x00 0xa2 0x00 0x93 0x00 0xbb 0x00 0xe3 0x00 0xd9 0x00 0xe6 0x00 0xe2 0x00 0xdb 0x00 0xda 0x00 0xcb 0x00 0xc7 0x00 0xc6 0x00 0xdf 0x00 0xdf 0x00 0xe8 0x00 0xd9 0x00 0xdd 0x00 0xc2 0x00 0xba 0x00 0xaa 0x00 0x76 0x00 0x10e 0x00 0x1fa 0x00 0x16a>;
					yx_ref_edg = <0x00 0x18f 0x00 0x1ff 0x00 0xaa 0x00 0xb9 0x00 0xd7 0x00 0xd6 0x00 0xd9 0x00 0xd5 0x00 0xe0 0x00 0xda 0x00 0xe9 0x00 0xe8 0x00 0xe3 0x00 0xe7 0x00 0xe1 0x00 0xe4 0x00 0xdc 0x00 0xd7 0x00 0xaf 0x00 0xbe 0x00 0xbe 0x00 0x1dc 0x00 0x1a3>;
					xx_spec_self = <0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530>;
					yy_spec_self = <0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530 0x00 0x7530>;
				};
			};
		};

		spi@a98000 {
			compatible = "qcom,spi-geni";
			reg = <0xa98000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x16b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x74 0x42 0x88 0x42 0x89>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x112>;
			pinctrl-1 = <0x113>;
			dmas = <0xf8 0x00 0x06 0x01 0x40 0x00 0xf8 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xf9>;
			status = "disabled";
			phandle = <0x38f>;
		};

		qcom,qupv3_2_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x03>;
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			interconnects = <0xd4 0x2a 0xd4 0x241 0xd5 0x0f 0xaa 0x235 0x29 0x0b 0x2a 0x200>;
			iommus = <0xa4 0x483 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0x117>;
		};

		qcom,gpi-dma@800000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0xa4 0x496 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0x24c 0x04 0x00 0x24d 0x04 0x00 0x24e 0x04 0x00 0x24f 0x04 0x00 0x250 0x04 0x00 0x251 0x04 0x00 0x252 0x04 0x00 0x253 0x04 0x00 0x254 0x04 0x00 0x255 0x04 0x00 0x256 0x04 0x00 0x257 0x04>;
			qcom,gpii-mask = <0x3f>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0x116>;
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x175 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x78 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x114>;
			pinctrl-1 = <0x115>;
			dmas = <0x116 0x00 0x00 0x03 0x40 0x00 0x116 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x390>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			reg = <0x880000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x175 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x78 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x118>;
			pinctrl-1 = <0x119>;
			dmas = <0x116 0x00 0x00 0x01 0x40 0x00 0x116 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x391>;
		};

		i3c-master@880000 {
			compatible = "qcom,geni-i3c";
			reg = <0x880000 0x4000 0xecb0000 0x10000>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x78 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep\0disable";
			pinctrl-0 = <0x11a>;
			pinctrl-1 = <0x11b>;
			pinctrl-2 = <0x11c>;
			interrupts-extended = <0x01 0x00 0x175 0x04 0x23 0x23 0x04 0x23 0x22 0x04>;
			#address-cells = <0x03>;
			#size-cells = <0x00>;
			qcom,ibi-ctrl-id = <0x0f>;
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x392>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x247 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x7a 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x11d>;
			pinctrl-1 = <0x11e>;
			dmas = <0x116 0x00 0x01 0x03 0x40 0x00 0x116 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x393>;
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			reg = <0x884000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x247 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x7a 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x11f>;
			pinctrl-1 = <0x120>;
			dmas = <0x116 0x00 0x01 0x01 0x40 0x00 0x116 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x394>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x248 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x7c 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x121>;
			pinctrl-1 = <0x122>;
			dmas = <0x116 0x00 0x02 0x03 0x40 0x00 0x116 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x395>;
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			reg = <0x888000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x248 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x7c 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x123>;
			pinctrl-1 = <0x124>;
			dmas = <0x116 0x00 0x02 0x01 0x40 0x00 0x116 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x396>;
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x249 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x7e 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x125>;
			pinctrl-1 = <0x126>;
			dmas = <0x116 0x00 0x03 0x03 0x40 0x00 0x116 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x117>;
			status = "ok";
			phandle = <0x397>;
			samsung,reset-before-trans;
			samsung,stop-after-trans;

			stm32@2a {
				status = "ok";
				compatible = "stm,stm32_pogo";
				reg = <0x2a>;
				pinctrl-names = "default";
				pinctrl-0 = <0x54c 0x54d 0x54e 0x54f>;
				stm32_vddo-supply = <0x550>;
				stm32,irq_gpio = <0xac 0x47 0x00>;
				stm32,irq_conn = <0xac 0x3b 0x00>;
				stm32,irq_type = <0x2008>;
				stm32,irq_conn_type = <0x2003>;
				stm32,mcu_swclk = <0xac 0x63 0x00>;
				stm32,mcu_nrst = <0xac 0x61 0x00>;
				stm32,sda_gpio = <0xac 0x44 0x00>;
				stm32,scl_gpio = <0xac 0x45 0x00>;
				stm32,fw_name = "keyboard_stm/stm32_gts8.bin";
				qcom,msm-bus,name = "sec,keyboard";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x200 0x00 0x00 0x01 0x200 0x00 0x3e12a0>;
				stm32,model_name = "EF-DT870\0EF-DT630";
				stm32,fota_fw_path = [00];
				phandle = <0x624>;
			};
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			reg = <0x88c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x249 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x7e 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x127>;
			pinctrl-1 = <0x128>;
			dmas = <0x116 0x00 0x03 0x01 0x40 0x00 0x116 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x398>;
		};

		i2c@890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x24a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x80 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x129>;
			pinctrl-1 = <0x12a>;
			dmas = <0x116 0x00 0x04 0x03 0x40 0x00 0x116 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x399>;
		};

		spi@890000 {
			compatible = "qcom,spi-geni";
			reg = <0x890000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x24a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x80 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x12b>;
			pinctrl-1 = <0x12c>;
			dmas = <0x116 0x00 0x04 0x01 0x40 0x00 0x116 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x39a>;
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x24b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x82 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x12d>;
			pinctrl-1 = <0x12e>;
			dmas = <0x116 0x00 0x05 0x03 0x40 0x00 0x116 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x39b>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			reg = <0x894000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x24b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x82 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x12f>;
			pinctrl-1 = <0x130>;
			dmas = <0x116 0x00 0x05 0x01 0x40 0x00 0x116 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x39c>;
		};

		i2c@898000 {
			compatible = "qcom,i2c-geni";
			reg = <0x898000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x243 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x84 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x131>;
			pinctrl-1 = <0x132>;
			dmas = <0x116 0x00 0x06 0x03 0x40 0x00 0x116 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x39d>;
		};

		spi@898000 {
			compatible = "qcom,spi-geni";
			reg = <0x898000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x243 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x84 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x133>;
			pinctrl-1 = <0x134>;
			dmas = <0x116 0x00 0x06 0x01 0x40 0x00 0x116 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x117>;
			status = "disabled";
			phandle = <0x39e>;
		};

		qcom,qup_uart@894000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <0x01 0x00 0x24b 0x04 0xac 0x4f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x82 0x42 0x8a 0x42 0x8b>;
			pinctrl-names = "default\0active\0sleep\0shutdown";
			pinctrl-0 = <0x135 0x136 0x137>;
			pinctrl-1 = <0x138 0x139 0x13a 0x13b>;
			pinctrl-2 = <0x138 0x139 0x13a 0x13c>;
			pinctrl-3 = <0x135 0x136 0x137>;
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x117>;
			status = "ok";
			phandle = <0x39f>;
		};

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500\0qcom,adreno-smmu";
			reg = <0x3da0000 0x40000 0x3de6000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <0x15>;
			qcom,num-smr-override = <0x18>;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x13d>;
			clocks = <0x5a 0x04 0x5a 0x16 0x5a 0x12 0x42 0x2d 0x42 0x2e 0x5a 0x00>;
			clock-names = "gpu_cc_cx_gmu\0gpu_cc_hub_cx_int\0gpu_cc_hlos1_vote_gpu_smmu\0gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb";
			qcom,actlr = <0x00 0x3ff 0x32b 0x400 0x3ff 0x32b>;
			interrupts = <0x00 0x2a1 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04 0x00 0x1a6 0x04 0x00 0x1dc 0x04 0x00 0x23e 0x04 0x00 0x23f 0x04 0x00 0x240 0x04 0x00 0x241 0x04 0x00 0x293 0x04 0x00 0x295 0x04 0x00 0x298 0x04 0x00 0x299 0x04 0x00 0x29a 0x04 0x00 0x29c 0x04 0x00 0x29d 0x04 0x00 0x2bb 0x04 0x00 0x2bc 0x04>;
			phandle = <0x13f>;

			gfx_0_tbu@3de9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3de9000 0x1000 0x3de6200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x3a0>;
			};

			gfx_1_tbu@3ded000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3ded000 0x1000 0x3de6208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x3a1>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x151ce000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,context-fault-retry;
			qcom,num-context-banks-override = <0x4e>;
			qcom,num-smr-override = <0x78>;
			qcom,handoff-smrs = <0x03>;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			interrupts = <0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x19c 0x04 0x00 0x1a5 0x04 0x00 0x2c3 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04 0x00 0x2b5 0x04 0x00 0x2b6 0x04 0x00 0x2b7 0x04 0x00 0x2b8 0x04 0x00 0x2b9 0x04>;
			qcom,actlr = <0x01 0x24e0 0x01 0x01 0xce0 0x01 0x01 0x1420 0x303 0x02 0x3420 0x303 0x04 0x3560 0x303 0x05 0x3420 0x303 0x06 0x3560 0x303 0x07 0x3560 0x303 0x08 0x3560 0x303 0x09 0x3560 0x303 0x0c 0x3560 0x303 0x0d 0x3560 0x303 0x0e 0x3560 0x303 0x0f 0x3560 0x303 0x121 0x2c80 0x01 0x165 0x2400 0x303 0x800 0x460 0x01 0x880 0x400 0x01 0x1000 0x400 0x303 0x1003 0x2520 0x303 0x100a 0x400 0x303 0x100b 0x420 0x303 0x2000 0x420 0x01 0x2002 0x500 0x01 0x2003 0x560 0x303 0x2040 0x420 0x01 0x2042 0x1520 0x303 0x206b 0x1500 0x303 0x2080 0x400 0x01 0x20a0 0x400 0x01 0x20c0 0x400 0x01 0x20e0 0x400 0x01 0x2100 0x420 0x01 0x2101 0x400 0x01 0x2161 0x400 0x303 0x2180 0x400 0x103 0x2181 0x404 0x103 0x2182 0x400 0x103 0x2183 0x400 0x103 0x2184 0x400 0x103 0x2187 0x400 0x103 0x2800 0x402 0x01 0x2801 0x00 0x01 0x2803 0x00 0x01 0x2806 0x400 0x01 0x2c01 0x00 0x01 0x2c03 0x00 0x01>;
			phandle = <0xa4>;

			anoc_1_tbu@151d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d1000 0x1000 0x151ce200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				qcom,micro-idle;
				phandle = <0x3a2>;
			};

			anoc_2_tbu@151d5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d5000 0x1000 0x151ce208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,micro-idle;
				phandle = <0x3a3>;
			};

			cam_0_tbu@151d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d9000 0x1000 0x151ce210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,micro-idle;
				phandle = <0x3a4>;
			};

			cam_1_tbu@151dd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151dd000 0x1000 0x151ce218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,micro-idle;
				phandle = <0x3a5>;
			};

			compute_1_tbu@151e1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e1000 0x1000 0x151ce220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,micro-idle;
				phandle = <0x3a6>;
			};

			compute_0_tbu@151e5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e5000 0x1000 0x151ce228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,micro-idle;
				phandle = <0x3a7>;
			};

			lpass_tbu@151e9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e9000 0x1000 0x151ce230 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,micro-idle;
				phandle = <0x3a8>;
			};

			pcie_tbu@151ed000 {
				status = "disabled";
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151ed000 0x1000 0x151ce238 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				qcom,micro-idle;
				phandle = <0x3a9>;
			};

			sf_0_tbu@151f1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f1000 0x1000 0x151ce240 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,micro-idle;
				phandle = <0x3aa>;
			};

			sf_1_tbu@151f5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f5000 0x1000 0x151ce248 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2400 0x400>;
				qcom,micro-idle;
				phandle = <0x3ab>;
			};

			mdp_0_tbu@151f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f9000 0x1000 0x151ce250 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2800 0x400>;
				qcom,micro-idle;
				phandle = <0x3ac>;
			};

			mdp_1_tbu@151fd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151fd000 0x1000 0x151ce258 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2c00 0x400>;
				qcom,micro-idle;
				phandle = <0x3ad>;
			};
		};

		dma_dev@0x0 {
			compatible = "qcom,iommu-dma";
			memory-region = <0x13e>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0xa4 0x7e0 0x00>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0xa4 0x7e0 0x00>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0xa4 0x7e0 0x00>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0xa4 0x7e1 0x00>;
				dma-coherent;
			};

			usecase4_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0xa4 0x7e0 0x00>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-vmid = <0x0a>;
			};

			usecase5_kgsl {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x13f 0x07 0x400>;
			};

			usecase6_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x13f 0x407 0x400>;
				dma-coherent;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x2e>;
			interrupts = <0x03 0x02 0x01>;
			mboxes = <0x2e 0x03 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2d>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2c>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x259>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x25a>;
			};
		};

		qcom,smp2p-dsps {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1e1 0x1ae>;
			interrupt-parent = <0x2e>;
			interrupts = <0x04 0x02 0x01>;
			mboxes = <0x2e 0x04 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x03>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x37>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x36>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xae>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xaf>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x2e>;
			interrupts = <0x06 0x02 0x01>;
			mboxes = <0x2e 0x06 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x34>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x33>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x25b>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x25c>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x2e>;
			interrupts = <0x02 0x02 0x01>;
			mboxes = <0x2e 0x02 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x3e>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x3d>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xd2>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xd3>;
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			USB3_GDSC-supply = <0x4c>;
			clocks = <0x42 0xa9 0x42 0x14 0x42 0x0c 0x42 0xab 0x42 0xae 0x42 0xaf>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			resets = <0x42 0x1a>;
			reset-names = "core_reset";
			interrupts-extended = <0x23 0x0e 0x01 0x01 0x00 0x82 0x04 0x23 0x11 0x04 0x23 0x0f 0x01>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,pm-qos-latency = <0x02>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			interconnects = <0xa9 0x3a 0x2a 0x200 0xa9 0x3a 0xab 0x210 0xaa 0x02 0xab 0x22a>;
			extcon = <0x140>;
			phandle = <0x3ae>;
			usb-role-switch;
			samsung,cc_dir = <0xac 0x5b 0x00>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xd93c>;
				iommus = <0xa4 0x00 0x00>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				dma-coherent;
				interrupts = <0x00 0x85 0x04>;
				usb-phy = <0x141 0x142>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis_u2_susphy_quirk;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				dr_mode = "otg";
				maximum-speed = "super-speed";
				usb-role-switch;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x18000>;
				interrupts = <0x00 0x84 0x04>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x10064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};

			port {

				endpoint {
					remote-endpoint = <0x51a>;
					phandle = <0x51b>;
				};
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x114 0x88e2000 0x04>;
			reg-names = "hsusb_phy_base\0eud_enable_reg";
			vdd-supply = <0x143>;
			vdda18-supply = <0x144>;
			vdda33-supply = <0x145>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x27 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x42 0x15>;
			reset-names = "phy_reset";
			phandle = <0x141>;
			qcom,param-override-seq = <0xe3 0x6c 0x0f 0x70 0x1f 0x74 0x03 0x78>;
			qcom,param-host-override-seq = <0xe7 0x6c 0x0b 0x70 0x2f 0x74 0x03 0x78>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x146>;
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x147>;
			clocks = <0x42 0xb0 0x42 0xb3 0x42 0xb4 0x42 0x07 0x27 0x00 0x42 0xb2>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0com_aux_clk";
			resets = <0x42 0x1b 0x42 0x1d>;
			reset-names = "global_phy_reset\0phy_reset";
			pinctrl-names = "default";
			pinctrl-0 = <0x148>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1c8c>;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0xde 0x00 0x1034 0x07 0x00 0x1050 0x0a 0x00 0x1060 0x20 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x1a 0x00 0x10a4 0x04 0x00 0x10ac 0x14 0x00 0x10b0 0x34 0x00 0x10b4 0x34 0x00 0x10b8 0x82 0x00 0x10bc 0x82 0x00 0x10c4 0x82 0x00 0x10cc 0xab 0x00 0x10d0 0xea 0x00 0x10d4 0x02 0x00 0x10d8 0xab 0x00 0x10dc 0xea 0x00 0x10e0 0x02 0x00 0x110c 0x02 0x00 0x1110 0x24 0x00 0x1118 0x24 0x00 0x111c 0x02 0x00 0x1158 0x01 0x00 0x116c 0x08 0x00 0x11ac 0xca 0x00 0x11b0 0x1e 0x00 0x11b4 0xca 0x00 0x11b8 0x1e 0x00 0x11bc 0x11 0x00 0x1234 0x00 0x00 0x1238 0x00 0x00 0x123c 0x16 0x00 0x1240 0x0e 0x00 0x1284 0x35 0x00 0x1290 0x7f 0x00 0x1294 0x3f 0x00 0x12a4 0x12 0x00 0x12e4 0x21 0x00 0x1408 0x0a 0x00 0x1414 0x05 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x08 0x00 0x1450 0x08 0x00 0x1454 0x00 0x00 0x1458 0x04 0x00 0x14d4 0x54 0x00 0x14d8 0x0f 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0xc0 0x00 0x14fc 0x00 0x00 0x1510 0x47 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x155c 0xbb 0x00 0x1560 0x7b 0x00 0x1564 0xbb 0x00 0x1568 0x3d 0x00 0x156c 0xdb 0x00 0x1570 0x5b 0x00 0x1574 0x1b 0x00 0x1578 0xd2 0x00 0x157c 0x13 0x00 0x1580 0xa9 0x00 0x15a0 0x04 0x00 0x15a4 0x38 0x00 0x1460 0xa0 0x00 0x15a8 0x0c 0x00 0x14dc 0x00 0x00 0x15b0 0x10 0x00 0x1634 0x00 0x00 0x1638 0x00 0x00 0x163c 0x16 0x00 0x1640 0x0e 0x00 0x1684 0x35 0x00 0x1690 0x7f 0x00 0x1694 0x3f 0x00 0x16a4 0x12 0x00 0x16e4 0x21 0x00 0x1814 0x05 0x00 0x1808 0x0a 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x08 0x00 0x1850 0x08 0x00 0x1854 0x00 0x00 0x1858 0x04 0x00 0x18d4 0x54 0x00 0x18d8 0x0f 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0xc0 0x00 0x18fc 0x00 0x00 0x1910 0x47 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x195c 0xbb 0x00 0x1960 0x7b 0x00 0x1964 0xbb 0x00 0x1968 0x3c 0x00 0x196c 0xdb 0x00 0x1970 0x5b 0x00 0x1974 0x1b 0x00 0x1978 0xd2 0x00 0x197c 0x13 0x00 0x1980 0xa9 0x00 0x19a0 0x04 0x00 0x19a4 0x38 0x00 0x1860 0xa0 0x00 0x19a8 0x0c 0x00 0x18dc 0x00 0x00 0x19b0 0x10 0x00 0x1cc4 0xc4 0x00 0x1cc8 0x89 0x00 0x1ccc 0x20 0x00 0x1cd8 0x13 0x00 0x1cdc 0x21 0x00 0x1d88 0xaa 0x00 0x1db0 0x0a 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1dd0 0x0c 0x00 0x1ddc 0x4b 0x00 0x1dec 0x10 0x00 0x1f18 0xf8 0x00 0x1f3c 0x07 0x00 0xffffffff 0xffffffff 0x00>;
			phandle = <0x142>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0xa4 0x180f 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x08>;
			atid = <0x22>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x181>;
					};
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;
			atid = <0x28>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x184>;
					};
				};
			};
		};

		tpdm_lpass_lpi {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			atid = <0x1a>;
			phandle = <0x3af>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x186>;
					};
				};
			};
		};

		lpass_stm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			qcom,dummy-source;
			atid = <0x19>;
			phandle = <0x3b0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x185>;
					};
				};
			};
		};

		sensor_stm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-sensor-stm";
			qcom,dummy-source;
			atid = <0x17>;
			phandle = <0x3b1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x182>;
					};
				};
			};
		};

		tpdm@10b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3b2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x211>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3b3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x212>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3b4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x213>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3b5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x214>;
					};
				};
			};
		};

		tpdm@10844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			atid = <0x4e>;
			phandle = <0x3b6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x190>;
					};
				};
			};
		};

		tpdm@10d20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch02";
			atid = <0x4e>;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x19f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x192>;
					};
				};
			};
		};

		tpdm@10d30000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d30000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ddr-ch13";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1a1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x154>;
						phandle = <0x194>;
					};
				};
			};
		};

		tpdm@10d00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ddr";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1a3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x19c>;
					};
				};
			};
		};

		tpdm@10d01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			status = "disabled";
			coresight-name = "coresight-tpdm-shrm";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1a5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x156>;
						phandle = <0x19b>;
					};
				};
			};
		};

		tpdm@10830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10830000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-video";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1b7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x18a>;
					};
				};
			};
		};

		tpdm@10c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c60000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1b9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x158>;
						phandle = <0x18d>;
					};
				};
			};
		};

		tpdm@10c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c08000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-mm";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1bb>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x18e>;
					};
				};
			};
		};

		tpdm@10c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-rdpm";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1bd>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x1b4>;
					};
				};
			};
		};

		tpdm@10c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c39000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-rdpm-mx";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1bf>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x1b5>;
					};
				};
			};
		};

		tpdm@10980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			atid = <0x4e>;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x1ad>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x1a9>;
					};
				};
			};
		};

		tpdm_turing_llm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			qcom,dummy-source;
			atid = <0x4e>;
			phandle = <0x1af>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15d>;
						phandle = <0x1aa>;
					};
				};
			};
		};

		tpdm@10900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-gpu";
			atid = <0x4e>;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3b7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15e>;
						phandle = <0x188>;
					};
				};
			};
		};

		tpdm@10841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			atid = <0x4e>;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3b8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x1ee>;
					};
				};
			};
		};

		tpdm@109d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3b9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x160>;
						phandle = <0x1f2>;
					};
				};
			};
		};

		tpdm@1082c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3ba>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x161>;
						phandle = <0x1fb>;
					};
				};
			};
		};

		tpdm@10840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-vsense";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3bb>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x162>;
						phandle = <0x1f0>;
					};
				};
			};
		};

		tpdm@10c22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ipa";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3bc>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x163>;
						phandle = <0x1ef>;
					};
				};
			};
		};

		tpdm@10850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10850000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3bd>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x164>;
						phandle = <0x1fa>;
					};
				};
			};
		};

		tpdm@10c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3be>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x165>;
						phandle = <0x1f1>;
					};
				};
			};
		};

		tpdm@10c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3bf>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x166>;
						phandle = <0x1f3>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3c0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x167>;
						phandle = <0x215>;
					};
				};
			};
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			qcom,dummy-source;
			atid = <0x7d>;
			phandle = <0x3c1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x168>;
						phandle = <0x204>;
					};
				};
			};
		};

		tpdm@1000f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x41>;
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3c2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x169>;
						phandle = <0x201>;
					};
				};
			};
		};

		stm@10002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";
			atid = <0x10>;
			coresight-name = "coresight-stm";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3c3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16a>;
						phandle = <0x205>;
					};
				};
			};
		};

		tpdm@10003000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x41>;
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3c4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16b>;
						phandle = <0x202>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;
			atid = <0x26 0x27>;
			phandle = <0x3c5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16c>;
						phandle = <0x1a7>;
					};
				};
			};
		};

		tpdm@10880000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10880000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x46>;
			coresight-name = "coresight-tpdm-spss";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3c6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16d>;
						phandle = <0x16f>;
					};
				};
			};
		};

		tpda@10882000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10882000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-spss";
			status = "disabled";
			qcom,tpda-atid = <0x46>;
			qcom,cmb-elem-size = <0x00 0x20>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3c7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16e>;
						phandle = <0x1b1>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x16f>;
						phandle = <0x16d>;
					};
				};
			};
		};

		tpdm@109c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4b>;
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3c8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x170>;
						phandle = <0x1c1>;
					};
				};
			};
		};

		tpdm@10ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x61>;
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3c9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x171>;
						phandle = <0x1cc>;
					};
				};
			};
		};

		tpdm@138a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138a0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3ca>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x172>;
						phandle = <0x1de>;
					};
				};
			};
		};

		tpdm@138b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138b0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3cb>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x173>;
						phandle = <0x1df>;
					};
				};
			};
		};

		tpdm@138c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138c0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-apss-llm";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3cc>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x174>;
						phandle = <0x1e1>;
					};
				};
			};
		};

		tpdm@13860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13860000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3cd>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x175>;
						phandle = <0x1e0>;
					};
				};
			};
		};

		tpdm@13861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13861000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3ce>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x176>;
						phandle = <0x1e2>;
					};
				};
			};
		};

		tpdm@10800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x43>;
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3cf>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x177>;
						phandle = <0x1d2>;
					};
				};
			};
		};

		tpdm@10801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10801000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			atid = <0x43>;
			coresight-name = "coresight-tpdm-modem-1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3d0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x178>;
						phandle = <0x1d3>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;
			atid = <0x24 0x25>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x179>;
						phandle = <0x1d5>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0x0b>;
			atid = <0x27>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17a>;
						phandle = <0x1da>;
					};
				};
			};
		};

		modem_diag {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			atid = <0x32>;
			phandle = <0x3d1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x1d8>;
					};
				};
			};
		};

		tpdm@10c21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c21000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			atid = <0x61>;
			coresight-name = "coresight-tpdm-sdcc-2";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3d2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17c>;
						phandle = <0x1cb>;
					};
				};
			};
		};

		tpdm@10c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			atid = <0x4b>;
			coresight-name = "coresight-tpdm-sdcc-4";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3d3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x1c0>;
					};
				};
			};
		};

		tpdm@10cc9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-prng";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3d4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x1c6>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-0";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3d5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x1c5>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-1";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3d6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x1c7>;
					};
				};
			};
		};

		funnel@10b24000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ssc";
			phandle = <0x3d7>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x181>;
						phandle = <0x149>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x182>;
						phandle = <0x14d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x217>;
					};
				};
			};
		};

		funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x3d8>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x184>;
						phandle = <0x14a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x14c>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x186>;
						phandle = <0x14b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x218>;
					};
				};
			};
		};

		funnel@10902000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx_dl";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3d9>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x188>;
						phandle = <0x15e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x1ec>;
					};
				};
			};
		};

		funnel@10832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-video";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3da>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x157>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x18c>;
					};
				};
			};
		};

		funnel@10c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c0b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-multimedia";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3db>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x18b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x158>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0x159>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18f>;
						phandle = <0x1b3>;
					};
				};
			};
		};

		funnel@10846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3dc>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x190>;
						phandle = <0x152>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x191>;
						phandle = <0x1f5>;
					};
				};
			};
		};

		funnel@10d22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_ch02";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3dd>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x192>;
						phandle = <0x153>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x193>;
						phandle = <0x19a>;
					};
				};
			};
		};

		funnel@10d32000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d32000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_ch13";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3de>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x194>;
						phandle = <0x154>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x195>;
						phandle = <0x199>;
					};
				};
			};
		};

		gladiator {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-gladiator";
			qcom,dummy-source;
			atid = <0x60>;
			phandle = <0x3df>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x196>;
						phandle = <0x197>;
					};
				};
			};
		};

		funnel@10d0f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d0f000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_dl1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e0>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x197>;
						phandle = <0x196>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x198>;
						phandle = <0x19d>;
					};
				};
			};
		};

		funnel@10d05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_dl0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e1>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x199>;
						phandle = <0x195>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x19a>;
						phandle = <0x193>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x19b>;
						phandle = <0x156>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x19c>;
						phandle = <0x155>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x19d>;
						phandle = <0x198>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x19e>;
						source = <0x19f>;
						phandle = <0x1f4>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a0>;
						source = <0x1a1>;
						phandle = <0x1f7>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1a2>;
						source = <0x1a3>;
						phandle = <0x1f6>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1a4>;
						source = <0x1a5>;
						phandle = <0x1f9>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1a6>;
						phandle = <0x1fe>;
					};
				};
			};
		};

		funnel@10986000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10986000 0x1000 0x10985000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-turing_dup";
			qcom,duplicate-funnel;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e2>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1a7>;
						phandle = <0x16c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x1ab>;
					};
				};
			};
		};

		funnel@10985000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10985000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e3>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a9>;
						phandle = <0x15c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1aa>;
						phandle = <0x15d>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1a8>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ac>;
						source = <0x1ad>;
						phandle = <0x1ea>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1ae>;
						source = <0x1af>;
						phandle = <0x1ed>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x1ff>;
					};
				};
			};
		};

		funnel@10883000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10883000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-spss";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e4>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b1>;
						phandle = <0x16e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b2>;
						phandle = <0x1cf>;
					};
				};
			};
		};

		funnel@10c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_west";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e5>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x18f>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x15a>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1b5>;
						phandle = <0x15b>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b6>;
						source = <0x1b7>;
						phandle = <0x1f8>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b8>;
						source = <0x1b9>;
						phandle = <0x1e7>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1ba>;
						source = <0x1bb>;
						phandle = <0x1e9>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1bc>;
						source = <0x1bd>;
						phandle = <0x1e8>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1be>;
						source = <0x1bf>;
						phandle = <0x1eb>;
					};
				};
			};
		};

		tpda@109c1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x109c1000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4b>;
			qcom,dsb-elem-size = <0x02 0x20>;
			qcom,cmb-elem-size = <0x01 0x20>;
			coresight-name = "coresight-tpda-dl_south";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e6>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1c0>;
						phandle = <0x17d>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1c1>;
						phandle = <0x170>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x1c3>;
					};
				};
			};
		};

		funnel@109c2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x109c2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_south";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e7>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c3>;
						phandle = <0x1c2>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c4>;
						phandle = <0x208>;
					};
				};
			};
		};

		tpda@10cc7000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10cc7000 0x1000>;
			reg-names = "tpda-base";
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x02 0x20>;
			qcom,tpda-atid = <0x55>;
			status = "disabled";
			coresight-name = "coresight-tpda-tmess";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e8>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1c5>;
						phandle = <0x17f>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c6>;
						phandle = <0x17e>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1c7>;
						phandle = <0x180>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x1c9>;
					};
				};
			};
		};

		funnel@10cc8000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10cc8000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-tmess";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3e9>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1c8>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ca>;
						phandle = <0x1d0>;
					};
				};
			};
		};

		tpda@10ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10ac1000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x61>;
			qcom,dsb-elem-size = <0x02 0x20>;
			qcom,cmb-elem-size = <0x01 0x20>;
			coresight-name = "coresight-tpda-dl_north";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3ea>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x17c>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1cc>;
						phandle = <0x171>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1cd>;
						phandle = <0x1ce>;
					};
				};
			};
		};

		funnel@10ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10ac2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_north";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3eb>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ce>;
						phandle = <0x1cd>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1cf>;
						phandle = <0x1b2>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1d0>;
						phandle = <0x1ca>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d1>;
						phandle = <0x209>;
					};
				};
			};
		};

		tpda@10803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			coresight-name = "coresight-tpda-modem";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3ec>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1d2>;
						phandle = <0x177>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1d3>;
						phandle = <0x178>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d4>;
						phandle = <0x1db>;
					};
				};
			};
		};

		funnel@1080d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-modem_q6_dup";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x3ed>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1d5>;
						phandle = <0x179>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d6>;
						phandle = <0x1d7>;
					};
				};
			};
		};

		funnel@1080c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_q6";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3ee>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1d7>;
						phandle = <0x1d6>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1d8>;
						phandle = <0x17b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d9>;
						phandle = <0x1dc>;
					};
				};
			};
		};

		funnel@10804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3ef>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1da>;
						phandle = <0x17a>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1db>;
						phandle = <0x1d4>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1dc>;
						phandle = <0x1d9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1dd>;
						phandle = <0x20b>;
					};
				};
			};
		};

		tpda@13863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x13863000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x02 0x20 0x04 0x20>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x03 0x40>;
			coresight-name = "coresight-tpda-apss";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f0>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1de>;
						phandle = <0x172>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1df>;
						phandle = <0x173>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1e0>;
						phandle = <0x175>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1e1>;
						phandle = <0x174>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1e2>;
						phandle = <0x176>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1e3>;
						phandle = <0x1e5>;
					};
				};
			};
		};

		funnel@13810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x13810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f1>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e4>;
						phandle = <0x233>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1e5>;
						phandle = <0x1e3>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1e6>;
						phandle = <0x20a>;
					};
				};
			};
		};

		tpda@10c2e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c2e000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4e>;
			qcom,dsb-elem-size = <0x05 0x20 0x06 0x20 0x07 0x20 0x09 0x20 0x0a 0x20 0x0c 0x20 0x0f 0x20 0x11 0x20 0x14 0x20 0x15 0x20 0x19 0x20 0x1a 0x20>;
			qcom,cmb-elem-size = <0x07 0x20 0x08 0x20 0x0a 0x20 0x0d 0x20 0x0e 0x40 0x10 0x20 0x13 0x40 0x16 0x20 0x17 0x20 0x19 0x40 0x1b 0x40>;
			coresight-name = "coresight-tpda-dl_center";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f2>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@a {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x1e7>;
						phandle = <0x1b8>;
					};
				};

				port@d {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0x1e8>;
						phandle = <0x1bc>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x1e9>;
						phandle = <0x1ba>;
					};
				};

				port@f {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x1ea>;
						phandle = <0x1ac>;
					};
				};

				port@e {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0x1eb>;
						phandle = <0x1be>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						remote-endpoint = <0x1ec>;
						phandle = <0x189>;
					};
				};

				port@10 {
					reg = <0x10>;

					endpoint {
						remote-endpoint = <0x1ed>;
						phandle = <0x1ae>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x1ee>;
						phandle = <0x15f>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0x1ef>;
						phandle = <0x163>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0x1f0>;
						phandle = <0x162>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x1f1>;
						phandle = <0x165>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x1f2>;
						phandle = <0x160>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x1f3>;
						phandle = <0x166>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1f4>;
						phandle = <0x19e>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1f5>;
						phandle = <0x191>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1f6>;
						phandle = <0x1a2>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1f7>;
						phandle = <0x1a0>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x1f8>;
						phandle = <0x1b6>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x1f9>;
						phandle = <0x1a4>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x1fa>;
						phandle = <0x164>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x1fb>;
						phandle = <0x161>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1fc>;
						phandle = <0x1fd>;
					};
				};
			};
		};

		funnel@10c2f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c2f000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_center";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f3>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1fd>;
						phandle = <0x1fc>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1fe>;
						phandle = <0x1a6>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1ff>;
						phandle = <0x1b0>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x200>;
						phandle = <0x20c>;
					};
				};
			};
		};

		tpda@10004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x41>;
			coresight-name = "coresight-tpda-qdss";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f4>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x201>;
						phandle = <0x169>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x202>;
						phandle = <0x16b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x203>;
						phandle = <0x206>;
					};
				};
			};
		};

		funnel@10041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f5>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x204>;
						phandle = <0x168>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x205>;
						phandle = <0x16a>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x206>;
						phandle = <0x203>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x207>;
						phandle = <0x20f>;
					};
				};
			};
		};

		funnel@10042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f6>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x208>;
						phandle = <0x1c4>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x209>;
						phandle = <0x1d1>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x20a>;
						phandle = <0x1e6>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x20b>;
						phandle = <0x1dd>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x20c>;
						phandle = <0x200>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x20d>;
						phandle = <0x20e>;
					};
				};
			};
		};

		funnel@10045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qdss";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f7>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x20e>;
						phandle = <0x20d>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x20f>;
						phandle = <0x207>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x210>;
						phandle = <0x219>;
					};
				};
			};
		};

		tpda@10b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-aoss";
			qcom,tpda-atid = <0x47>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			qcom,dsb-elem-size = <0x04 0x20>;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f8>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x211>;
						phandle = <0x14e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x212>;
						phandle = <0x14f>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x213>;
						phandle = <0x150>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x214>;
						phandle = <0x151>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x215>;
						phandle = <0x167>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x216>;
						phandle = <0x21a>;
					};
				};
			};
		};

		funnel@10b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-aoss";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3f9>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x217>;
						phandle = <0x183>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x218>;
						phandle = <0x187>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x219>;
						phandle = <0x210>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x21a>;
						phandle = <0x216>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x21b>;
						phandle = <0x21d>;
					};
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x3fa>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x21c>;
						phandle = <0x221>;
					};
				};
			};
		};

		tmc@10b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3fb>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x21d>;
						phandle = <0x21b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x21e>;
						phandle = <0x21f>;
					};
				};
			};
		};

		replicator@10b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_swao";
			qcom,replicator-loses-context;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3fc>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x21f>;
						phandle = <0x21e>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x220>;
						phandle = <0x222>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x221>;
						phandle = <0x21c>;
					};
				};
			};
		};

		replicator@10046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_qdss";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3fd>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x222>;
						phandle = <0x220>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x223>;
						phandle = <0x224>;
					};
				};
			};
		};

		replicator@1004e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_etr";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3fe>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x224>;
						phandle = <0x223>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x225>;
						phandle = <0x228>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x226>;
						phandle = <0x229>;
					};
				};
			};
		};

		tmc@10048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			reg-names = "tmc-base\0bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <0xa4 0x600 0x00 0xa4 0x520 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			qcom,sw-usb;
			dma-coherent;
			coresight-name = "coresight-tmc-etr";
			arm,buffer-size = <0x10000000>;
			coresight-csr = <0x227>;
			csr-atid-offset = <0xf4>;
			csr-irqctrl-offset = <0x6c>;
			byte-cntr-name = "byte-cntr";
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x3ff>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x228>;
						phandle = <0x225>;
					};
				};
			};
		};

		tmc@1004f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etr1";
			iommus = <0xa4 0x620 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			coresight-csr = <0x227>;
			csr-atid-offset = <0x104>;
			csr-irqctrl-offset = <0x70>;
			byte-cntr-name = "byte-cntr1";
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			interrupts = <0x00 0x10d 0x01>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x400>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x229>;
						phandle = <0x226>;
					};
				};
			};
		};

		csr@10001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x227>;
		};

		csr@10b11000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10b11000 0x1000 0x10b110f8 0x50>;
			reg-names = "csr-base\0msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x401>;
		};

		cti@10010000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10010000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-qc_cti";
			qcom,extended_cti;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x10>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x22a>;
			phandle = <0x402>;
		};

		cti@10c2a000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c2a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x403>;
		};

		cti@10c2b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c2b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x404>;
		};

		cti@10c09000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c09000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x405>;
		};

		cti@10c0a000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c0a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x406>;
		};

		cti@10d02000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d02000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x407>;
		};

		cti@10d03000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d03000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x408>;
		};

		cti@10d04000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d04000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x409>;
		};

		cti@10d0c000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d0c000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x40a>;
		};

		cti@10d0d000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d0d000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x40b>;
		};

		cti@10d0e000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d0e000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x40c>;
		};

		cti@10d21000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x40d>;
		};

		cti@10d31000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d31000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x40e>;
		};

		cti@10845000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10845000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x40f>;
		};

		cti@10961000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10961000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_isdb_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x410>;
		};

		cti@10962000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10962000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_cortex_m3";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x411>;
		};

		cti@10831000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10831000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-iris_dl_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x412>;
		};

		cti@10c61000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c61000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mdss_dl_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x413>;
		};

		cti@10982000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10982000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x414>;
		};

		cti@10984000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10984000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_2";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x415>;
		};

		cti@1098b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1098b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x416>;
		};

		cti@10b00000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b00000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-swao_cti";
			qcom,extended_cti;
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x417>;
		};

		cti@10b2e000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b2e000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ssc_cti_noc";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x418>;
		};

		cti@10b2b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b2b000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ssc_cti0_q6";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x419>;
		};

		cti@10b21000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b21000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ssc_cti1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x41a>;
		};

		cti@10b20000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b20000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ssc_cortex_m3";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x41b>;
		};

		cti@10b13000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b13000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cortex_m3";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x41c>;
		};

		cti@10b41000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b41000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x41d>;
		};

		cti@10b4b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b4b000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_q6_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x41e>;
		};

		cti@138e0000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x138e0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x41f>;
		};

		cti@138f0000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x138f0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x420>;
		};

		cti@13900000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x13900000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x421>;
		};

		cti@1382b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1382b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-riscv_cti";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x422>;
		};

		cti@1080b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1080b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_q6_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x423>;
		};

		cti@10813000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10813000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_vq6_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x424>;
		};

		cti@10cc2000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_0";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x425>;
		};

		cti@10cc3000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc3000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_1";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x426>;
		};

		cti@10cc4000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc4000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_2";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x427>;
		};

		cti@10cc5000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc5000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_3";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x428>;
		};

		cti@10cc6000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc6000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_4";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x429>;
		};

		cti@10cd1000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cd1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cpu";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x42a>;
		};

		cti@10802000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10802000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-modem_tp_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x42b>;
		};

		cti@13862000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x13862000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_atb_cti";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x42c>;
		};

		cti@10d11000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d11000 0x1000>;
			status = "disabled";
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddrss_shrm2";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x42d>;
		};

		cti@10884000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10884000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-sp_sc300";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x42e>;
		};

		cti@10881000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10881000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-spss_cti";
			status = "disabled";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x42f>;
		};

		cti@12010000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12010000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu0";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x430>;
		};

		cti@12020000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12020000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu1";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x431>;
		};

		cti@12030000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12030000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu2";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x432>;
		};

		cti@12040000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12040000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu3";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x433>;
		};

		cti@12050000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12050000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu4";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x434>;
		};

		cti@112060000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12060000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu5";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x435>;
		};

		cti@12070000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12070000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu6";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x436>;
		};

		cti@12080000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x12080000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu7";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x437>;
		};

		tgu@10b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x28>;
			clock-names = "apb_pclk";
			phandle = <0x438>;
		};

		ete0 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x15>;
			coresight-name = "coresight-ete0";
			qcom,skip-power-up;
			atid = <0x01>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x22b>;
						phandle = <0x234>;
					};
				};
			};
		};

		ete1 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x16>;
			coresight-name = "coresight-ete1";
			qcom,skip-power-up;
			atid = <0x02>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x22c>;
						phandle = <0x235>;
					};
				};
			};
		};

		ete2 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x17>;
			coresight-name = "coresight-ete2";
			qcom,skip-power-up;
			atid = <0x03>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x22d>;
						phandle = <0x236>;
					};
				};
			};
		};

		ete3 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x18>;
			coresight-name = "coresight-ete3";
			qcom,skip-power-up;
			atid = <0x04>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x22e>;
						phandle = <0x237>;
					};
				};
			};
		};

		ete4 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x19>;
			coresight-name = "coresight-ete4";
			qcom,skip-power-up;
			atid = <0x05>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x22f>;
						phandle = <0x238>;
					};
				};
			};
		};

		ete5 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1a>;
			coresight-name = "coresight-ete5";
			qcom,skip-power-up;
			atid = <0x06>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x230>;
						phandle = <0x239>;
					};
				};
			};
		};

		ete6 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1b>;
			coresight-name = "coresight-ete6";
			qcom,skip-power-up;
			atid = <0x07>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x231>;
						phandle = <0x23a>;
					};
				};
			};
		};

		ete7 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1c>;
			coresight-name = "coresight-ete7";
			qcom,skip-power-up;
			atid = <0x08>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x232>;
						phandle = <0x23b>;
					};
				};
			};
		};

		funnel_ete {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ete";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x233>;
						phandle = <0x1e4>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x234>;
						phandle = <0x22b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x235>;
						phandle = <0x22c>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x236>;
						phandle = <0x22d>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x237>;
						phandle = <0x22e>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x238>;
						phandle = <0x22f>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x239>;
						phandle = <0x230>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x23a>;
						phandle = <0x231>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x23b>;
						phandle = <0x232>;
					};
				};
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,adsp {
				qcom,dma-heap-name = "qcom,adsp";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x23c>;
			};

			qcom,secure_cdsp {
				qcom,dma-heap-name = "qcom,secure-cdsp";
				qcom,dma-heap-type = <0x00>;
				memory-region = <0x23d>;
				qcom,token = <0x20000000>;
			};

			qcom,sp_hlos {
				qcom,dma-heap-name = "qcom,sp-hlos";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x23e>;
			};

			qcom,secure_sp_modem {
				qcom,dma-heap-name = "qcom,secure-sp-modem";
				qcom,dma-heap-type = <0x00>;
				memory-region = <0x23f>;
				qcom,token = <0x10800000>;
			};

			qcom,secure_sp_tz {
				qcom,dma-heap-name = "qcom,secure-sp-tz";
				qcom,dma-heap-type = <0x00>;
				memory-region = <0x240>;
				qcom,token = <0x1000000>;
			};

			qcom,user_contig {
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0xa3>;
			};

			qcom,qseecom {
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0xa1>;
			};

			qcom,qseecom_ta {
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0xa2>;
			};

			qcom,display {
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x02>;
				qcom,max-align = <0x09>;
				memory-region = <0x241>;
			};

			qcom,demura {
				qcom,dma-heap-name = "qcom,demura";
				qcom,dma-heap-type = <0x02>;
				qcom,max-align = <0x09>;
				memory-region = <0x242>;
			};

			qcom,audio_ml {
				qcom,dma-heap-name = "qcom,audio-ml";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x243>;
			};

			rbin_dma_heap {
				qcom,dma-heap-name = "rbin";
				qcom,dma-heap-type = <0x03>;
				memory-region = <0x55c>;
			};
		};

		dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			qcom,transaction_timeout = <0x00>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x00>;
			phandle = <0x439>;

			link_list_0 {
				qcom,curr-link-list = <0xff>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x1780005c 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x17600240 0x0b 0x00 0x00 0x17600404 0x03 0x00 0x00 0x1760041c 0x03 0x00 0x00 0x17600434 0x01 0x00 0x00 0x1760043c 0x01 0x00 0x00 0x17600440 0x01 0x00 0x00 0x17400438 0x01 0x00 0x00 0x17600044 0x01 0x00 0x00 0x17600500 0x01 0x00 0x00 0x17600504 0x05 0x00 0x00 0x17900908 0x01 0x00 0x00 0x17900c18 0x01 0x00 0x00 0x17901908 0x01 0x00 0x00 0x17901c18 0x01 0x00 0x00 0x17b90810 0x01 0x00 0x00 0x17b90c50 0x01 0x00 0x00 0x17b90814 0x01 0x00 0x00 0x17b90c54 0x01 0x00 0x00 0x17b90818 0x01 0x00 0x00 0x17b90c58 0x01 0x00 0x00 0x17b93a84 0x02 0x00 0x00 0x17ba0810 0x01 0x00 0x00 0x17ba0c50 0x01 0x00 0x00 0x17ba0814 0x01 0x00 0x00 0x17ba0c54 0x01 0x00 0x00 0x17ba0818 0x01 0x00 0x00 0x17ba0c58 0x01 0x00 0x00 0x17ba3a84 0x02 0x00 0x00 0x17b93500 0x50 0x00 0x00 0x17ba3500 0x50 0x00 0x00 0x17a80000 0x10 0x00 0x00 0x17a82000 0x10 0x00 0x00 0x17a84000 0x10 0x00 0x00 0x17a86000 0x10 0x00 0x00 0x17aa0000 0x2c 0x00 0x00 0x17aa00fc 0x10 0x00 0x00 0x17aa0200 0x02 0x00 0x00 0x17aa0300 0x01 0x00 0x00 0x17aa0400 0x01 0x00 0x00 0x17aa0500 0x01 0x00 0x00 0x17aa0600 0x01 0x00 0x00 0x17aa0700 0x05 0x00 0x01 0x17a80000 0x8007 0x00 0x00 0x17a80000 0x01 0x00 0x01 0x17a80024 0x00 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x40 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x80 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0xc0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x100 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x140 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x180 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x1c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x200 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x240 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x280 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x2c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x300 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x340 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x380 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x3c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80024 0x4000 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x40 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a82000 0x8007 0x00 0x00 0x17a82000 0x01 0x00 0x01 0x17a82024 0x00 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x40 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x80 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0xc0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x100 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x140 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x180 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x1c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x200 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x240 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x280 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x2c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x300 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x340 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x380 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x3c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82024 0x4000 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x40 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a84000 0x8007 0x00 0x00 0x17a84000 0x01 0x00 0x01 0x17a84024 0x00 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x40 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x80 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0xc0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x100 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x140 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x180 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x1c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x200 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x240 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x280 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x2c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x300 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x340 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x380 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x3c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84024 0x4000 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x40 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a86000 0x8007 0x00 0x00 0x17a86000 0x01 0x00 0x01 0x17a86024 0x00 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x40 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x80 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0xc0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x100 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x140 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x180 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x1c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x200 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x240 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x280 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x2c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x300 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x340 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x380 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x3c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86024 0x4000 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x40 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x17b00000 0x01 0x00 0x00 0x17a9208c 0x01 0x00 0x01 0x17a9209c 0x78 0x00 0x01 0x17a9209c 0x00 0x00 0x01 0x17a92048 0x01 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x01 0x17a92048 0x1d 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x00 0x17a9608c 0x01 0x00 0x01 0x17a9609c 0x78 0x00 0x01 0x17a9609c 0x00 0x00 0x01 0x17a96048 0x01 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x01 0x17a96048 0x1d 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x00 0x221c21c4 0x01 0x00 0x00 0x1fc8000 0x01 0x00 0x00 0x17400038 0x01 0x00 0x00 0x17d91020 0x01 0x00 0x00 0x17d92020 0x01 0x00 0x00 0x17d93020 0x01 0x00 0x00 0x17d90020 0x01 0x00 0x00 0x17d9134c 0x01 0x00 0x00 0x17d9234c 0x01 0x00 0x00 0x17d9334c 0x01 0x00 0x00 0x17d9034c 0x01 0x00 0x00 0x17d91300 0x01 0x00 0x00 0x17d92300 0x01 0x00 0x00 0x17d93300 0x01 0x00 0x00 0x17d90300 0x01 0x00 0x00 0x19181040 0x01 0x00 0x00 0x19181048 0x01 0x00 0x00 0x19180010 0x01 0x00 0x00 0x19180020 0x06 0x00 0x00 0x19180410 0x01 0x00 0x00 0x19180420 0x06 0x00 0x00 0x19100010 0x01 0x00 0x00 0x19100020 0x06 0x00 0x00 0x19140010 0x01 0x00 0x00 0x19140020 0x06 0x00 0x00 0x19100410 0x01 0x00 0x00 0x19100420 0x06 0x00 0x00 0x19140410 0x01 0x00 0x00 0x19140420 0x06 0x00 0x00 0x19187810 0x01 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187808 0x02 0x00 0x00 0x19187c10 0x01 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c08 0x02 0x00 0x00 0x19109010 0x01 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109008 0x02 0x00 0x00 0x19149010 0x01 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149008 0x02 0x00 0x00 0x19109410 0x01 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109408 0x02 0x00 0x00 0x19149410 0x01 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149408 0x02 0x00 0x00 0x1918f498 0x01 0x00 0x00 0x1918f488 0x01 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1914c098 0x01 0x00 0x00 0x1914c088 0x01 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1910c098 0x01 0x00 0x00 0x1910c088 0x01 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1918f418 0x01 0x00 0x00 0x1918f408 0x01 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1914c018 0x01 0x00 0x00 0x1914c008 0x01 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1910c018 0x01 0x00 0x00 0x1910c008 0x01 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x3d0201c 0x01 0x00 0x00 0x3d00000 0x01 0x00 0x00 0x3d00008 0x01 0x00 0x00 0x3d00044 0x01 0x00 0x00 0x3d00058 0x01 0x00 0x00 0x3d0005c 0x01 0x00 0x00 0x3d00060 0x01 0x00 0x00 0x3d00064 0x01 0x00 0x00 0x3d00068 0x01 0x00 0x00 0x3d0006c 0x01 0x00 0x00 0x3d0007c 0x01 0x00 0x00 0x3d00080 0x01 0x00 0x00 0x3d00084 0x01 0x00 0x00 0x3d00088 0x01 0x00 0x00 0x3d0008c 0x01 0x00 0x00 0x3d00090 0x01 0x00 0x00 0x3d00094 0x01 0x00 0x00 0x3d00098 0x01 0x00 0x00 0x3d0009c 0x01 0x00 0x00 0x3d000a0 0x01 0x00 0x00 0x3d000a4 0x01 0x00 0x00 0x3d000a8 0x01 0x00 0x00 0x3d000ac 0x01 0x00 0x00 0x3d000b0 0x01 0x00 0x00 0x3d000b4 0x01 0x00 0x00 0x3d000b8 0x01 0x00 0x00 0x3d000bc 0x01 0x00 0x00 0x3d000c0 0x01 0x00 0x00 0x3d000c4 0x01 0x00 0x00 0x3d000c8 0x01 0x00 0x00 0x3d000e0 0x01 0x00 0x00 0x3d000e4 0x01 0x00 0x00 0x3d000e8 0x01 0x00 0x00 0x3d000ec 0x01 0x00 0x00 0x3d000f0 0x01 0x00 0x00 0x3d00108 0x01 0x00 0x00 0x3d00110 0x01 0x00 0x00 0x3d0011c 0x01 0x00 0x00 0x3d00124 0x01 0x00 0x00 0x3d00128 0x01 0x00 0x00 0x3d00130 0x01 0x00 0x00 0x3d00140 0x01 0x00 0x00 0x3d00158 0x01 0x00 0x00 0x3d001cc 0x01 0x00 0x00 0x3d001d0 0x01 0x00 0x00 0x3d001d4 0x01 0x00 0x00 0x3d002b4 0x01 0x00 0x00 0x3d002b8 0x01 0x00 0x00 0x3d002c0 0x01 0x00 0x00 0x3d002d0 0x01 0x00 0x00 0x3d002e0 0x01 0x00 0x00 0x3d002f0 0x01 0x00 0x00 0x3d00300 0x01 0x00 0x00 0x3d00310 0x01 0x00 0x00 0x3d00320 0x01 0x00 0x00 0x3d00330 0x01 0x00 0x00 0x3d00340 0x01 0x00 0x00 0x3d00350 0x01 0x00 0x00 0x3d00360 0x01 0x00 0x00 0x3d00370 0x01 0x00 0x00 0x3d00380 0x01 0x00 0x00 0x3d00390 0x01 0x00 0x00 0x3d003a0 0x01 0x00 0x00 0x3d003b0 0x01 0x00 0x00 0x3d003c0 0x01 0x00 0x00 0x3d003d0 0x01 0x00 0x00 0x3d003e0 0x01 0x00 0x00 0x3d00400 0x01 0x00 0x00 0x3d00410 0x01 0x00 0x00 0x3d00414 0x01 0x00 0x00 0x3d00418 0x01 0x00 0x00 0x3d0041c 0x01 0x00 0x00 0x3d00420 0x01 0x00 0x00 0x3d00424 0x01 0x00 0x00 0x3d00428 0x01 0x00 0x00 0x3d0042c 0x01 0x00 0x00 0x3d0043c 0x01 0x00 0x00 0x3d00440 0x01 0x00 0x00 0x3d00444 0x01 0x00 0x00 0x3d00448 0x01 0x00 0x00 0x3d0044c 0x01 0x00 0x00 0x3d00450 0x01 0x00 0x00 0x3d00454 0x01 0x00 0x00 0x3d00458 0x01 0x00 0x00 0x3d0045c 0x01 0x00 0x00 0x3d00460 0x01 0x00 0x00 0x3d00464 0x01 0x00 0x00 0x3d00468 0x01 0x00 0x00 0x3d0046c 0x01 0x00 0x00 0x3d00470 0x01 0x00 0x00 0x3d00474 0x01 0x00 0x00 0x3d004bc 0x01 0x00 0x00 0x3d00800 0x01 0x00 0x00 0x3d00804 0x01 0x00 0x00 0x3d00808 0x01 0x00 0x00 0x3d0080c 0x01 0x00 0x00 0x3d00810 0x01 0x00 0x00 0x3d00814 0x01 0x00 0x00 0x3d00818 0x01 0x00 0x00 0x3d0081c 0x01 0x00 0x00 0x3d00820 0x01 0x00 0x00 0x3d00824 0x01 0x00 0x00 0x3d00828 0x01 0x00 0x00 0x3d0082c 0x01 0x00 0x00 0x3d00830 0x01 0x00 0x00 0x3d00834 0x01 0x00 0x00 0x3d00840 0x01 0x00 0x00 0x3d00844 0x01 0x00 0x00 0x3d00848 0x01 0x00 0x00 0x3d0084c 0x01 0x00 0x00 0x3d00854 0x01 0x00 0x00 0x3d00858 0x01 0x00 0x00 0x3d0085c 0x01 0x00 0x00 0x3d00860 0x01 0x00 0x00 0x3d00864 0x01 0x00 0x00 0x3d00868 0x01 0x00 0x00 0x3d0086c 0x01 0x00 0x00 0x3d00870 0x01 0x00 0x00 0x3d00874 0x01 0x00 0x00 0x3d00878 0x01 0x00 0x00 0x3d0087c 0x01 0x00 0x00 0x3d00880 0x01 0x00 0x00 0x3d00884 0x01 0x00 0x00 0x3d00888 0x01 0x00 0x00 0x3d0088c 0x01 0x00 0x00 0x3d00890 0x01 0x00 0x00 0x3d00894 0x01 0x00 0x00 0x3d00898 0x01 0x00 0x00 0x3d0089c 0x01 0x00 0x00 0x3d008a0 0x01 0x00 0x00 0x3d008a4 0x01 0x00 0x00 0x3d008a8 0x01 0x00 0x00 0x3d008ac 0x01 0x00 0x00 0x3d008b0 0x01 0x00 0x00 0x3d008b4 0x01 0x00 0x00 0x3d008b8 0x01 0x00 0x00 0x3d008bc 0x01 0x00 0x00 0x3d008c0 0x01 0x00 0x00 0x3d008c4 0x01 0x00 0x00 0x3d008c8 0x01 0x00 0x00 0x3d008cc 0x01 0x00 0x00 0x3d008d0 0x01 0x00 0x00 0x3d008d4 0x01 0x00 0x00 0x3d008d8 0x01 0x00 0x00 0x3d008dc 0x01 0x00 0x00 0x3d008e0 0x01 0x00 0x00 0x3d008e4 0x01 0x00 0x00 0x3d008e8 0x01 0x00 0x00 0x3d008ec 0x01 0x00 0x00 0x3d008f0 0x01 0x00 0x00 0x3d008f4 0x01 0x00 0x00 0x3d008f8 0x01 0x00 0x00 0x3d008fc 0x01 0x00 0x00 0x3d00900 0x01 0x00 0x00 0x3d00904 0x01 0x00 0x00 0x3d00908 0x01 0x00 0x00 0x3d0090c 0x01 0x00 0x00 0x3d00980 0x01 0x00 0x00 0x3d00984 0x01 0x00 0x00 0x3d00988 0x01 0x00 0x00 0x3d0098c 0x01 0x00 0x00 0x3d00990 0x01 0x00 0x00 0x3d00994 0x01 0x00 0x00 0x3d00998 0x01 0x00 0x00 0x3d0099c 0x01 0x00 0x00 0x3d009a0 0x01 0x00 0x00 0x3d009c8 0x01 0x00 0x00 0x3d009cc 0x01 0x00 0x00 0x3d009d0 0x01 0x00 0x00 0x3d00a04 0x01 0x00 0x00 0x3d00a08 0x01 0x00 0x00 0x3d00a0c 0x01 0x00 0x00 0x3d00a10 0x01 0x00 0x00 0x3d00a14 0x01 0x00 0x00 0x3d00a18 0x01 0x00 0x00 0x3d00a1c 0x01 0x00 0x00 0x3d00a20 0x01 0x00 0x00 0x3d00a24 0x01 0x00 0x00 0x3d00a28 0x01 0x00 0x00 0x3d00a2c 0x01 0x00 0x00 0x3d00a30 0x01 0x00 0x00 0x3d00a34 0x01 0x00 0x00 0x3d01444 0x01 0x00 0x00 0x3d014d4 0x01 0x00 0x00 0x3d014d8 0x01 0x00 0x00 0x3d017ec 0x01 0x00 0x00 0x3d017f0 0x01 0x00 0x00 0x3d017f4 0x01 0x00 0x00 0x3d017f8 0x01 0x00 0x00 0x3d017fc 0x01 0x00 0x00 0x3d99800 0x01 0x00 0x00 0x3d99804 0x01 0x00 0x00 0x3d99808 0x01 0x00 0x00 0x3d9980c 0x01 0x00 0x00 0x3d99810 0x01 0x00 0x00 0x3d99814 0x01 0x00 0x00 0x3d99818 0x01 0x00 0x00 0x3d9981c 0x01 0x00 0x00 0x3d99828 0x01 0x00 0x00 0x3d9983c 0x01 0x00 0x00 0x3d998ac 0x01 0x00 0x00 0x18101c 0x01 0x00 0x00 0x181020 0x01 0x00 0x00 0x3d94000 0x01 0x00 0x00 0x3d94004 0x01 0x00 0x00 0x3d95000 0x01 0x00 0x00 0x3d95004 0x01 0x00 0x00 0x3d95008 0x01 0x00 0x00 0x3d9500c 0x01 0x00 0x00 0x3d96000 0x01 0x00 0x00 0x3d96004 0x01 0x00 0x00 0x3d96008 0x01 0x00 0x00 0x3d9600c 0x01 0x00 0x00 0x3d97000 0x01 0x00 0x00 0x3d97004 0x01 0x00 0x00 0x3d97008 0x01 0x00 0x00 0x3d9700c 0x01 0x00 0x00 0x3d98000 0x01 0x00 0x00 0x3d98004 0x01 0x00 0x00 0x3d98008 0x01 0x00 0x00 0x3d9800c 0x01 0x00 0x00 0x3d99000 0x01 0x00 0x00 0x3d99004 0x01 0x00 0x00 0x3d99008 0x01 0x00 0x00 0x3d9900c 0x01 0x00 0x00 0x3d99010 0x01 0x00 0x00 0x3d99014 0x01 0x00 0x00 0x3d99050 0x01 0x00 0x00 0x3d99054 0x01 0x00 0x00 0x3d99058 0x01 0x00 0x00 0x3d9905c 0x01 0x00 0x00 0x3d99060 0x01 0x00 0x00 0x3d99064 0x01 0x00 0x00 0x3d99068 0x01 0x00 0x00 0x3d9906c 0x01 0x00 0x00 0x3d99070 0x01 0x00 0x00 0x3d99074 0x01 0x00 0x00 0x3d990a8 0x01 0x00 0x00 0x3d990ac 0x01 0x00 0x00 0x3d990b8 0x01 0x00 0x00 0x3d990bc 0x01 0x00 0x00 0x3d990c0 0x01 0x00 0x00 0x3d990c8 0x01 0x00 0x00 0x3d99104 0x01 0x00 0x00 0x3d99108 0x01 0x00 0x00 0x3d9910c 0x01 0x00 0x00 0x3d99110 0x01 0x00 0x00 0x3d99114 0x01 0x00 0x00 0x3d99118 0x01 0x00 0x00 0x3d9911c 0x01 0x00 0x00 0x3d99120 0x01 0x00 0x00 0x3d99130 0x01 0x00 0x00 0x3d99134 0x01 0x00 0x00 0x3d9913c 0x01 0x00 0x00 0x3d99140 0x01 0x00 0x00 0x3d99144 0x01 0x00 0x00 0x3d99148 0x01 0x00 0x00 0x3d9914c 0x01 0x00 0x00 0x3d99150 0x01 0x00 0x00 0x3d99154 0x01 0x00 0x00 0x3d99198 0x01 0x00 0x00 0x3d9919c 0x01 0x00 0x00 0x3d991a0 0x01 0x00 0x00 0x3d991e0 0x01 0x00 0x00 0x3d991e4 0x01 0x00 0x00 0x3d991e8 0x01 0x00 0x00 0x3d99224 0x01 0x00 0x00 0x3d99228 0x01 0x00 0x00 0x3d99280 0x01 0x00 0x00 0x3d99284 0x01 0x00 0x00 0x3d99288 0x01 0x00 0x00 0x3d9928c 0x01 0x00 0x00 0x3d992cc 0x01 0x00 0x00 0x3d992d0 0x01 0x00 0x00 0x3d992d4 0x01 0x00 0x00 0x3d99314 0x01 0x00 0x00 0x3d99318 0x01 0x00 0x00 0x3d9931c 0x01 0x00 0x00 0x3d99358 0x01 0x00 0x00 0x3d9935c 0x01 0x00 0x00 0x3d99360 0x01 0x00 0x00 0x3d993a0 0x01 0x00 0x00 0x3d993a4 0x01 0x00 0x00 0x3d993e4 0x01 0x00 0x00 0x3d993e8 0x01 0x00 0x00 0x3d993ec 0x01 0x00 0x00 0x3d993f0 0x01 0x00 0x00 0x3d9942c 0x01 0x00 0x00 0x3d99430 0x01 0x00 0x00 0x3d99470 0x01 0x00 0x00 0x3d99474 0x01 0x00 0x00 0x3d99478 0x01 0x00 0x00 0x3d99500 0x01 0x00 0x00 0x3d99504 0x01 0x00 0x00 0x3d99508 0x01 0x00 0x00 0x3d9950c 0x01 0x00 0x00 0x3d99528 0x01 0x00 0x00 0x3d9952c 0x01 0x00 0x00 0x3d99530 0x01 0x00 0x00 0x3d99534 0x01 0x00 0x00 0x3d99538 0x01 0x00 0x00 0x3d9953c 0x01 0x00 0x00 0x3d99540 0x01 0x00 0x00 0x3d99544 0x01 0x00 0x00 0x3d99548 0x01 0x00 0x00 0x3d9954c 0x01 0x00 0x00 0x3d99550 0x01 0x00 0x00 0x3d99554 0x01 0x00 0x00 0x3d99558 0x01 0x00 0x00 0x3d9955c 0x01 0x00 0x00 0x3d99560 0x01 0x00 0x00 0x3d99564 0x01 0x00 0x00 0x3d99568 0x01 0x00 0x00 0x3d9956c 0x01 0x00 0x00 0x3d99570 0x01 0x00 0x00 0x3d99574 0x01 0x00 0x00 0x3d99578 0x01 0x00 0x00 0x3d9957c 0x01 0x00 0x00 0x3d99580 0x01 0x00 0x00 0x3d99584 0x01 0x00 0x00 0x3d99588 0x01 0x00 0x00 0x3d9958c 0x01 0x00 0x00 0x3d99590 0x01 0x00 0x00 0x3d99594 0x01 0x00 0x00 0x3d99598 0x01 0x00 0x00 0x3d9959c 0x01 0x00 0x00 0x3d995a0 0x01 0x00 0x00 0x3d995a4 0x01 0x00 0x00 0x3d995a8 0x01 0x00 0x00 0x3d995ac 0x01 0x00 0x00 0x3d995b0 0x01 0x00 0x00 0x3d995b4 0x01 0x00 0x00 0x3d995b8 0x01 0x00 0x00 0x3d995bc 0x01 0x00 0x00 0x3d995c0 0x01 0x00 0x00 0x3d3b000 0x01 0x00 0x00 0x3d3b004 0x01 0x00 0x00 0x3d3b014 0x01 0x00 0x00 0x3d3b01c 0x01 0x00 0x00 0x3d3b028 0x01 0x00 0x00 0x3d3b0ac 0x01 0x00 0x00 0x3d3b100 0x01 0x00 0x00 0x3d3b104 0x01 0x00 0x00 0x3d3b114 0x01 0x00 0x00 0x3d3b11c 0x01 0x00 0x00 0x3d3b128 0x01 0x00 0x00 0x3d3b1ac 0x01 0x00 0x00 0x3d90000 0x01 0x00 0x00 0x3d90004 0x01 0x00 0x00 0x3d90008 0x01 0x00 0x00 0x3d9000c 0x01 0x00 0x00 0x3d90010 0x01 0x00 0x00 0x3d90014 0x01 0x00 0x00 0x3d90018 0x01 0x00 0x00 0x3d9001c 0x01 0x00 0x00 0x3d90020 0x01 0x00 0x00 0x3d90024 0x01 0x00 0x00 0x3d90028 0x01 0x00 0x00 0x3d9002c 0x01 0x00 0x00 0x3d90030 0x01 0x00 0x00 0x3d90034 0x01 0x00 0x00 0x3d90038 0x01 0x00 0x00 0x3d91000 0x01 0x00 0x00 0x3d91004 0x01 0x00 0x00 0x3d91008 0x01 0x00 0x00 0x3d9100c 0x01 0x00 0x00 0x3d91010 0x01 0x00 0x00 0x3d91014 0x01 0x00 0x00 0x3d91018 0x01 0x00 0x00 0x3d9101c 0x01 0x00 0x00 0x3d91020 0x01 0x00 0x00 0x3d91024 0x01 0x00 0x00 0x3d91028 0x01 0x00 0x00 0x3d9102c 0x01 0x00 0x00 0x3d91030 0x01 0x00 0x00 0x3d91034 0x01 0x00 0x00 0x3d91038 0x01 0x00 0x00 0x3d50000 0x01 0x00 0x00 0x3d50004 0x01 0x00 0x00 0x3d50008 0x01 0x00 0x00 0x3d5000c 0x01 0x00 0x00 0x3d50010 0x01 0x00 0x00 0x3d50014 0x01 0x00 0x00 0x3d50018 0x01 0x00 0x00 0x3d5001c 0x01 0x00 0x00 0x3d50020 0x01 0x00 0x00 0x3d50024 0x01 0x00 0x00 0x3d50028 0x01 0x00 0x00 0x3d5002c 0x01 0x00 0x00 0x3d50030 0x01 0x00 0x00 0x3d50034 0x01 0x00 0x00 0x3d50038 0x01 0x00 0x00 0x3d5003c 0x01 0x00 0x00 0x3d50040 0x01 0x00 0x00 0x3d50044 0x01 0x00 0x00 0x3d50048 0x01 0x00 0x00 0x3d5004c 0x01 0x00 0x00 0x3d50050 0x01 0x00 0x00 0x3d500d0 0x01 0x00 0x00 0x3d500d8 0x01 0x00 0x00 0x3d50100 0x01 0x00 0x00 0x3d50104 0x01 0x00 0x00 0x3d50108 0x01 0x00 0x00 0x3d50200 0x01 0x00 0x00 0x3d50204 0x01 0x00 0x00 0x3d50208 0x01 0x00 0x00 0x3d5020c 0x01 0x00 0x00 0x3d50210 0x01 0x00 0x00 0x3d50400 0x01 0x00 0x00 0x3d50404 0x01 0x00 0x00 0x3d50408 0x01 0x00 0x00 0x3d50450 0x01 0x00 0x00 0x3d50460 0x01 0x00 0x00 0x3d50464 0x01 0x00 0x00 0x3d50490 0x01 0x00 0x00 0x3d50494 0x01 0x00 0x00 0x3d50498 0x01 0x00 0x00 0x3d5049c 0x01 0x00 0x00 0x3d504a0 0x01 0x00 0x00 0x3d504a4 0x01 0x00 0x00 0x3d504a8 0x01 0x00 0x00 0x3d504ac 0x01 0x00 0x00 0x3d504b0 0x01 0x00 0x00 0x3d504b4 0x01 0x00 0x00 0x3d504b8 0x01 0x00 0x00 0x3d50500 0x01 0x00 0x00 0x3d50600 0x01 0x00 0x00 0x3d50d00 0x01 0x00 0x00 0x3d50d04 0x01 0x00 0x00 0x3d50d10 0x01 0x00 0x00 0x3d50d14 0x01 0x00 0x00 0x3d50d18 0x01 0x00 0x00 0x3d50d1c 0x01 0x00 0x00 0x3d50d30 0x01 0x00 0x00 0x3d50d34 0x01 0x00 0x00 0x3d50d38 0x01 0x00 0x00 0x3d50d3c 0x01 0x00 0x00 0x3d50d40 0x01 0x00 0x00 0x3d53d44 0x01 0x00 0x00 0x3d53d4c 0x01 0x00 0x00 0x3d53d50 0x01 0x00 0x00 0x3d8e100 0x01 0x00 0x00 0x3d8e104 0x01 0x00 0x00 0x3d8ec00 0x01 0x00 0x00 0x3d8ec04 0x01 0x00 0x00 0x3d8ec0c 0x01 0x00 0x00 0x3d8ec14 0x01 0x00 0x00 0x3d8ec18 0x01 0x00 0x00 0x3d8ec1c 0x01 0x00 0x00 0x3d8ec20 0x01 0x00 0x00 0x3d8ec24 0x01 0x00 0x00 0x3d8ec28 0x01 0x00 0x00 0x3d8ec2c 0x01 0x00 0x00 0x3d8ec30 0x01 0x00 0x00 0x3d8ec34 0x01 0x00 0x00 0x3d8ec38 0x01 0x00 0x00 0x3d8ec40 0x01 0x00 0x00 0x3d8ec44 0x01 0x00 0x00 0x3d8ec48 0x01 0x00 0x00 0x3d8ec4c 0x01 0x00 0x00 0x3d8ec54 0x01 0x00 0x00 0x3d8ec58 0x01 0x00 0x00 0x3d8ec80 0x01 0x00 0x00 0x3d8eca0 0x01 0x00 0x00 0x3d8ecc0 0x01 0x00 0x00 0x3d7d000 0x01 0x00 0x00 0x3d7d004 0x01 0x00 0x00 0x3d7d008 0x01 0x00 0x00 0x3d7d00c 0x01 0x00 0x00 0x3d7d010 0x01 0x00 0x00 0x3d7d014 0x01 0x00 0x00 0x3d7d018 0x01 0x00 0x00 0x3d7d01c 0x01 0x00 0x00 0x3d7d020 0x01 0x00 0x00 0x3d7d024 0x01 0x00 0x00 0x3d7d028 0x01 0x00 0x00 0x3d7d02c 0x01 0x00 0x00 0x3d7d030 0x01 0x00 0x00 0x3d7d034 0x01 0x00 0x00 0x3d7d03c 0x01 0x00 0x00 0x3d7d040 0x01 0x00 0x00 0x3d7d044 0x01 0x00 0x00 0x3d7d400 0x01 0x00 0x00 0x3d7d41c 0x01 0x00 0x00 0x3d7d424 0x01 0x00 0x00 0x3d7d428 0x01 0x00 0x00 0x3d7d42c 0x01 0x00 0x00 0x3d7e000 0x01 0x00 0x00 0x3d7e004 0x01 0x00 0x00 0x3d7e008 0x01 0x00 0x00 0x3d7e00c 0x01 0x00 0x00 0x3d7e010 0x01 0x00 0x00 0x3d7e01c 0x01 0x00 0x00 0x3d7e020 0x01 0x00 0x00 0x3d7e02c 0x01 0x00 0x00 0x3d7e030 0x01 0x00 0x00 0x3d7e03c 0x01 0x00 0x00 0x3d7e044 0x01 0x00 0x00 0x3d7e04c 0x01 0x00 0x00 0x3d7e050 0x01 0x00 0x00 0x3d7e054 0x01 0x00 0x00 0x3d7e058 0x01 0x00 0x00 0x3d7e05c 0x01 0x00 0x00 0x3d7e064 0x01 0x00 0x00 0x3d7e068 0x01 0x00 0x00 0x3d7e06c 0x01 0x00 0x00 0x3d7e070 0x01 0x00 0x00 0x3d7e090 0x01 0x00 0x00 0x3d7e094 0x01 0x00 0x00 0x3d7e098 0x01 0x00 0x00 0x3d7e09c 0x01 0x00 0x00 0x3d7e0a0 0x01 0x00 0x00 0x3d7e0a4 0x01 0x00 0x00 0x3d7e0a8 0x01 0x00 0x00 0x3d7e0b4 0x01 0x00 0x00 0x3d7e0b8 0x01 0x00 0x00 0x3d7e0bc 0x01 0x00 0x00 0x3d7e0c0 0x01 0x00 0x00 0x3d7e100 0x01 0x00 0x00 0x3d7e104 0x01 0x00 0x00 0x3d7e108 0x01 0x00 0x00 0x3d7e10c 0x01 0x00 0x00 0x3d7e110 0x01 0x00 0x00 0x3d7e114 0x01 0x00 0x00 0x3d7e118 0x01 0x00 0x00 0x3d7e11c 0x01 0x00 0x00 0x3d7e120 0x01 0x00 0x00 0x3d7e124 0x01 0x00 0x00 0x3d7e128 0x01 0x00 0x00 0x3d7e12c 0x01 0x00 0x00 0x3d7e130 0x01 0x00 0x00 0x3d7e134 0x01 0x00 0x00 0x3d7e138 0x01 0x00 0x00 0x3d7e13c 0x01 0x00 0x00 0x3d7e140 0x01 0x00 0x00 0x3d7e144 0x01 0x00 0x00 0x3d7e148 0x01 0x00 0x00 0x3d7e14c 0x01 0x00 0x00 0x3d7e180 0x01 0x00 0x00 0x3d7e1c0 0x01 0x00 0x00 0x3d7e1c4 0x01 0x00 0x00 0x3d7e1c8 0x01 0x00 0x00 0x3d7e1cc 0x01 0x00 0x00 0x3d7e1d0 0x01 0x00 0x00 0x3d7e1d4 0x01 0x00 0x00 0x3d7e1d8 0x01 0x00 0x00 0x3d7e1dc 0x01 0x00 0x00 0x3d7e1e0 0x01 0x00 0x00 0x3d7e1e4 0x01 0x00 0x00 0x3d7e1fc 0x01 0x00 0x00 0x3d7e220 0x01 0x00 0x00 0x3d7e224 0x01 0x00 0x00 0x3d7e300 0x01 0x00 0x00 0x3d7e304 0x01 0x00 0x00 0x3d7e30c 0x01 0x00 0x00 0x3d7e310 0x01 0x00 0x00 0x3d7e340 0x01 0x00 0x00 0x3d7e3b0 0x01 0x00 0x00 0x3d7e3c0 0x01 0x00 0x00 0x3d7e3c4 0x01 0x00 0x00 0x3d7e440 0x01 0x00 0x00 0x3d7e444 0x01 0x00 0x00 0x3d7e448 0x01 0x00 0x00 0x3d7e44c 0x01 0x00 0x00 0x3d7e450 0x01 0x00 0x00 0x3d7e480 0x01 0x00 0x00 0x3d7e484 0x01 0x00 0x00 0x3d7e490 0x01 0x00 0x00 0x3d7e494 0x01 0x00 0x00 0x3d7e4a0 0x01 0x00 0x00 0x3d7e4a4 0x01 0x00 0x00 0x3d7e4b0 0x01 0x00 0x00 0x3d7e4b4 0x01 0x00 0x00 0x3d7e500 0x01 0x00 0x00 0x3d7e508 0x01 0x00 0x00 0x3d7e50c 0x01 0x00 0x00 0x3d7e510 0x01 0x00 0x00 0x3d7e520 0x01 0x00 0x00 0x3d7e524 0x01 0x00 0x00 0x3d7e528 0x01 0x00 0x00 0x3d7e53c 0x01 0x00 0x00 0x3d7e540 0x01 0x00 0x00 0x3d7e544 0x01 0x00 0x00 0x3d7e560 0x01 0x00 0x00 0x3d7e564 0x01 0x00 0x00 0x3d7e568 0x01 0x00 0x00 0x3d7e574 0x01 0x00 0x00 0x3d7e588 0x01 0x00 0x00 0x3d7e590 0x01 0x00 0x00 0x3d7e594 0x01 0x00 0x00 0x3d7e598 0x01 0x00 0x00 0x3d7e59c 0x01 0x00 0x00 0x3d7e5a0 0x01 0x00 0x00 0x3d7e5a4 0x01 0x00 0x00 0x3d7e5a8 0x01 0x00 0x00 0x3d7e5ac 0x01 0x00 0x00 0x3d7e5c0 0x01 0x00 0x00 0x3d7e5c4 0x01 0x00 0x00 0x3d7e5c8 0x01 0x00 0x00 0x3d7e5cc 0x01 0x00 0x00 0x3d7e5d0 0x01 0x00 0x00 0x3d7e5d4 0x01 0x00 0x00 0x3d7e5d8 0x01 0x00 0x00 0x3d7e5dc 0x01 0x00 0x00 0x3d7e5e0 0x01 0x00 0x00 0x3d7e5e4 0x01 0x00 0x00 0x3d7e600 0x01 0x00 0x00 0x3d7e604 0x01 0x00 0x00 0x3d7e610 0x01 0x00 0x00 0x3d7e614 0x01 0x00 0x00 0x3d7e618 0x01 0x00 0x00 0x3d7e648 0x01 0x00 0x00 0x3d7e64c 0x01 0x00 0x00 0x3d7e658 0x01 0x00 0x00 0x3d7e65c 0x01 0x00 0x00 0x3d7e660 0x01 0x00 0x00 0x3d7e664 0x01 0x00 0x00 0x3d7e668 0x01 0x00 0x00 0x3d7e66c 0x01 0x00 0x00 0x3d7e670 0x01 0x00 0x00 0x3d7e674 0x01 0x00 0x00 0x3d7e678 0x01 0x00 0x00 0x3d7e700 0x01 0x00 0x00 0x3d7e714 0x01 0x00 0x00 0x3d7e718 0x01 0x00 0x00 0x3d7e71c 0x01 0x00 0x00 0x3d7e720 0x01 0x00 0x00 0x3d7e724 0x01 0x00 0x00 0x3d7e728 0x01 0x00 0x00 0x3d7e72c 0x01 0x00 0x00 0x3d7e730 0x01 0x00 0x00 0x3d7e734 0x01 0x00 0x00 0x3d7e738 0x01 0x00 0x00 0x3d7e73c 0x01 0x00 0x00 0x3d7e740 0x01 0x00 0x00 0x3d7e744 0x01 0x00 0x00 0x3d7e748 0x01 0x00 0x00 0x3d7e74c 0x01 0x00 0x00 0x3d7e750 0x01 0x00 0x00 0x3d7e7c0 0x01 0x00 0x00 0x3d7e7c4 0x01 0x00 0x00 0x3d7e7e0 0x01 0x00 0x00 0x3d7e7e4 0x01 0x00 0x00 0x3d7e7e8 0x01 0x00 0x00 0x17800010 0x01 0x00 0x00 0x17800024 0x01 0x00 0x00 0x17800038 0x01 0x00 0x00 0x1780003c 0x01 0x00 0x00 0x17800040 0x01 0x00 0x00 0x17800044 0x01 0x00 0x00 0x17800048 0x01 0x00 0x00 0x1780004c 0x01 0x00 0x00 0x17800058 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x17800060 0x01 0x00 0x00 0x17800064 0x01 0x00 0x00 0x1780006c 0x01 0x00 0x00 0x178000f0 0x01 0x00 0x00 0x178000f4 0x01 0x00 0x00 0x178a0204 0x01 0x00 0x00 0x178a0244 0x01 0x00 0x00 0x17e30000 0x01 0x00 0x00 0x17e30008 0x01 0x00 0x00 0x17e30010 0x01 0x00 0x00 0x17e80000 0x01 0x00 0x00 0x17e80008 0x01 0x00 0x00 0x17e80010 0x01 0x00 0x00 0x17f80000 0x01 0x00 0x00 0x17f80008 0x01 0x00 0x00 0x17f80010 0x01 0x00 0x00 0x18080000 0x01 0x00 0x00 0x18080008 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18180000 0x01 0x00 0x00 0x18180008 0x01 0x00 0x00 0x18180010 0x01 0x00 0x00 0x18280000 0x01 0x00 0x00 0x18280008 0x01 0x00 0x00 0x18280010 0x01 0x00 0x00 0x18380000 0x01 0x00 0x00 0x18380008 0x01 0x00 0x00 0x18380010 0x01 0x00 0x00 0x18480000 0x01 0x00 0x00 0x18480008 0x01 0x00 0x00 0x18480010 0x01 0x00 0x00 0x18580000 0x01 0x00 0x00 0x18580008 0x01 0x00 0x00 0x18580010 0x01 0x00 0x00 0x17810010 0x01 0x00 0x00 0x17810024 0x01 0x00 0x00 0x17810038 0x01 0x00 0x00 0x1781003c 0x01 0x00 0x00 0x17810040 0x01 0x00 0x00 0x17810044 0x01 0x00 0x00 0x17810048 0x01 0x00 0x00 0x1781004c 0x01 0x00 0x00 0x17810058 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x17810060 0x01 0x00 0x00 0x17810064 0x01 0x00 0x00 0x1781006c 0x01 0x00 0x00 0x178100f0 0x01 0x00 0x00 0x178100f4 0x01 0x00 0x00 0x17820010 0x01 0x00 0x00 0x17820024 0x01 0x00 0x00 0x17820038 0x01 0x00 0x00 0x1782003c 0x01 0x00 0x00 0x17820040 0x01 0x00 0x00 0x17820044 0x01 0x00 0x00 0x17820048 0x01 0x00 0x00 0x1782004c 0x01 0x00 0x00 0x17820058 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x17820060 0x01 0x00 0x00 0x17820064 0x01 0x00 0x00 0x178200f0 0x01 0x00 0x00 0x178200f4 0x01 0x00 0x00 0x17830010 0x01 0x00 0x00 0x17830024 0x01 0x00 0x00 0x17830038 0x01 0x00 0x00 0x1783003c 0x01 0x00 0x00 0x17830040 0x01 0x00 0x00 0x17830044 0x01 0x00 0x00 0x17830048 0x01 0x00 0x00 0x1783004c 0x01 0x00 0x00 0x17830058 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x17830060 0x01 0x00 0x00 0x17830064 0x01 0x00 0x00 0x178300f0 0x01 0x00 0x00 0x178300f4 0x01 0x00 0x00 0x17840010 0x01 0x00 0x00 0x17840024 0x01 0x00 0x00 0x17840038 0x01 0x00 0x00 0x1784003c 0x01 0x00 0x00 0x17840040 0x01 0x00 0x00 0x17840044 0x01 0x00 0x00 0x17840048 0x01 0x00 0x00 0x1784004c 0x01 0x00 0x00 0x17840058 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x17840060 0x01 0x00 0x00 0x17840064 0x01 0x00 0x00 0x178400f0 0x01 0x00 0x00 0x178400f4 0x01 0x00 0x00 0x17850010 0x01 0x00 0x00 0x17850024 0x01 0x00 0x00 0x17850038 0x01 0x00 0x00 0x1785003c 0x01 0x00 0x00 0x17850040 0x01 0x00 0x00 0x17850044 0x01 0x00 0x00 0x17850048 0x01 0x00 0x00 0x1785004c 0x01 0x00 0x00 0x17850058 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x17850060 0x01 0x00 0x00 0x17850064 0x01 0x00 0x00 0x178500f0 0x01 0x00 0x00 0x178500f4 0x01 0x00 0x00 0x17860010 0x01 0x00 0x00 0x17860024 0x01 0x00 0x00 0x17860038 0x01 0x00 0x00 0x1786003c 0x01 0x00 0x00 0x17860040 0x01 0x00 0x00 0x17860044 0x01 0x00 0x00 0x17860048 0x01 0x00 0x00 0x1786004c 0x01 0x00 0x00 0x17860058 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x17860060 0x01 0x00 0x00 0x17860064 0x01 0x00 0x00 0x178600f0 0x01 0x00 0x00 0x178600f4 0x01 0x00 0x00 0x17870010 0x01 0x00 0x00 0x17870024 0x01 0x00 0x00 0x17870038 0x01 0x00 0x00 0x1787003c 0x01 0x00 0x00 0x17870040 0x01 0x00 0x00 0x17870044 0x01 0x00 0x00 0x17870048 0x01 0x00 0x00 0x1787004c 0x01 0x00 0x00 0x17870058 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x17870060 0x01 0x00 0x00 0x17870064 0x01 0x00 0x00 0x178700f0 0x01 0x00 0x00 0x178700f4 0x01 0x00 0x00 0x178a0010 0x01 0x00 0x00 0x178a0024 0x01 0x00 0x00 0x178a0038 0x01 0x00 0x00 0x178a003c 0x01 0x00 0x00 0x178a0040 0x01 0x00 0x00 0x178a0044 0x01 0x00 0x00 0x178a0048 0x01 0x00 0x00 0x178a004c 0x01 0x00 0x00 0x178a006c 0x01 0x00 0x00 0x178a0070 0x01 0x00 0x00 0x178a0074 0x01 0x00 0x00 0x178a0078 0x01 0x00 0x00 0x178a007c 0x01 0x00 0x00 0x178a0084 0x01 0x00 0x00 0x178a00f4 0x01 0x00 0x00 0x178a00f8 0x01 0x00 0x00 0x178a00fc 0x01 0x00 0x00 0x178a0100 0x01 0x00 0x00 0x178a0104 0x01 0x00 0x00 0x178a0118 0x01 0x00 0x00 0x178a011c 0x01 0x00 0x00 0x178a0120 0x01 0x00 0x00 0x178a0124 0x01 0x00 0x00 0x178a0128 0x01 0x00 0x00 0x178a012c 0x01 0x00 0x00 0x178a0130 0x01 0x00 0x00 0x178a0134 0x01 0x00 0x00 0x178a0138 0x01 0x00 0x00 0x178a0158 0x01 0x00 0x00 0x178a015c 0x01 0x00 0x00 0x178a0160 0x01 0x00 0x00 0x178a0164 0x01 0x00 0x00 0x178a0168 0x01 0x00 0x00 0x178a0170 0x01 0x00 0x00 0x178a0174 0x01 0x00 0x00 0x178a0188 0x01 0x00 0x00 0x178a018c 0x01 0x00 0x00 0x178a0190 0x01 0x00 0x00 0x178a0194 0x01 0x00 0x00 0x178a0198 0x01 0x00 0x00 0x178a01ac 0x01 0x00 0x00 0x178a01b0 0x01 0x00 0x00 0x178a01b4 0x01 0x00 0x00 0x178a01b8 0x01 0x00 0x00 0x178a01bc 0x01 0x00 0x00 0x178a01c0 0x01 0x00 0x00 0x178a01c8 0x01 0x00 0x00 0x17880010 0x01 0x00 0x00 0x17880024 0x01 0x00 0x00 0x17880038 0x01 0x00 0x00 0x1788003c 0x01 0x00 0x00 0x17880040 0x01 0x00 0x00 0x17880044 0x01 0x00 0x00 0x17880048 0x01 0x00 0x00 0x1788004c 0x01 0x00 0x00 0x17890010 0x01 0x00 0x00 0x17890024 0x01 0x00 0x00 0x17890038 0x01 0x00 0x00 0x1789003c 0x01 0x00 0x00 0x17890040 0x01 0x00 0x00 0x17890044 0x01 0x00 0x00 0x17890048 0x01 0x00 0x00 0x1789004c 0x01 0x00 0x00 0x1908005c 0x01 0x00 0x00 0x190800c8 0x01 0x00 0x00 0x190800d4 0x01 0x00 0x00 0x190800e0 0x01 0x00 0x00 0x190800ec 0x01 0x00 0x00 0x190800f8 0x01 0x00 0x00 0x190801b4 0x01 0x00 0x00 0x190a80f8 0x01 0x00 0x00 0x190a80fc 0x01 0x00 0x00 0x190a8100 0x01 0x00 0x00 0x190a8104 0x01 0x00 0x00 0x190a8108 0x01 0x00 0x00 0x190a810c 0x01 0x00 0x00 0x190a8110 0x01 0x00 0x00 0x190a816c 0x01 0x00 0x00 0x190a8170 0x01 0x00 0x00 0x190a8174 0x01 0x00 0x00 0x190a8178 0x01 0x00 0x00 0x190a818c 0x01 0x00 0x00 0x190a8190 0x01 0x00 0x00 0x190a8194 0x01 0x00 0x00 0x190a8198 0x01 0x00 0x00 0x190a819c 0x01 0x00 0x00 0x190a81a0 0x01 0x00 0x00 0x190a81c8 0x01 0x00 0x00 0x190a81f8 0x01 0x00 0x00 0x190a84c4 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a8860 0x01 0x00 0x00 0x190a8864 0x01 0x00 0x00 0x190a8868 0x01 0x00 0x00 0x190a9188 0x01 0x00 0x00 0x190a918c 0x01 0x00 0x00 0x190a9190 0x01 0x00 0x00 0x190a9194 0x01 0x00 0x00 0x190a9198 0x01 0x00 0x00 0x190a919c 0x01 0x00 0x00 0x190a91a0 0x01 0x00 0x00 0x190a91a4 0x01 0x00 0x00 0x190a91c8 0x01 0x00 0x00 0x190aa044 0x01 0x00 0x00 0x19220348 0x01 0x00 0x00 0x19220480 0x01 0x00 0x00 0x19222400 0x01 0x00 0x00 0x19223220 0x01 0x00 0x00 0x19223224 0x01 0x00 0x00 0x19223228 0x01 0x00 0x00 0x1922322c 0x01 0x00 0x00 0x19223308 0x01 0x00 0x00 0x19223318 0x01 0x00 0x00 0x19238100 0x01 0x00 0x00 0x19242044 0x01 0x00 0x00 0x19242048 0x01 0x00 0x00 0x1924204c 0x01 0x00 0x00 0x192420b0 0x01 0x00 0x00 0x19242104 0x01 0x00 0x00 0x19242114 0x01 0x00 0x00 0x19248004 0x01 0x00 0x00 0x19248008 0x01 0x00 0x00 0x1924800c 0x01 0x00 0x00 0x19248010 0x01 0x00 0x00 0x1924c030 0x01 0x00 0x00 0x19250020 0x01 0x00 0x00 0x19252028 0x01 0x00 0x00 0x1926004c 0x01 0x00 0x00 0x19260050 0x01 0x00 0x00 0x19260054 0x01 0x00 0x00 0x19260058 0x01 0x00 0x00 0x1926005c 0x01 0x00 0x00 0x19260060 0x01 0x00 0x00 0x19260064 0x01 0x00 0x00 0x19260068 0x01 0x00 0x00 0x19320348 0x01 0x00 0x00 0x19320480 0x01 0x00 0x00 0x19322400 0x01 0x00 0x00 0x19323220 0x01 0x00 0x00 0x19323224 0x01 0x00 0x00 0x19323228 0x01 0x00 0x00 0x1932322c 0x01 0x00 0x00 0x19323308 0x01 0x00 0x00 0x19323318 0x01 0x00 0x00 0x19338100 0x01 0x00 0x00 0x19342044 0x01 0x00 0x00 0x19342048 0x01 0x00 0x00 0x1934204c 0x01 0x00 0x00 0x193420b0 0x01 0x00 0x00 0x19342104 0x01 0x00 0x00 0x19342114 0x01 0x00 0x00 0x19348004 0x01 0x00 0x00 0x19348008 0x01 0x00 0x00 0x1934800c 0x01 0x00 0x00 0x19348010 0x01 0x00 0x00 0x1934c030 0x01 0x00 0x00 0x19350020 0x01 0x00 0x00 0x19352028 0x01 0x00 0x00 0x1936004c 0x01 0x00 0x00 0x19360050 0x01 0x00 0x00 0x19360054 0x01 0x00 0x00 0x19360058 0x01 0x00 0x00 0x1936005c 0x01 0x00 0x00 0x19360060 0x01 0x00 0x00 0x19360064 0x01 0x00 0x00 0x19360068 0x01 0x00 0x00 0x19620348 0x01 0x00 0x00 0x19620480 0x01 0x00 0x00 0x19622400 0x01 0x00 0x00 0x19623220 0x01 0x00 0x00 0x19623224 0x01 0x00 0x00 0x19623228 0x01 0x00 0x00 0x1962322c 0x01 0x00 0x00 0x19623308 0x01 0x00 0x00 0x19623318 0x01 0x00 0x00 0x19638100 0x01 0x00 0x00 0x19642044 0x01 0x00 0x00 0x19642048 0x01 0x00 0x00 0x1964204c 0x01 0x00 0x00 0x196420b0 0x01 0x00 0x00 0x19642104 0x01 0x00 0x00 0x19642114 0x01 0x00 0x00 0x19648004 0x01 0x00 0x00 0x19648008 0x01 0x00 0x00 0x1964800c 0x01 0x00 0x00 0x19648010 0x01 0x00 0x00 0x1964c030 0x01 0x00 0x00 0x19650020 0x01 0x00 0x00 0x19652028 0x01 0x00 0x00 0x1966004c 0x01 0x00 0x00 0x19660050 0x01 0x00 0x00 0x19660054 0x01 0x00 0x00 0x19660058 0x01 0x00 0x00 0x1966005c 0x01 0x00 0x00 0x19660060 0x01 0x00 0x00 0x19660064 0x01 0x00 0x00 0x19660068 0x01 0x00 0x00 0x19720348 0x01 0x00 0x00 0x19720480 0x01 0x00 0x00 0x19722400 0x01 0x00 0x00 0x19723220 0x01 0x00 0x00 0x19723224 0x01 0x00 0x00 0x19723228 0x01 0x00 0x00 0x1972322c 0x01 0x00 0x00 0x19723308 0x01 0x00 0x00 0x19723318 0x01 0x00 0x00 0x19738100 0x01 0x00 0x00 0x19742044 0x01 0x00 0x00 0x19742048 0x01 0x00 0x00 0x1974204c 0x01 0x00 0x00 0x197420b0 0x01 0x00 0x00 0x19742104 0x01 0x00 0x00 0x19742114 0x01 0x00 0x00 0x19748004 0x01 0x00 0x00 0x19748008 0x01 0x00 0x00 0x1974800c 0x01 0x00 0x00 0x19748010 0x01 0x00 0x00 0x1974c030 0x01 0x00 0x00 0x19750020 0x01 0x00 0x00 0x19752028 0x01 0x00 0x00 0x1976004c 0x01 0x00 0x00 0x19760050 0x01 0x00 0x00 0x19760054 0x01 0x00 0x00 0x19760058 0x01 0x00 0x00 0x1976005c 0x01 0x00 0x00 0x19760060 0x01 0x00 0x00 0x19760064 0x01 0x00 0x00 0x19760068 0x01 0x00 0x00 0x1925802c 0x01 0x00 0x00 0x1925809c 0x01 0x00 0x00 0x192580a0 0x01 0x00 0x00 0x192580a8 0x01 0x00 0x00 0x192580ac 0x01 0x00 0x00 0x192580b0 0x01 0x00 0x00 0x192580b8 0x01 0x00 0x00 0x192580c0 0x01 0x00 0x00 0x192580c4 0x01 0x00 0x00 0x192580c8 0x01 0x00 0x00 0x192580cc 0x01 0x00 0x00 0x192580d0 0x01 0x00 0x00 0x192580d4 0x01 0x00 0x00 0x192580d8 0x01 0x00 0x00 0x192580e0 0x01 0x00 0x00 0x192580e8 0x01 0x00 0x00 0x192580f0 0x01 0x00 0x00 0x192580f8 0x01 0x00 0x00 0x19258100 0x01 0x00 0x00 0x19258108 0x01 0x00 0x00 0x19258110 0x01 0x00 0x00 0x19258118 0x01 0x00 0x00 0x19258120 0x01 0x00 0x00 0x19258128 0x01 0x00 0x00 0x19258210 0x01 0x00 0x00 0x19258214 0x01 0x00 0x00 0x19258218 0x01 0x00 0x00 0x19259010 0x01 0x00 0x00 0x19259070 0x01 0x00 0x00 0x1925b004 0x01 0x00 0x00 0x1965802c 0x01 0x00 0x00 0x1965809c 0x01 0x00 0x00 0x196580a0 0x01 0x00 0x00 0x196580a8 0x01 0x00 0x00 0x196580ac 0x01 0x00 0x00 0x196580b0 0x01 0x00 0x00 0x196580b8 0x01 0x00 0x00 0x196580c0 0x01 0x00 0x00 0x196580c4 0x01 0x00 0x00 0x196580c8 0x01 0x00 0x00 0x196580cc 0x01 0x00 0x00 0x196580d0 0x01 0x00 0x00 0x196580d4 0x01 0x00 0x00 0x196580d8 0x01 0x00 0x00 0x196580e0 0x01 0x00 0x00 0x196580e8 0x01 0x00 0x00 0x196580f0 0x01 0x00 0x00 0x196580f8 0x01 0x00 0x00 0x19658100 0x01 0x00 0x00 0x19658108 0x01 0x00 0x00 0x19658110 0x01 0x00 0x00 0x19658118 0x01 0x00 0x00 0x19658120 0x01 0x00 0x00 0x19658128 0x01 0x00 0x00 0x19658210 0x01 0x00 0x00 0x19658214 0x01 0x00 0x00 0x19658218 0x01 0x00 0x00 0x19659010 0x01 0x00 0x00 0x19659070 0x01 0x00 0x00 0x1965b004 0x01 0x00 0x00 0x1935802c 0x01 0x00 0x00 0x1935809c 0x01 0x00 0x00 0x193580a0 0x01 0x00 0x00 0x193580a8 0x01 0x00 0x00 0x193580ac 0x01 0x00 0x00 0x193580b0 0x01 0x00 0x00 0x193580b8 0x01 0x00 0x00 0x193580c0 0x01 0x00 0x00 0x193580c4 0x01 0x00 0x00 0x193580c8 0x01 0x00 0x00 0x193580cc 0x01 0x00 0x00 0x193580d0 0x01 0x00 0x00 0x193580d4 0x01 0x00 0x00 0x193580d8 0x01 0x00 0x00 0x193580e0 0x01 0x00 0x00 0x193580e8 0x01 0x00 0x00 0x193580f0 0x01 0x00 0x00 0x193580f8 0x01 0x00 0x00 0x19358100 0x01 0x00 0x00 0x19358108 0x01 0x00 0x00 0x19358110 0x01 0x00 0x00 0x19358118 0x01 0x00 0x00 0x19358120 0x01 0x00 0x00 0x19358128 0x01 0x00 0x00 0x19358210 0x01 0x00 0x00 0x19358214 0x01 0x00 0x00 0x19358218 0x01 0x00 0x00 0x19359010 0x01 0x00 0x00 0x19359070 0x01 0x00 0x00 0x1935b004 0x01 0x00 0x00 0x1975802c 0x01 0x00 0x00 0x1975809c 0x01 0x00 0x00 0x197580a0 0x01 0x00 0x00 0x197580a8 0x01 0x00 0x00 0x197580ac 0x01 0x00 0x00 0x197580b0 0x01 0x00 0x00 0x197580b8 0x01 0x00 0x00 0x197580c0 0x01 0x00 0x00 0x197580c4 0x01 0x00 0x00 0x197580c8 0x01 0x00 0x00 0x197580cc 0x01 0x00 0x00 0x197580d0 0x01 0x00 0x00 0x197580d4 0x01 0x00 0x00 0x197580d8 0x01 0x00 0x00 0x197580e0 0x01 0x00 0x00 0x197580e8 0x01 0x00 0x00 0x197580f0 0x01 0x00 0x00 0x197580f8 0x01 0x00 0x00 0x19758100 0x01 0x00 0x00 0x19758108 0x01 0x00 0x00 0x19758110 0x01 0x00 0x00 0x19758118 0x01 0x00 0x00 0x19758120 0x01 0x00 0x00 0x19758128 0x01 0x00 0x00 0x19758210 0x01 0x00 0x00 0x19758214 0x01 0x00 0x00 0x19758218 0x01 0x00 0x00 0x19759010 0x01 0x00 0x00 0x19759070 0x01 0x00 0x00 0x1975b004 0x01 0x00 0x00 0x192c0310 0x01 0x00 0x00 0x192c0400 0x01 0x00 0x00 0x192c0404 0x01 0x00 0x00 0x192c0410 0x01 0x00 0x00 0x192c0414 0x01 0x00 0x00 0x192c0418 0x01 0x00 0x00 0x192c0420 0x01 0x00 0x00 0x192c0424 0x01 0x00 0x00 0x192c0430 0x01 0x00 0x00 0x192c0440 0x01 0x00 0x00 0x192c0448 0x01 0x00 0x00 0x192c04a0 0x01 0x00 0x00 0x192c04b0 0x01 0x00 0x00 0x192c04b4 0x01 0x00 0x00 0x192c04b8 0x01 0x00 0x00 0x192c04d0 0x01 0x00 0x00 0x192c04d4 0x01 0x00 0x00 0x192c341c 0x01 0x00 0x00 0x192c5804 0x01 0x00 0x00 0x192c590c 0x01 0x00 0x00 0x192c5a14 0x01 0x00 0x00 0x192c5c1c 0x01 0x00 0x00 0x192c5c38 0x01 0x00 0x00 0x192c9100 0x01 0x00 0x00 0x192c9110 0x01 0x00 0x00 0x192c9120 0x01 0x00 0x00 0x192c9180 0x01 0x00 0x00 0x192c9184 0x01 0x00 0x00 0x193c0310 0x01 0x00 0x00 0x193c0400 0x01 0x00 0x00 0x193c0404 0x01 0x00 0x00 0x193c0410 0x01 0x00 0x00 0x193c0414 0x01 0x00 0x00 0x193c0418 0x01 0x00 0x00 0x193c0420 0x01 0x00 0x00 0x193c0424 0x01 0x00 0x00 0x193c0430 0x01 0x00 0x00 0x193c0440 0x01 0x00 0x00 0x193c0448 0x01 0x00 0x00 0x193c04a0 0x01 0x00 0x00 0x193c04b0 0x01 0x00 0x00 0x193c04b4 0x01 0x00 0x00 0x193c04b8 0x01 0x00 0x00 0x193c04d0 0x01 0x00 0x00 0x193c04d4 0x01 0x00 0x00 0x193c341c 0x01 0x00 0x00 0x193c5804 0x01 0x00 0x00 0x193c590c 0x01 0x00 0x00 0x193c5a14 0x01 0x00 0x00 0x193c5c1c 0x01 0x00 0x00 0x193c5c38 0x01 0x00 0x00 0x193c9100 0x01 0x00 0x00 0x193c9110 0x01 0x00 0x00 0x193c9120 0x01 0x00 0x00 0x193c9180 0x01 0x00 0x00 0x193c9184 0x01 0x00 0x00 0x196c0310 0x01 0x00 0x00 0x196c0400 0x01 0x00 0x00 0x196c0404 0x01 0x00 0x00 0x196c0410 0x01 0x00 0x00 0x196c0414 0x01 0x00 0x00 0x196c0418 0x01 0x00 0x00 0x196c0420 0x01 0x00 0x00 0x196c0424 0x01 0x00 0x00 0x196c0430 0x01 0x00 0x00 0x196c0440 0x01 0x00 0x00 0x196c0448 0x01 0x00 0x00 0x196c04a0 0x01 0x00 0x00 0x196c04b0 0x01 0x00 0x00 0x196c04b4 0x01 0x00 0x00 0x196c04b8 0x01 0x00 0x00 0x196c04d0 0x01 0x00 0x00 0x196c04d4 0x01 0x00 0x00 0x196c341c 0x01 0x00 0x00 0x196c5804 0x01 0x00 0x00 0x196c590c 0x01 0x00 0x00 0x196c5a14 0x01 0x00 0x00 0x196c5c1c 0x01 0x00 0x00 0x196c5c38 0x01 0x00 0x00 0x196c9100 0x01 0x00 0x00 0x196c9110 0x01 0x00 0x00 0x196c9120 0x01 0x00 0x00 0x196c9180 0x01 0x00 0x00 0x196c9184 0x01 0x00 0x00 0x197c0310 0x01 0x00 0x00 0x197c0400 0x01 0x00 0x00 0x197c0404 0x01 0x00 0x00 0x197c0410 0x01 0x00 0x00 0x197c0414 0x01 0x00 0x00 0x197c0418 0x01 0x00 0x00 0x197c0420 0x01 0x00 0x00 0x197c0424 0x01 0x00 0x00 0x197c0430 0x01 0x00 0x00 0x197c0440 0x01 0x00 0x00 0x197c0448 0x01 0x00 0x00 0x197c04a0 0x01 0x00 0x00 0x197c04b0 0x01 0x00 0x00 0x197c04b4 0x01 0x00 0x00 0x197c04b8 0x01 0x00 0x00 0x197c04d0 0x01 0x00 0x00 0x197c04d4 0x01 0x00 0x00 0x197c341c 0x01 0x00 0x00 0x197c5804 0x01 0x00 0x00 0x197c590c 0x01 0x00 0x00 0x197c5a14 0x01 0x00 0x00 0x197c5c1c 0x01 0x00 0x00 0x197c5c38 0x01 0x00 0x00 0x197c9100 0x01 0x00 0x00 0x197c9110 0x01 0x00 0x00 0x197c9120 0x01 0x00 0x00 0x197c9180 0x01 0x00 0x00 0x197c9184 0x01 0x00 0x00 0x192c5cac 0x01 0x00 0x00 0x192c5cb0 0x01 0x00 0x00 0x192c5cb4 0x01 0x00 0x00 0x196c5cac 0x01 0x00 0x00 0x196c5cb0 0x01 0x00 0x00 0x196c5cb4 0x01 0x00 0x00 0x193c5cac 0x01 0x00 0x00 0x193c5cb0 0x01 0x00 0x00 0x193c5cb4 0x01 0x00 0x00 0x197c5cac 0x01 0x00 0x00 0x197c5cb0 0x01 0x00 0x00 0x197c5cb4 0x01 0x00 0x00 0x190ba28c 0x01 0x00 0x00 0x190ba294 0x01 0x00 0x00 0x190ba29c 0x01 0x00 0x00 0x192e0618 0x01 0x00 0x00 0x192e0684 0x01 0x00 0x00 0x192e068c 0x01 0x00 0x00 0x193e0618 0x01 0x00 0x00 0x193e0684 0x01 0x00 0x00 0x193e068c 0x01 0x00 0x00 0x196e0618 0x01 0x00 0x00 0x196e0684 0x01 0x00 0x00 0x196e068c 0x01 0x00 0x00 0x197e0618 0x01 0x00 0x00 0x197e0684 0x01 0x00 0x00 0x197e068c 0x01 0x00 0x00 0x19281e64 0x01 0x00 0x00 0x19281ea0 0x01 0x00 0x00 0x19283e64 0x01 0x00 0x00 0x19283ea0 0x01 0x00 0x00 0x1928527c 0x01 0x00 0x00 0x19285290 0x01 0x00 0x00 0x192854ec 0x01 0x00 0x00 0x192854f4 0x01 0x00 0x00 0x19285514 0x01 0x00 0x00 0x1928551c 0x01 0x00 0x00 0x19285524 0x01 0x00 0x00 0x19285548 0x01 0x00 0x00 0x19285550 0x01 0x00 0x00 0x19285558 0x01 0x00 0x00 0x192855b8 0x01 0x00 0x00 0x192855c0 0x01 0x00 0x00 0x192855ec 0x01 0x00 0x00 0x19285870 0x01 0x00 0x00 0x192858a0 0x01 0x00 0x00 0x192858a8 0x01 0x00 0x00 0x192858b0 0x01 0x00 0x00 0x192858b8 0x01 0x00 0x00 0x192858d8 0x01 0x00 0x00 0x192858dc 0x01 0x00 0x00 0x192858f4 0x01 0x00 0x00 0x192858fc 0x01 0x00 0x00 0x19285920 0x01 0x00 0x00 0x19285928 0x01 0x00 0x00 0x19285944 0x01 0x00 0x00 0x19286314 0x01 0x00 0x00 0x19286454 0x01 0x00 0x00 0x19286594 0x01 0x00 0x00 0x19286604 0x01 0x00 0x00 0x1928660c 0x01 0x00 0x00 0x19381e64 0x01 0x00 0x00 0x19381ea0 0x01 0x00 0x00 0x19383e64 0x01 0x00 0x00 0x19383ea0 0x01 0x00 0x00 0x1938527c 0x01 0x00 0x00 0x19385290 0x01 0x00 0x00 0x193854ec 0x01 0x00 0x00 0x193854f4 0x01 0x00 0x00 0x19385514 0x01 0x00 0x00 0x1938551c 0x01 0x00 0x00 0x19385524 0x01 0x00 0x00 0x19385548 0x01 0x00 0x00 0x19385550 0x01 0x00 0x00 0x19385558 0x01 0x00 0x00 0x193855b8 0x01 0x00 0x00 0x193855c0 0x01 0x00 0x00 0x193855ec 0x01 0x00 0x00 0x19385870 0x01 0x00 0x00 0x193858a0 0x01 0x00 0x00 0x193858a8 0x01 0x00 0x00 0x193858b0 0x01 0x00 0x00 0x193858b8 0x01 0x00 0x00 0x193858d8 0x01 0x00 0x00 0x193858dc 0x01 0x00 0x00 0x193858f4 0x01 0x00 0x00 0x193858fc 0x01 0x00 0x00 0x19385920 0x01 0x00 0x00 0x19385928 0x01 0x00 0x00 0x19385944 0x01 0x00 0x00 0x19386314 0x01 0x00 0x00 0x19386454 0x01 0x00 0x00 0x19386594 0x01 0x00 0x00 0x19386604 0x01 0x00 0x00 0x1938660c 0x01 0x00 0x00 0x19681e64 0x01 0x00 0x00 0x19681ea0 0x01 0x00 0x00 0x19683e64 0x01 0x00 0x00 0x19683ea0 0x01 0x00 0x00 0x1968527c 0x01 0x00 0x00 0x19685290 0x01 0x00 0x00 0x196854ec 0x01 0x00 0x00 0x196854f4 0x01 0x00 0x00 0x19685514 0x01 0x00 0x00 0x1968551c 0x01 0x00 0x00 0x19685524 0x01 0x00 0x00 0x19685548 0x01 0x00 0x00 0x19685550 0x01 0x00 0x00 0x19685558 0x01 0x00 0x00 0x196855b8 0x01 0x00 0x00 0x196855c0 0x01 0x00 0x00 0x196855ec 0x01 0x00 0x00 0x19685870 0x01 0x00 0x00 0x196858a0 0x01 0x00 0x00 0x196858a8 0x01 0x00 0x00 0x196858b0 0x01 0x00 0x00 0x196858b8 0x01 0x00 0x00 0x196858d8 0x01 0x00 0x00 0x196858dc 0x01 0x00 0x00 0x196858f4 0x01 0x00 0x00 0x196858fc 0x01 0x00 0x00 0x19685920 0x01 0x00 0x00 0x19685928 0x01 0x00 0x00 0x19685944 0x01 0x00 0x00 0x19686314 0x01 0x00 0x00 0x19686454 0x01 0x00 0x00 0x19686594 0x01 0x00 0x00 0x19686604 0x01 0x00 0x00 0x1968660c 0x01 0x00 0x00 0x19781e64 0x01 0x00 0x00 0x19781ea0 0x01 0x00 0x00 0x19783e64 0x01 0x00 0x00 0x19783ea0 0x01 0x00 0x00 0x1978527c 0x01 0x00 0x00 0x19785290 0x01 0x00 0x00 0x197854ec 0x01 0x00 0x00 0x197854f4 0x01 0x00 0x00 0x19785514 0x01 0x00 0x00 0x1978551c 0x01 0x00 0x00 0x19785524 0x01 0x00 0x00 0x19785548 0x01 0x00 0x00 0x19785550 0x01 0x00 0x00 0x19785558 0x01 0x00 0x00 0x197855b8 0x01 0x00 0x00 0x197855c0 0x01 0x00 0x00 0x197855ec 0x01 0x00 0x00 0x19785870 0x01 0x00 0x00 0x197858a0 0x01 0x00 0x00 0x197858a8 0x01 0x00 0x00 0x197858b0 0x01 0x00 0x00 0x197858b8 0x01 0x00 0x00 0x197858d8 0x01 0x00 0x00 0x197858dc 0x01 0x00 0x00 0x197858f4 0x01 0x00 0x00 0x197858fc 0x01 0x00 0x00 0x19785920 0x01 0x00 0x00 0x19785928 0x01 0x00 0x00 0x19785944 0x01 0x00 0x00 0x19786314 0x01 0x00 0x00 0x19786454 0x01 0x00 0x00 0x19786594 0x01 0x00 0x00 0x19786604 0x01 0x00 0x00 0x1978660c 0x01 0x00 0x00 0x610110 0x01 0x00 0x00 0x610114 0x01 0x00 0x00 0x610118 0x01 0x00 0x00 0x61011c 0x01 0x00 0x00 0x610120 0x01 0x00 0x00 0x1908e01c 0x01 0x00 0x00 0x1908e030 0x01 0x00 0x00 0x19032020 0x01 0x00 0x00 0x19032024 0x01 0x00 0x01 0x19030040 0x01 0x01 0x01 0x1903005c 0x22c000 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c001 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c002 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c003 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c004 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c005 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c006 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c007 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c008 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c009 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c010 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c011 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c012 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c013 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c014 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c015 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c016 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c017 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c018 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c019 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c300 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c341 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c7b1 0x01 0x00 0x19030010 0x01 0x00 0x00 0x32302028 0x01 0x00 0x00 0x320a4404 0x01 0x00 0x00 0x320a4408 0x01 0x00 0x00 0x323b0404 0x01 0x00 0x00 0x323b0408 0x01 0x00 0x00 0xb2b1020 0x01 0x00 0x00 0xb2b1024 0x01 0x00>;
			};

			link_list_1 {
				qcom,curr-link-list = <0xff>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x190e0010 0x01 0x00 0x00 0x190e0020 0x08 0x00 0x00 0x190e0248 0x01 0x00 0x00 0x195f0010 0x01 0x00 0x00 0x195f0020 0x08 0x00 0x00 0x195f0248 0x01 0x00 0x00 0x199f0010 0x01 0x00 0x00 0x199f0020 0x08 0x00 0x00 0x199f0248 0x01 0x00 0x00 0x190e5018 0x01 0x00 0x00 0x190e5008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x190e5010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x195f2018 0x01 0x00 0x00 0x195f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x195f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x199f2018 0x01 0x00 0x00 0x199f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x199f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3c40010 0x01 0x00 0x00 0x3c40020 0x08 0x00 0x00 0x3c4b048 0x01 0x00 0x00 0x3c41018 0x01 0x00 0x00 0x3c41008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x3c41010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1740008 0x01 0x00 0x00 0x1740020 0x08 0x00 0x00 0x174c048 0x01 0x00 0x00 0x1741018 0x01 0x00 0x00 0x1741008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1741010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1681048 0x01 0x00 0x00 0x1682018 0x01 0x00 0x00 0x1682008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1682010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e8048 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x1708048 0x01 0x00 0x00 0x16c0010 0x01 0x00 0x00 0x16c0020 0x08 0x00 0x00 0x16cc048 0x01 0x00 0x00 0x16e6018 0x01 0x00 0x00 0x16e6008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e6010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16c2018 0x01 0x00 0x00 0x16c2008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16c2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706118 0x01 0x00 0x00 0x1706108 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706098 0x01 0x00 0x00 0x1706088 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706018 0x01 0x00 0x00 0x1706008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x1706010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500248 0x02 0x00 0x00 0x1500258 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x1510098 0x01 0x00 0x00 0x1510088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1510090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1513018 0x01 0x00 0x00 0x1513008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1513010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1512018 0x01 0x00 0x00 0x1512008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1512010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1511018 0x01 0x00 0x00 0x1511008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1511010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1514018 0x01 0x00 0x00 0x1514008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1514010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1510018 0x01 0x00 0x00 0x1510008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1510010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x17100104 0x1d 0x00 0x00 0x17100204 0x1d 0x00 0x00 0x17100384 0x1d 0x00 0x00 0xb281024 0x01 0x00 0x00 0xbde1034 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb211020 0x02 0x00 0x00 0xb221020 0x02 0x00 0x00 0xb231020 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0x17a00010 0x01 0x00 0x00 0x17a10010 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a30010 0x01 0x00 0x00 0x17a00030 0x01 0x00 0x00 0x17a10030 0x01 0x00 0x00 0x17a20030 0x01 0x00 0x00 0x17a30030 0x01 0x00 0x00 0x17a00038 0x01 0x00 0x00 0x17a10038 0x01 0x00 0x00 0x17a20038 0x01 0x00 0x00 0x17a30038 0x01 0x00 0x00 0x17a00040 0x01 0x00 0x00 0x17a10040 0x01 0x00 0x00 0x17a20040 0x01 0x00 0x00 0x17a30040 0x01 0x00 0x00 0x17a00048 0x01 0x00 0x00 0x17a00400 0x03 0x00 0x00 0x17a10400 0x03 0x00 0x00 0x17a20400 0x03 0x00 0x00 0x17a30400 0x03 0x00 0x00 0xc230000 0x06 0x00>;
			};

			dcc_curr_link@6 {
				qcom,curr-link-list = <0x06>;
				qcom,data-sink = "sram";
				qcom,ap_ns_qad_override_en;
				qcom,link-list = <0x00 0xc222004 0x01 0x00 0x00 0xc263014 0x01 0x00 0x00 0xc2630e0 0x01 0x00 0x00 0xc2630ec 0x01 0x00 0x00 0xc2630a0 0x10 0x00 0x00 0xc2630e8 0x01 0x00 0x00 0xc26313c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc265014 0x01 0x00 0x00 0xc2650e0 0x01 0x00 0x00 0xc2650ec 0x01 0x00 0x00 0xc2650a0 0x10 0x00 0x00 0xc2650e8 0x01 0x00 0x00 0xc26513c 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x17600240 0x0b 0x00 0x00 0x17600530 0x01 0x00 0x00 0x1760051c 0x01 0x00 0x00 0x17600524 0x01 0x00 0x00 0x1760052c 0x01 0x00 0x00 0x17600518 0x01 0x00 0x00 0x17600520 0x01 0x00 0x00 0x17600528 0x01 0x00 0x00 0x17600404 0x03 0x00 0x00 0x1760041c 0x03 0x00 0x00 0x17600434 0x01 0x00 0x00 0x1760043c 0x01 0x00 0x00 0x17600440 0x01 0x00 0x00 0x17400438 0x01 0x00 0x00 0x17600044 0x01 0x00 0x00 0x17600500 0x01 0x00 0x00 0x17600504 0x05 0x00 0x00 0x17900908 0x01 0x00 0x00 0x17900c18 0x01 0x00 0x00 0x17901908 0x01 0x00 0x00 0x17901c18 0x01 0x00 0x00 0x17b90810 0x01 0x00 0x00 0x17b90c50 0x01 0x00 0x00 0x17b90814 0x01 0x00 0x00 0x17b90c54 0x01 0x00 0x00 0x17b90818 0x01 0x00 0x00 0x17b90c58 0x01 0x00 0x00 0x17b93a84 0x02 0x00 0x00 0x17ba0810 0x01 0x00 0x00 0x17ba0c50 0x01 0x00 0x00 0x17ba0814 0x01 0x00 0x00 0x17ba0c54 0x01 0x00 0x00 0x17ba0818 0x01 0x00 0x00 0x17ba0c58 0x01 0x00 0x00 0x17ba3a84 0x02 0x00 0x00 0x17b93500 0x50 0x00 0x00 0x17ba3500 0x50 0x00 0x00 0x17a80000 0x10 0x00 0x00 0x17a82000 0x10 0x00 0x00 0x17a84000 0x10 0x00 0x00 0x17a86000 0x10 0x00 0x00 0x17aa0000 0x2c 0x00 0x00 0x17aa00fc 0x10 0x00 0x00 0x17aa0200 0x02 0x00 0x00 0x17aa0300 0x01 0x00 0x00 0x17aa0400 0x01 0x00 0x00 0x17aa0500 0x01 0x00 0x00 0x17aa0600 0x01 0x00 0x00 0x17aa0700 0x05 0x00 0x01 0x17a80000 0x8007 0x00 0x00 0x17a80000 0x01 0x00 0x01 0x17a80024 0x00 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x40 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x80 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0xc0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x100 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x140 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x180 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x1c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x200 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x240 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x280 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x2c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x300 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x340 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x380 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x3c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80024 0x4000 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x40 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a82000 0x8007 0x00 0x00 0x17a82000 0x01 0x00 0x01 0x17a82024 0x00 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x40 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x80 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0xc0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x100 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x140 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x180 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x1c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x200 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x240 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x280 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x2c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x300 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x340 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x380 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x3c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82024 0x4000 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x40 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a84000 0x8007 0x00 0x00 0x17a84000 0x01 0x00 0x01 0x17a84024 0x00 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x40 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x80 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0xc0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x100 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x140 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x180 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x1c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x200 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x240 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x280 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x2c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x300 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x340 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x380 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x3c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84024 0x4000 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x40 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a86000 0x8007 0x00 0x00 0x17a86000 0x01 0x00 0x01 0x17a86024 0x00 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x40 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x80 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0xc0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x100 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x140 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x180 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x1c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x200 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x240 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x280 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x2c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x300 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x340 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x380 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x3c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86024 0x4000 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x40 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x17b00000 0x01 0x00 0x00 0x17a94030 0x01 0x00 0x00 0x17a9408c 0x01 0x00 0x01 0x17a9409c 0x78 0x00 0x01 0x17a9409c 0x00 0x00 0x01 0x17a94048 0x01 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x01 0x17a94048 0x1d 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x00 0x17a90030 0x01 0x00 0x00 0x17a9008c 0x01 0x00 0x01 0x17a9009c 0x78 0x00 0x01 0x17a9009c 0x00 0x00 0x01 0x17a90048 0x01 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x01 0x17a90048 0x1d 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x00 0x17a92030 0x01 0x00 0x00 0x17a9208c 0x01 0x00 0x01 0x17a9209c 0x78 0x00 0x01 0x17a9209c 0x00 0x00 0x01 0x17a92048 0x01 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x01 0x17a92048 0x1d 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x00 0x17a96030 0x01 0x00 0x00 0x17a9608c 0x01 0x00 0x01 0x17a9609c 0x78 0x00 0x01 0x17a9609c 0x00 0x00 0x01 0x17a96048 0x01 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x01 0x17a96048 0x1d 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x00 0x17d98020 0x01 0x00 0x00 0x13822000 0x01 0x00 0x00 0x221c21c4 0x01 0x00 0x00 0x1fc8000 0x01 0x00 0x00 0x17400038 0x01 0x00 0x00 0x17d91020 0x01 0x00 0x00 0x17d92020 0x01 0x00 0x00 0x17d93020 0x01 0x00 0x00 0x17d90020 0x01 0x00 0x00 0x17d9134c 0x01 0x00 0x00 0x17d9234c 0x01 0x00 0x00 0x17d9334c 0x01 0x00 0x00 0x17d9034c 0x01 0x00 0x00 0x17d91300 0x01 0x00 0x00 0x17d92300 0x01 0x00 0x00 0x17d93300 0x01 0x00 0x00 0x17d90300 0x01 0x00 0x00 0x19181040 0x01 0x00 0x00 0x19181048 0x01 0x00 0x00 0x19180010 0x01 0x00 0x00 0x19180020 0x06 0x00 0x00 0x19180410 0x01 0x00 0x00 0x19180420 0x06 0x00 0x00 0x19100010 0x01 0x00 0x00 0x19100020 0x06 0x00 0x00 0x19140010 0x01 0x00 0x00 0x19140020 0x06 0x00 0x00 0x19100410 0x01 0x00 0x00 0x19100420 0x06 0x00 0x00 0x19140410 0x01 0x00 0x00 0x19140420 0x06 0x00 0x00 0x19187810 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19187808 0x02 0x00 0x00 0x19187c10 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19187c08 0x02 0x00 0x00 0x19109010 0x01 0x00 0x02 0x40 0x00 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19109008 0x02 0x00 0x00 0x19149010 0x01 0x00 0x02 0x40 0x00 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19149008 0x02 0x00 0x00 0x19109410 0x01 0x00 0x02 0x40 0x00 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19109408 0x02 0x00 0x00 0x19149410 0x01 0x00 0x02 0x40 0x00 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19149408 0x02 0x00 0x00 0x1918f498 0x01 0x00 0x00 0x1918f488 0x01 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1914c098 0x01 0x00 0x00 0x1914c088 0x01 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1910c098 0x01 0x00 0x00 0x1910c088 0x01 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1918f418 0x01 0x00 0x00 0x1918f408 0x01 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1914c018 0x01 0x00 0x00 0x1914c008 0x01 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1910c018 0x01 0x00 0x00 0x1910c008 0x01 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x3d0201c 0x01 0x00 0x00 0x3d00000 0x01 0x00 0x00 0x3d00008 0x01 0x00 0x00 0x3d00044 0x01 0x00 0x00 0x3d00058 0x01 0x00 0x00 0x3d0005c 0x01 0x00 0x00 0x3d00060 0x01 0x00 0x00 0x3d00064 0x01 0x00 0x00 0x3d00068 0x01 0x00 0x00 0x3d0006c 0x01 0x00 0x00 0x3d0007c 0x01 0x00 0x00 0x3d00080 0x01 0x00 0x00 0x3d00084 0x01 0x00 0x00 0x3d00088 0x01 0x00 0x00 0x3d0008c 0x01 0x00 0x00 0x3d00090 0x01 0x00 0x00 0x3d00094 0x01 0x00 0x00 0x3d00098 0x01 0x00 0x00 0x3d0009c 0x01 0x00 0x00 0x3d000a0 0x01 0x00 0x00 0x3d000a4 0x01 0x00 0x00 0x3d000a8 0x01 0x00 0x00 0x3d000ac 0x01 0x00 0x00 0x3d000b0 0x01 0x00 0x00 0x3d000b4 0x01 0x00 0x00 0x3d000b8 0x01 0x00 0x00 0x3d000bc 0x01 0x00 0x00 0x3d000c0 0x01 0x00 0x00 0x3d000c4 0x01 0x00 0x00 0x3d000c8 0x01 0x00 0x00 0x3d000e0 0x01 0x00 0x00 0x3d000e4 0x01 0x00 0x00 0x3d000e8 0x01 0x00 0x00 0x3d000ec 0x01 0x00 0x00 0x3d000f0 0x01 0x00 0x00 0x3d00108 0x01 0x00 0x00 0x3d00110 0x01 0x00 0x00 0x3d0011c 0x01 0x00 0x00 0x3d00124 0x01 0x00 0x00 0x3d00128 0x01 0x00 0x00 0x3d00130 0x01 0x00 0x00 0x3d00140 0x01 0x00 0x00 0x3d00158 0x01 0x00 0x00 0x3d001cc 0x01 0x00 0x00 0x3d001d0 0x01 0x00 0x00 0x3d001d4 0x01 0x00 0x00 0x3d002b4 0x01 0x00 0x00 0x3d002b8 0x01 0x00 0x00 0x3d002c0 0x01 0x00 0x00 0x3d002d0 0x01 0x00 0x00 0x3d002e0 0x01 0x00 0x00 0x3d002f0 0x01 0x00 0x00 0x3d00300 0x01 0x00 0x00 0x3d00310 0x01 0x00 0x00 0x3d00320 0x01 0x00 0x00 0x3d00330 0x01 0x00 0x00 0x3d00340 0x01 0x00 0x00 0x3d00350 0x01 0x00 0x00 0x3d00360 0x01 0x00 0x00 0x3d00370 0x01 0x00 0x00 0x3d00380 0x01 0x00 0x00 0x3d00390 0x01 0x00 0x00 0x3d003a0 0x01 0x00 0x00 0x3d003b0 0x01 0x00 0x00 0x3d003c0 0x01 0x00 0x00 0x3d003d0 0x01 0x00 0x00 0x3d003e0 0x01 0x00 0x00 0x3d00400 0x01 0x00 0x00 0x3d00410 0x01 0x00 0x00 0x3d00414 0x01 0x00 0x00 0x3d00418 0x01 0x00 0x00 0x3d0041c 0x01 0x00 0x00 0x3d00420 0x01 0x00 0x00 0x3d00424 0x01 0x00 0x00 0x3d00428 0x01 0x00 0x00 0x3d0042c 0x01 0x00 0x00 0x3d0043c 0x01 0x00 0x00 0x3d00440 0x01 0x00 0x00 0x3d00444 0x01 0x00 0x00 0x3d00448 0x01 0x00 0x00 0x3d0044c 0x01 0x00 0x00 0x3d00450 0x01 0x00 0x00 0x3d00454 0x01 0x00 0x00 0x3d00458 0x01 0x00 0x00 0x3d0045c 0x01 0x00 0x00 0x3d00460 0x01 0x00 0x00 0x3d00464 0x01 0x00 0x00 0x3d00468 0x01 0x00 0x00 0x3d0046c 0x01 0x00 0x00 0x3d00470 0x01 0x00 0x00 0x3d00474 0x01 0x00 0x00 0x3d004bc 0x01 0x00 0x00 0x3d00800 0x01 0x00 0x00 0x3d00804 0x01 0x00 0x00 0x3d00808 0x01 0x00 0x00 0x3d0080c 0x01 0x00 0x00 0x3d00810 0x01 0x00 0x00 0x3d00814 0x01 0x00 0x00 0x3d00818 0x01 0x00 0x00 0x3d0081c 0x01 0x00 0x00 0x3d00820 0x01 0x00 0x00 0x3d00824 0x01 0x00 0x00 0x3d00828 0x01 0x00 0x00 0x3d0082c 0x01 0x00 0x00 0x3d00830 0x01 0x00 0x00 0x3d00834 0x01 0x00 0x00 0x3d00840 0x01 0x00 0x00 0x3d00844 0x01 0x00 0x00 0x3d00848 0x01 0x00 0x00 0x3d0084c 0x01 0x00 0x00 0x3d00854 0x01 0x00 0x00 0x3d00858 0x01 0x00 0x00 0x3d0085c 0x01 0x00 0x00 0x3d00860 0x01 0x00 0x00 0x3d00864 0x01 0x00 0x00 0x3d00868 0x01 0x00 0x00 0x3d0086c 0x01 0x00 0x00 0x3d00870 0x01 0x00 0x00 0x3d00874 0x01 0x00 0x00 0x3d00878 0x01 0x00 0x00 0x3d0087c 0x01 0x00 0x00 0x3d00880 0x01 0x00 0x00 0x3d00884 0x01 0x00 0x00 0x3d00888 0x01 0x00 0x00 0x3d0088c 0x01 0x00 0x00 0x3d00890 0x01 0x00 0x00 0x3d00894 0x01 0x00 0x00 0x3d00898 0x01 0x00 0x00 0x3d0089c 0x01 0x00 0x00 0x3d008a0 0x01 0x00 0x00 0x3d008a4 0x01 0x00 0x00 0x3d008a8 0x01 0x00 0x00 0x3d008ac 0x01 0x00 0x00 0x3d008b0 0x01 0x00 0x00 0x3d008b4 0x01 0x00 0x00 0x3d008b8 0x01 0x00 0x00 0x3d008bc 0x01 0x00 0x00 0x3d008c0 0x01 0x00 0x00 0x3d008c4 0x01 0x00 0x00 0x3d008c8 0x01 0x00 0x00 0x3d008cc 0x01 0x00 0x00 0x3d008d0 0x01 0x00 0x00 0x3d008d4 0x01 0x00 0x00 0x3d008d8 0x01 0x00 0x00 0x3d008dc 0x01 0x00 0x00 0x3d008e0 0x01 0x00 0x00 0x3d008e4 0x01 0x00 0x00 0x3d008e8 0x01 0x00 0x00 0x3d008ec 0x01 0x00 0x00 0x3d008f0 0x01 0x00 0x00 0x3d008f4 0x01 0x00 0x00 0x3d008f8 0x01 0x00 0x00 0x3d008fc 0x01 0x00 0x00 0x3d00900 0x01 0x00 0x00 0x3d00904 0x01 0x00 0x00 0x3d00908 0x01 0x00 0x00 0x3d0090c 0x01 0x00 0x00 0x3d00980 0x01 0x00 0x00 0x3d00984 0x01 0x00 0x00 0x3d00988 0x01 0x00 0x00 0x3d0098c 0x01 0x00 0x00 0x3d00990 0x01 0x00 0x00 0x3d00994 0x01 0x00 0x00 0x3d00998 0x01 0x00 0x00 0x3d0099c 0x01 0x00 0x00 0x3d009a0 0x01 0x00 0x00 0x3d009c8 0x01 0x00 0x00 0x3d009cc 0x01 0x00 0x00 0x3d009d0 0x01 0x00 0x00 0x3d00a04 0x01 0x00 0x00 0x3d00a08 0x01 0x00 0x00 0x3d00a0c 0x01 0x00 0x00 0x3d00a10 0x01 0x00 0x00 0x3d00a14 0x01 0x00 0x00 0x3d00a18 0x01 0x00 0x00 0x3d00a1c 0x01 0x00 0x00 0x3d00a20 0x01 0x00 0x00 0x3d00a24 0x01 0x00 0x00 0x3d00a28 0x01 0x00 0x00 0x3d00a2c 0x01 0x00 0x00 0x3d00a30 0x01 0x00 0x00 0x3d00a34 0x01 0x00 0x00 0x3d01444 0x01 0x00 0x00 0x3d014d4 0x01 0x00 0x00 0x3d014d8 0x01 0x00 0x00 0x3d017ec 0x01 0x00 0x00 0x3d017f0 0x01 0x00 0x00 0x3d017f4 0x01 0x00 0x00 0x3d017f8 0x01 0x00 0x00 0x3d017fc 0x01 0x00 0x00 0x3d99800 0x01 0x00 0x00 0x3d99804 0x01 0x00 0x00 0x3d99808 0x01 0x00 0x00 0x3d9980c 0x01 0x00 0x00 0x3d99810 0x01 0x00 0x00 0x3d99814 0x01 0x00 0x00 0x3d99818 0x01 0x00 0x00 0x3d9981c 0x01 0x00 0x00 0x3d99828 0x01 0x00 0x00 0x3d9983c 0x01 0x00 0x00 0x3d998ac 0x01 0x00 0x00 0x18101c 0x01 0x00 0x00 0x181020 0x01 0x00 0x00 0x3d94000 0x01 0x00 0x00 0x3d94004 0x01 0x00 0x00 0x3d95000 0x01 0x00 0x00 0x3d95004 0x01 0x00 0x00 0x3d95008 0x01 0x00 0x00 0x3d9500c 0x01 0x00 0x00 0x3d96000 0x01 0x00 0x00 0x3d96004 0x01 0x00 0x00 0x3d96008 0x01 0x00 0x00 0x3d9600c 0x01 0x00 0x00 0x3d97000 0x01 0x00 0x00 0x3d97004 0x01 0x00 0x00 0x3d97008 0x01 0x00 0x00 0x3d9700c 0x01 0x00 0x00 0x3d98000 0x01 0x00 0x00 0x3d98004 0x01 0x00 0x00 0x3d98008 0x01 0x00 0x00 0x3d9800c 0x01 0x00 0x00 0x3d99000 0x01 0x00 0x00 0x3d99004 0x01 0x00 0x00 0x3d99008 0x01 0x00 0x00 0x3d9900c 0x01 0x00 0x00 0x3d99010 0x01 0x00 0x00 0x3d99014 0x01 0x00 0x00 0x3d99050 0x01 0x00 0x00 0x3d99054 0x01 0x00 0x00 0x3d99058 0x01 0x00 0x00 0x3d9905c 0x01 0x00 0x00 0x3d99060 0x01 0x00 0x00 0x3d99064 0x01 0x00 0x00 0x3d99068 0x01 0x00 0x00 0x3d9906c 0x01 0x00 0x00 0x3d99070 0x01 0x00 0x00 0x3d99074 0x01 0x00 0x00 0x3d990a8 0x01 0x00 0x00 0x3d990ac 0x01 0x00 0x00 0x3d990b8 0x01 0x00 0x00 0x3d990bc 0x01 0x00 0x00 0x3d990c0 0x01 0x00 0x00 0x3d990c8 0x01 0x00 0x00 0x3d99104 0x01 0x00 0x00 0x3d99108 0x01 0x00 0x00 0x3d9910c 0x01 0x00 0x00 0x3d99110 0x01 0x00 0x00 0x3d99114 0x01 0x00 0x00 0x3d99118 0x01 0x00 0x00 0x3d9911c 0x01 0x00 0x00 0x3d99120 0x01 0x00 0x00 0x3d99130 0x01 0x00 0x00 0x3d99134 0x01 0x00 0x00 0x3d9913c 0x01 0x00 0x00 0x3d99140 0x01 0x00 0x00 0x3d99144 0x01 0x00 0x00 0x3d99148 0x01 0x00 0x00 0x3d9914c 0x01 0x00 0x00 0x3d99150 0x01 0x00 0x00 0x3d99154 0x01 0x00 0x00 0x3d99198 0x01 0x00 0x00 0x3d9919c 0x01 0x00 0x00 0x3d991a0 0x01 0x00 0x00 0x3d991e0 0x01 0x00 0x00 0x3d991e4 0x01 0x00 0x00 0x3d991e8 0x01 0x00 0x00 0x3d99224 0x01 0x00 0x00 0x3d99228 0x01 0x00 0x00 0x3d99280 0x01 0x00 0x00 0x3d99284 0x01 0x00 0x00 0x3d99288 0x01 0x00 0x00 0x3d9928c 0x01 0x00 0x00 0x3d992cc 0x01 0x00 0x00 0x3d992d0 0x01 0x00 0x00 0x3d992d4 0x01 0x00 0x00 0x3d99314 0x01 0x00 0x00 0x3d99318 0x01 0x00 0x00 0x3d9931c 0x01 0x00 0x00 0x3d99358 0x01 0x00 0x00 0x3d9935c 0x01 0x00 0x00 0x3d99360 0x01 0x00 0x00 0x3d993a0 0x01 0x00 0x00 0x3d993a4 0x01 0x00 0x00 0x3d993e4 0x01 0x00 0x00 0x3d993e8 0x01 0x00 0x00 0x3d993ec 0x01 0x00 0x00 0x3d993f0 0x01 0x00 0x00 0x3d9942c 0x01 0x00 0x00 0x3d99430 0x01 0x00 0x00 0x3d99470 0x01 0x00 0x00 0x3d99474 0x01 0x00 0x00 0x3d99478 0x01 0x00 0x00 0x3d99500 0x01 0x00 0x00 0x3d99504 0x01 0x00 0x00 0x3d99508 0x01 0x00 0x00 0x3d9950c 0x01 0x00 0x00 0x3d99528 0x01 0x00 0x00 0x3d9952c 0x01 0x00 0x00 0x3d99530 0x01 0x00 0x00 0x3d99534 0x01 0x00 0x00 0x3d99538 0x01 0x00 0x00 0x3d9953c 0x01 0x00 0x00 0x3d99540 0x01 0x00 0x00 0x3d99544 0x01 0x00 0x00 0x3d99548 0x01 0x00 0x00 0x3d9954c 0x01 0x00 0x00 0x3d99550 0x01 0x00 0x00 0x3d99554 0x01 0x00 0x00 0x3d99558 0x01 0x00 0x00 0x3d9955c 0x01 0x00 0x00 0x3d99560 0x01 0x00 0x00 0x3d99564 0x01 0x00 0x00 0x3d99568 0x01 0x00 0x00 0x3d9956c 0x01 0x00 0x00 0x3d99570 0x01 0x00 0x00 0x3d99574 0x01 0x00 0x00 0x3d99578 0x01 0x00 0x00 0x3d9957c 0x01 0x00 0x00 0x3d99580 0x01 0x00 0x00 0x3d99584 0x01 0x00 0x00 0x3d99588 0x01 0x00 0x00 0x3d9958c 0x01 0x00 0x00 0x3d99590 0x01 0x00 0x00 0x3d99594 0x01 0x00 0x00 0x3d99598 0x01 0x00 0x00 0x3d9959c 0x01 0x00 0x00 0x3d995a0 0x01 0x00 0x00 0x3d995a4 0x01 0x00 0x00 0x3d995a8 0x01 0x00 0x00 0x3d995ac 0x01 0x00 0x00 0x3d995b0 0x01 0x00 0x00 0x3d995b4 0x01 0x00 0x00 0x3d995b8 0x01 0x00 0x00 0x3d995bc 0x01 0x00 0x00 0x3d995c0 0x01 0x00 0x00 0x3d3b000 0x01 0x00 0x00 0x3d3b004 0x01 0x00 0x00 0x3d3b014 0x01 0x00 0x00 0x3d3b01c 0x01 0x00 0x00 0x3d3b028 0x01 0x00 0x00 0x3d3b0ac 0x01 0x00 0x00 0x3d3b100 0x01 0x00 0x00 0x3d3b104 0x01 0x00 0x00 0x3d3b114 0x01 0x00 0x00 0x3d3b11c 0x01 0x00 0x00 0x3d3b128 0x01 0x00 0x00 0x3d3b1ac 0x01 0x00 0x00 0x3d90000 0x01 0x00 0x00 0x3d90004 0x01 0x00 0x00 0x3d90008 0x01 0x00 0x00 0x3d9000c 0x01 0x00 0x00 0x3d90010 0x01 0x00 0x00 0x3d90014 0x01 0x00 0x00 0x3d90018 0x01 0x00 0x00 0x3d9001c 0x01 0x00 0x00 0x3d90020 0x01 0x00 0x00 0x3d90024 0x01 0x00 0x00 0x3d90028 0x01 0x00 0x00 0x3d9002c 0x01 0x00 0x00 0x3d90030 0x01 0x00 0x00 0x3d90034 0x01 0x00 0x00 0x3d90038 0x01 0x00 0x00 0x3d91000 0x01 0x00 0x00 0x3d91004 0x01 0x00 0x00 0x3d91008 0x01 0x00 0x00 0x3d9100c 0x01 0x00 0x00 0x3d91010 0x01 0x00 0x00 0x3d91014 0x01 0x00 0x00 0x3d91018 0x01 0x00 0x00 0x3d9101c 0x01 0x00 0x00 0x3d91020 0x01 0x00 0x00 0x3d91024 0x01 0x00 0x00 0x3d91028 0x01 0x00 0x00 0x3d9102c 0x01 0x00 0x00 0x3d91030 0x01 0x00 0x00 0x3d91034 0x01 0x00 0x00 0x3d91038 0x01 0x00 0x00 0x3d50000 0x01 0x00 0x00 0x3d50004 0x01 0x00 0x00 0x3d50008 0x01 0x00 0x00 0x3d5000c 0x01 0x00 0x00 0x3d50010 0x01 0x00 0x00 0x3d50014 0x01 0x00 0x00 0x3d50018 0x01 0x00 0x00 0x3d5001c 0x01 0x00 0x00 0x3d50020 0x01 0x00 0x00 0x3d50024 0x01 0x00 0x00 0x3d50028 0x01 0x00 0x00 0x3d5002c 0x01 0x00 0x00 0x3d50030 0x01 0x00 0x00 0x3d50034 0x01 0x00 0x00 0x3d50038 0x01 0x00 0x00 0x3d5003c 0x01 0x00 0x00 0x3d50040 0x01 0x00 0x00 0x3d50044 0x01 0x00 0x00 0x3d50048 0x01 0x00 0x00 0x3d5004c 0x01 0x00 0x00 0x3d50050 0x01 0x00 0x00 0x3d500d0 0x01 0x00 0x00 0x3d500d8 0x01 0x00 0x00 0x3d50100 0x01 0x00 0x00 0x3d50104 0x01 0x00 0x00 0x3d50108 0x01 0x00 0x00 0x3d50200 0x01 0x00 0x00 0x3d50204 0x01 0x00 0x00 0x3d50208 0x01 0x00 0x00 0x3d5020c 0x01 0x00 0x00 0x3d50210 0x01 0x00 0x00 0x3d50400 0x01 0x00 0x00 0x3d50404 0x01 0x00 0x00 0x3d50408 0x01 0x00 0x00 0x3d50450 0x01 0x00 0x00 0x3d50460 0x01 0x00 0x00 0x3d50464 0x01 0x00 0x00 0x3d50490 0x01 0x00 0x00 0x3d50494 0x01 0x00 0x00 0x3d50498 0x01 0x00 0x00 0x3d5049c 0x01 0x00 0x00 0x3d504a0 0x01 0x00 0x00 0x3d504a4 0x01 0x00 0x00 0x3d504a8 0x01 0x00 0x00 0x3d504ac 0x01 0x00 0x00 0x3d504b0 0x01 0x00 0x00 0x3d504b4 0x01 0x00 0x00 0x3d504b8 0x01 0x00 0x00 0x3d50500 0x01 0x00 0x00 0x3d50600 0x01 0x00 0x00 0x3d50d00 0x01 0x00 0x00 0x3d50d04 0x01 0x00 0x00 0x3d50d10 0x01 0x00 0x00 0x3d50d14 0x01 0x00 0x00 0x3d50d18 0x01 0x00 0x00 0x3d50d1c 0x01 0x00 0x00 0x3d50d30 0x01 0x00 0x00 0x3d50d34 0x01 0x00 0x00 0x3d50d38 0x01 0x00 0x00 0x3d50d3c 0x01 0x00 0x00 0x3d50d40 0x01 0x00 0x00 0x3d53d44 0x01 0x00 0x00 0x3d53d4c 0x01 0x00 0x00 0x3d53d50 0x01 0x00 0x00 0x3d8e100 0x01 0x00 0x00 0x3d8e104 0x01 0x00 0x00 0x3d8ec00 0x01 0x00 0x00 0x3d8ec04 0x01 0x00 0x00 0x3d8ec0c 0x01 0x00 0x00 0x3d8ec14 0x01 0x00 0x00 0x3d8ec18 0x01 0x00 0x00 0x3d8ec1c 0x01 0x00 0x00 0x3d8ec20 0x01 0x00 0x00 0x3d8ec24 0x01 0x00 0x00 0x3d8ec28 0x01 0x00 0x00 0x3d8ec2c 0x01 0x00 0x00 0x3d8ec30 0x01 0x00 0x00 0x3d8ec34 0x01 0x00 0x00 0x3d8ec38 0x01 0x00 0x00 0x3d8ec40 0x01 0x00 0x00 0x3d8ec44 0x01 0x00 0x00 0x3d8ec48 0x01 0x00 0x00 0x3d8ec4c 0x01 0x00 0x00 0x3d8ec54 0x01 0x00 0x00 0x3d8ec58 0x01 0x00 0x00 0x3d8ec80 0x01 0x00 0x00 0x3d8eca0 0x01 0x00 0x00 0x3d8ecc0 0x01 0x00 0x00 0x3d7d000 0x01 0x00 0x00 0x3d7d004 0x01 0x00 0x00 0x3d7d008 0x01 0x00 0x00 0x3d7d00c 0x01 0x00 0x00 0x3d7d010 0x01 0x00 0x00 0x3d7d014 0x01 0x00 0x00 0x3d7d018 0x01 0x00 0x00 0x3d7d01c 0x01 0x00 0x00 0x3d7d020 0x01 0x00 0x00 0x3d7d024 0x01 0x00 0x00 0x3d7d028 0x01 0x00 0x00 0x3d7d02c 0x01 0x00 0x00 0x3d7d030 0x01 0x00 0x00 0x3d7d034 0x01 0x00 0x00 0x3d7d03c 0x01 0x00 0x00 0x3d7d040 0x01 0x00 0x00 0x3d7d044 0x01 0x00 0x00 0x3d7d400 0x01 0x00 0x00 0x3d7d41c 0x01 0x00 0x00 0x3d7d424 0x01 0x00 0x00 0x3d7d428 0x01 0x00 0x00 0x3d7d42c 0x01 0x00 0x00 0x3d7e000 0x01 0x00 0x00 0x3d7e004 0x01 0x00 0x00 0x3d7e008 0x01 0x00 0x00 0x3d7e00c 0x01 0x00 0x00 0x3d7e010 0x01 0x00 0x00 0x3d7e01c 0x01 0x00 0x00 0x3d7e020 0x01 0x00 0x00 0x3d7e02c 0x01 0x00 0x00 0x3d7e030 0x01 0x00 0x00 0x3d7e03c 0x01 0x00 0x00 0x3d7e044 0x01 0x00 0x00 0x3d7e04c 0x01 0x00 0x00 0x3d7e050 0x01 0x00 0x00 0x3d7e054 0x01 0x00 0x00 0x3d7e058 0x01 0x00 0x00 0x3d7e05c 0x01 0x00 0x00 0x3d7e064 0x01 0x00 0x00 0x3d7e068 0x01 0x00 0x00 0x3d7e06c 0x01 0x00 0x00 0x3d7e070 0x01 0x00 0x00 0x3d7e090 0x01 0x00 0x00 0x3d7e094 0x01 0x00 0x00 0x3d7e098 0x01 0x00 0x00 0x3d7e09c 0x01 0x00 0x00 0x3d7e0a0 0x01 0x00 0x00 0x3d7e0a4 0x01 0x00 0x00 0x3d7e0a8 0x01 0x00 0x00 0x3d7e0b4 0x01 0x00 0x00 0x3d7e0b8 0x01 0x00 0x00 0x3d7e0bc 0x01 0x00 0x00 0x3d7e0c0 0x01 0x00 0x00 0x3d7e100 0x01 0x00 0x00 0x3d7e104 0x01 0x00 0x00 0x3d7e108 0x01 0x00 0x00 0x3d7e10c 0x01 0x00 0x00 0x3d7e110 0x01 0x00 0x00 0x3d7e114 0x01 0x00 0x00 0x3d7e118 0x01 0x00 0x00 0x3d7e11c 0x01 0x00 0x00 0x3d7e120 0x01 0x00 0x00 0x3d7e124 0x01 0x00 0x00 0x3d7e128 0x01 0x00 0x00 0x3d7e12c 0x01 0x00 0x00 0x3d7e130 0x01 0x00 0x00 0x3d7e134 0x01 0x00 0x00 0x3d7e138 0x01 0x00 0x00 0x3d7e13c 0x01 0x00 0x00 0x3d7e140 0x01 0x00 0x00 0x3d7e144 0x01 0x00 0x00 0x3d7e148 0x01 0x00 0x00 0x3d7e14c 0x01 0x00 0x00 0x3d7e180 0x01 0x00 0x00 0x3d7e1c0 0x01 0x00 0x00 0x3d7e1c4 0x01 0x00 0x00 0x3d7e1c8 0x01 0x00 0x00 0x3d7e1cc 0x01 0x00 0x00 0x3d7e1d0 0x01 0x00 0x00 0x3d7e1d4 0x01 0x00 0x00 0x3d7e1d8 0x01 0x00 0x00 0x3d7e1dc 0x01 0x00 0x00 0x3d7e1e0 0x01 0x00 0x00 0x3d7e1e4 0x01 0x00 0x00 0x3d7e1fc 0x01 0x00 0x00 0x3d7e220 0x01 0x00 0x00 0x3d7e224 0x01 0x00 0x00 0x3d7e300 0x01 0x00 0x00 0x3d7e304 0x01 0x00 0x00 0x3d7e30c 0x01 0x00 0x00 0x3d7e310 0x01 0x00 0x00 0x3d7e340 0x01 0x00 0x00 0x3d7e3b0 0x01 0x00 0x00 0x3d7e3c0 0x01 0x00 0x00 0x3d7e3c4 0x01 0x00 0x00 0x3d7e440 0x01 0x00 0x00 0x3d7e444 0x01 0x00 0x00 0x3d7e448 0x01 0x00 0x00 0x3d7e44c 0x01 0x00 0x00 0x3d7e450 0x01 0x00 0x00 0x3d7e480 0x01 0x00 0x00 0x3d7e484 0x01 0x00 0x00 0x3d7e490 0x01 0x00 0x00 0x3d7e494 0x01 0x00 0x00 0x3d7e4a0 0x01 0x00 0x00 0x3d7e4a4 0x01 0x00 0x00 0x3d7e4b0 0x01 0x00 0x00 0x3d7e4b4 0x01 0x00 0x00 0x3d7e500 0x01 0x00 0x00 0x3d7e508 0x01 0x00 0x00 0x3d7e50c 0x01 0x00 0x00 0x3d7e510 0x01 0x00 0x00 0x3d7e520 0x01 0x00 0x00 0x3d7e524 0x01 0x00 0x00 0x3d7e528 0x01 0x00 0x00 0x3d7e53c 0x01 0x00 0x00 0x3d7e540 0x01 0x00 0x00 0x3d7e544 0x01 0x00 0x00 0x3d7e560 0x01 0x00 0x00 0x3d7e564 0x01 0x00 0x00 0x3d7e568 0x01 0x00 0x00 0x3d7e574 0x01 0x00 0x00 0x3d7e588 0x01 0x00 0x00 0x3d7e590 0x01 0x00 0x00 0x3d7e594 0x01 0x00 0x00 0x3d7e598 0x01 0x00 0x00 0x3d7e59c 0x01 0x00 0x00 0x3d7e5a0 0x01 0x00 0x00 0x3d7e5a4 0x01 0x00 0x00 0x3d7e5a8 0x01 0x00 0x00 0x3d7e5ac 0x01 0x00 0x00 0x3d7e5c0 0x01 0x00 0x00 0x3d7e5c4 0x01 0x00 0x00 0x3d7e5c8 0x01 0x00 0x00 0x3d7e5cc 0x01 0x00 0x00 0x3d7e5d0 0x01 0x00 0x00 0x3d7e5d4 0x01 0x00 0x00 0x3d7e5d8 0x01 0x00 0x00 0x3d7e5dc 0x01 0x00 0x00 0x3d7e5e0 0x01 0x00 0x00 0x3d7e5e4 0x01 0x00 0x00 0x3d7e600 0x01 0x00 0x00 0x3d7e604 0x01 0x00 0x00 0x3d7e610 0x01 0x00 0x00 0x3d7e614 0x01 0x00 0x00 0x3d7e618 0x01 0x00 0x00 0x3d7e648 0x01 0x00 0x00 0x3d7e64c 0x01 0x00 0x00 0x3d7e658 0x01 0x00 0x00 0x3d7e65c 0x01 0x00 0x00 0x3d7e660 0x01 0x00 0x00 0x3d7e664 0x01 0x00 0x00 0x3d7e668 0x01 0x00 0x00 0x3d7e66c 0x01 0x00 0x00 0x3d7e670 0x01 0x00 0x00 0x3d7e674 0x01 0x00 0x00 0x3d7e678 0x01 0x00 0x00 0x3d7e700 0x01 0x00 0x00 0x3d7e714 0x01 0x00 0x00 0x3d7e718 0x01 0x00 0x00 0x3d7e71c 0x01 0x00 0x00 0x3d7e720 0x01 0x00 0x00 0x3d7e724 0x01 0x00 0x00 0x3d7e728 0x01 0x00 0x00 0x3d7e72c 0x01 0x00 0x00 0x3d7e730 0x01 0x00 0x00 0x3d7e734 0x01 0x00 0x00 0x3d7e738 0x01 0x00 0x00 0x3d7e73c 0x01 0x00 0x00 0x3d7e740 0x01 0x00 0x00 0x3d7e744 0x01 0x00 0x00 0x3d7e748 0x01 0x00 0x00 0x3d7e74c 0x01 0x00 0x00 0x3d7e750 0x01 0x00 0x00 0x3d7e7c0 0x01 0x00 0x00 0x3d7e7c4 0x01 0x00 0x00 0x3d7e7e0 0x01 0x00 0x00 0x3d7e7e4 0x01 0x00 0x00 0x3d7e7e8 0x01 0x00 0x00 0x17800010 0x01 0x00 0x00 0x17800024 0x01 0x00 0x00 0x17800038 0x01 0x00 0x00 0x1780003c 0x01 0x00 0x00 0x17800040 0x01 0x00 0x00 0x17800044 0x01 0x00 0x00 0x17800048 0x01 0x00 0x00 0x1780004c 0x01 0x00 0x00 0x17800058 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x17800060 0x01 0x00 0x00 0x17800064 0x01 0x00 0x00 0x1780006c 0x01 0x00 0x00 0x178000f0 0x01 0x00 0x00 0x178000f4 0x01 0x00 0x00 0x17810010 0x01 0x00 0x00 0x17810024 0x01 0x00 0x00 0x17810038 0x01 0x00 0x00 0x1781003c 0x01 0x00 0x00 0x17810040 0x01 0x00 0x00 0x17810044 0x01 0x00 0x00 0x17810048 0x01 0x00 0x00 0x1781004c 0x01 0x00 0x00 0x17810058 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x17810060 0x01 0x00 0x00 0x17810064 0x01 0x00 0x00 0x1781006c 0x01 0x00 0x00 0x178100f0 0x01 0x00 0x00 0x178100f4 0x01 0x00 0x00 0x17820010 0x01 0x00 0x00 0x17820024 0x01 0x00 0x00 0x17820038 0x01 0x00 0x00 0x1782003c 0x01 0x00 0x00 0x17820040 0x01 0x00 0x00 0x17820044 0x01 0x00 0x00 0x17820048 0x01 0x00 0x00 0x1782004c 0x01 0x00 0x00 0x17820058 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x17820060 0x01 0x00 0x00 0x17820064 0x01 0x00 0x00 0x178200f0 0x01 0x00 0x00 0x178200f4 0x01 0x00 0x00 0x17830010 0x01 0x00 0x00 0x17830024 0x01 0x00 0x00 0x17830038 0x01 0x00 0x00 0x1783003c 0x01 0x00 0x00 0x17830040 0x01 0x00 0x00 0x17830044 0x01 0x00 0x00 0x17830048 0x01 0x00 0x00 0x1783004c 0x01 0x00 0x00 0x17830058 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x17830060 0x01 0x00 0x00 0x17830064 0x01 0x00 0x00 0x178300f0 0x01 0x00 0x00 0x178300f4 0x01 0x00 0x00 0x17840010 0x01 0x00 0x00 0x17840024 0x01 0x00 0x00 0x17840038 0x01 0x00 0x00 0x1784003c 0x01 0x00 0x00 0x17840040 0x01 0x00 0x00 0x17840044 0x01 0x00 0x00 0x17840048 0x01 0x00 0x00 0x1784004c 0x01 0x00 0x00 0x17840058 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x17840060 0x01 0x00 0x00 0x17840064 0x01 0x00 0x00 0x178400f0 0x01 0x00 0x00 0x178400f4 0x01 0x00 0x00 0x17850010 0x01 0x00 0x00 0x17850024 0x01 0x00 0x00 0x17850038 0x01 0x00 0x00 0x1785003c 0x01 0x00 0x00 0x17850040 0x01 0x00 0x00 0x17850044 0x01 0x00 0x00 0x17850048 0x01 0x00 0x00 0x1785004c 0x01 0x00 0x00 0x17850058 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x17850060 0x01 0x00 0x00 0x17850064 0x01 0x00 0x00 0x178500f0 0x01 0x00 0x00 0x178500f4 0x01 0x00 0x00 0x17860010 0x01 0x00 0x00 0x17860024 0x01 0x00 0x00 0x17860038 0x01 0x00 0x00 0x1786003c 0x01 0x00 0x00 0x17860040 0x01 0x00 0x00 0x17860044 0x01 0x00 0x00 0x17860048 0x01 0x00 0x00 0x1786004c 0x01 0x00 0x00 0x17860058 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x17860060 0x01 0x00 0x00 0x17860064 0x01 0x00 0x00 0x178600f0 0x01 0x00 0x00 0x178600f4 0x01 0x00 0x00 0x17870010 0x01 0x00 0x00 0x17870024 0x01 0x00 0x00 0x17870038 0x01 0x00 0x00 0x1787003c 0x01 0x00 0x00 0x17870040 0x01 0x00 0x00 0x17870044 0x01 0x00 0x00 0x17870048 0x01 0x00 0x00 0x1787004c 0x01 0x00 0x00 0x17870058 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x17870060 0x01 0x00 0x00 0x17870064 0x01 0x00 0x00 0x178700f0 0x01 0x00 0x00 0x178700f4 0x01 0x00 0x00 0x178a0010 0x01 0x00 0x00 0x178a0024 0x01 0x00 0x00 0x178a0038 0x01 0x00 0x00 0x178a003c 0x01 0x00 0x00 0x178a0040 0x01 0x00 0x00 0x178a0044 0x01 0x00 0x00 0x178a0048 0x01 0x00 0x00 0x178a004c 0x01 0x00 0x00 0x178a006c 0x01 0x00 0x00 0x178a0070 0x01 0x00 0x00 0x178a0074 0x01 0x00 0x00 0x178a0078 0x01 0x00 0x00 0x178a007c 0x01 0x00 0x00 0x178a0084 0x01 0x00 0x00 0x178a00f4 0x01 0x00 0x00 0x178a00f8 0x01 0x00 0x00 0x178a00fc 0x01 0x00 0x00 0x178a0100 0x01 0x00 0x00 0x178a0104 0x01 0x00 0x00 0x178a0118 0x01 0x00 0x00 0x178a011c 0x01 0x00 0x00 0x178a0120 0x01 0x00 0x00 0x178a0124 0x01 0x00 0x00 0x178a0128 0x01 0x00 0x00 0x178a012c 0x01 0x00 0x00 0x178a0130 0x01 0x00 0x00 0x178a0134 0x01 0x00 0x00 0x178a0138 0x01 0x00 0x00 0x178a0158 0x01 0x00 0x00 0x178a015c 0x01 0x00 0x00 0x178a0160 0x01 0x00 0x00 0x178a0164 0x01 0x00 0x00 0x178a0168 0x01 0x00 0x00 0x178a0170 0x01 0x00 0x00 0x178a0174 0x01 0x00 0x00 0x178a0188 0x01 0x00 0x00 0x178a018c 0x01 0x00 0x00 0x178a0190 0x01 0x00 0x00 0x178a0194 0x01 0x00 0x00 0x178a0198 0x01 0x00 0x00 0x178a01ac 0x01 0x00 0x00 0x178a01b0 0x01 0x00 0x00 0x178a01b4 0x01 0x00 0x00 0x178a01b8 0x01 0x00 0x00 0x178a01bc 0x01 0x00 0x00 0x178a01c0 0x01 0x00 0x00 0x178a01c8 0x01 0x00 0x00 0x17880010 0x01 0x00 0x00 0x17880024 0x01 0x00 0x00 0x17880038 0x01 0x00 0x00 0x1788003c 0x01 0x00 0x00 0x17880040 0x01 0x00 0x00 0x17880044 0x01 0x00 0x00 0x17880048 0x01 0x00 0x00 0x1788004c 0x01 0x00 0x00 0x17890010 0x01 0x00 0x00 0x17890024 0x01 0x00 0x00 0x17890038 0x01 0x00 0x00 0x1789003c 0x01 0x00 0x00 0x17890040 0x01 0x00 0x00 0x17890044 0x01 0x00 0x00 0x17890048 0x01 0x00 0x00 0x1789004c 0x01 0x00 0x00 0x178a0204 0x01 0x00 0x00 0x178a0244 0x01 0x00 0x00 0x17e30000 0x01 0x00 0x00 0x17e30008 0x01 0x00 0x00 0x17e30010 0x01 0x00 0x00 0x17e80000 0x01 0x00 0x00 0x17e80008 0x01 0x00 0x00 0x17e80010 0x01 0x00 0x00 0x17f80000 0x01 0x00 0x00 0x17f80008 0x01 0x00 0x00 0x17f80010 0x01 0x00 0x00 0x18080000 0x01 0x00 0x00 0x18080008 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18180000 0x01 0x00 0x00 0x18180008 0x01 0x00 0x00 0x18180010 0x01 0x00 0x00 0x18280000 0x01 0x00 0x00 0x18280008 0x01 0x00 0x00 0x18280010 0x01 0x00 0x00 0x18380000 0x01 0x00 0x00 0x18380008 0x01 0x00 0x00 0x18380010 0x01 0x00 0x00 0x18480000 0x01 0x00 0x00 0x18480008 0x01 0x00 0x00 0x18480010 0x01 0x00 0x00 0x18580000 0x01 0x00 0x00 0x18580008 0x01 0x00 0x00 0x18580010 0x01 0x00 0x00 0x19080024 0x01 0x00 0x00 0x1908002c 0x01 0x00 0x00 0x19080034 0x01 0x00 0x00 0x1908003c 0x01 0x00 0x00 0x19080044 0x01 0x00 0x00 0x1908004c 0x01 0x00 0x00 0x19080058 0x02 0x00 0x00 0x190800c8 0x01 0x00 0x00 0x190800d4 0x01 0x00 0x00 0x190800e0 0x01 0x00 0x00 0x190800ec 0x01 0x00 0x00 0x190800f8 0x01 0x00 0x00 0x19080144 0x01 0x00 0x00 0x1908014c 0x01 0x00 0x00 0x19080174 0x01 0x00 0x00 0x1908017c 0x01 0x00 0x00 0x19080184 0x01 0x00 0x00 0x1908018c 0x01 0x00 0x00 0x19080194 0x01 0x00 0x00 0x1908019c 0x01 0x00 0x00 0x190801a4 0x01 0x00 0x00 0x190801ac 0x03 0x00 0x00 0x190a9168 0x10 0x00 0x00 0x190a91c8 0x01 0x00 0x00 0x190aa044 0x01 0x00 0x00 0x190a80e4 0x02 0x00 0x00 0x190a80f8 0x01 0x00 0x00 0x190a80f8 0x07 0x00 0x00 0x190a8158 0x02 0x00 0x00 0x190a816c 0x04 0x00 0x00 0x190a818c 0x06 0x00 0x00 0x190a81c8 0x01 0x00 0x00 0x190a81f8 0x01 0x00 0x00 0x190a84c4 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a8834 0x01 0x00 0x00 0x190a8840 0x02 0x00 0x00 0x190a8850 0x02 0x00 0x00 0x190a8860 0x01 0x00 0x00 0x190a8860 0x02 0x00 0x00 0x190a8864 0x02 0x00 0x00 0x190a8868 0x01 0x00 0x00 0x190a8878 0x01 0x00 0x00 0x190a888c 0x01 0x00 0x00 0x190a8900 0x01 0x00 0x00 0x190a9134 0x02 0x00 0x00 0x190a9198 0x04 0x00 0x00 0x190a91c4 0x02 0x00 0x00 0x190aa034 0x03 0x00 0x00 0x190aa044 0x01 0x00 0x00 0x190aa04c 0x01 0x00 0x00 0x190a8884 0x01 0x00 0x00 0x190a9140 0x01 0x00 0x00 0x190a0008 0x01 0x00 0x00 0x190a000c 0x01 0x00 0x00 0x190a1008 0x01 0x00 0x00 0x190a100c 0x01 0x00 0x00 0x19220344 0x09 0x00 0x00 0x19220370 0x07 0x00 0x00 0x19220480 0x01 0x00 0x00 0x19222400 0x1a 0x00 0x00 0x19222470 0x05 0x00 0x00 0x1922320c 0x01 0x00 0x00 0x19223214 0x02 0x00 0x00 0x19223220 0x04 0x00 0x00 0x19223308 0x01 0x00 0x00 0x19223318 0x01 0x00 0x00 0x19223318 0x01 0x00 0x00 0x1922358c 0x01 0x00 0x00 0x19234010 0x01 0x00 0x00 0x1923801c 0x08 0x00 0x00 0x19238050 0x01 0x00 0x00 0x19238100 0x01 0x00 0x00 0x19238100 0x07 0x00 0x00 0x1923c004 0x01 0x00 0x00 0x1923c014 0x01 0x00 0x00 0x1923c020 0x01 0x00 0x00 0x1923c030 0x01 0x00 0x00 0x1923c05c 0x03 0x00 0x00 0x1923c074 0x01 0x00 0x00 0x1923c088 0x01 0x00 0x00 0x1923c0a0 0x01 0x00 0x00 0x1923c0b0 0x01 0x00 0x00 0x1923c0c0 0x01 0x00 0x00 0x1923c0d0 0x01 0x00 0x00 0x1923c0e0 0x01 0x00 0x00 0x1923c0f0 0x01 0x00 0x00 0x1923c100 0x01 0x00 0x00 0x1923d064 0x01 0x00 0x00 0x19240008 0x06 0x00 0x00 0x19240028 0x01 0x00 0x00 0x1924203c 0x03 0x00 0x00 0x19242044 0x02 0x00 0x00 0x19242048 0x02 0x00 0x00 0x1924204c 0x0a 0x00 0x00 0x1924208c 0x01 0x00 0x00 0x192420b0 0x01 0x00 0x00 0x192420b0 0x01 0x00 0x00 0x192420b8 0x03 0x00 0x00 0x192420f4 0x01 0x00 0x00 0x192420fc 0x03 0x00 0x00 0x19242104 0x05 0x00 0x00 0x19242114 0x01 0x00 0x00 0x19242324 0x0e 0x00 0x00 0x19242410 0x01 0x00 0x00 0x192430a8 0x01 0x00 0x00 0x19248004 0x07 0x00 0x00 0x19248024 0x01 0x00 0x00 0x19248040 0x01 0x00 0x00 0x19248048 0x01 0x00 0x00 0x19249064 0x01 0x00 0x00 0x1924c000 0x01 0x00 0x00 0x1924c030 0x01 0x00 0x00 0x1924c030 0x03 0x00 0x00 0x1924c040 0x03 0x00 0x00 0x1924c054 0x02 0x00 0x00 0x1924c078 0x01 0x00 0x00 0x1924c108 0x01 0x00 0x00 0x1924c110 0x01 0x00 0x00 0x19250020 0x01 0x00 0x00 0x19250020 0x01 0x00 0x00 0x19251054 0x01 0x00 0x00 0x19252014 0x03 0x00 0x00 0x19252028 0x01 0x00 0x00 0x19252028 0x11 0x00 0x00 0x19252070 0x08 0x00 0x00 0x19252098 0x01 0x00 0x00 0x192520a0 0x01 0x00 0x00 0x192520b4 0x01 0x00 0x00 0x192520c0 0x01 0x00 0x00 0x192520d0 0x03 0x00 0x00 0x192520f4 0x0a 0x00 0x00 0x19252120 0x0c 0x00 0x00 0x1925802c 0x01 0x00 0x00 0x1925809c 0x02 0x00 0x00 0x192580a8 0x03 0x00 0x00 0x192580b8 0x01 0x00 0x00 0x192580c0 0x07 0x00 0x00 0x192580e0 0x01 0x00 0x00 0x192580e8 0x01 0x00 0x00 0x192580f0 0x01 0x00 0x00 0x192580f8 0x01 0x00 0x00 0x19258100 0x01 0x00 0x00 0x19258108 0x01 0x00 0x00 0x19258110 0x01 0x00 0x00 0x19258118 0x01 0x00 0x00 0x19258120 0x01 0x00 0x00 0x19258128 0x01 0x00 0x00 0x19258210 0x03 0x00 0x00 0x19259010 0x01 0x00 0x00 0x19259070 0x01 0x00 0x00 0x1925b004 0x01 0x00 0x00 0x1926004c 0x01 0x00 0x00 0x1926004c 0x02 0x00 0x00 0x19260050 0x02 0x00 0x00 0x19260054 0x02 0x00 0x00 0x19260058 0x02 0x00 0x00 0x1926005c 0x02 0x00 0x00 0x19260060 0x02 0x00 0x00 0x19260064 0x02 0x00 0x00 0x19260068 0x03 0x00 0x00 0x19260078 0x01 0x00 0x00 0x1926020c 0x01 0x00 0x00 0x19260214 0x01 0x00 0x00 0x19261084 0x01 0x00 0x00 0x19262020 0x01 0x00 0x00 0x19263020 0x01 0x00 0x00 0x19264020 0x01 0x00 0x00 0x19265020 0x01 0x00 0x00 0x19320344 0x02 0x00 0x00 0x19320348 0x08 0x00 0x00 0x19320370 0x07 0x00 0x00 0x19320480 0x01 0x00 0x00 0x19320480 0x01 0x00 0x00 0x19322400 0x01 0x00 0x00 0x19322400 0x1a 0x00 0x00 0x19322470 0x05 0x00 0x00 0x1932320c 0x01 0x00 0x00 0x19323214 0x02 0x00 0x00 0x19323220 0x01 0x00 0x00 0x19323220 0x02 0x00 0x00 0x19323224 0x02 0x00 0x00 0x19323228 0x02 0x00 0x00 0x1932322c 0x01 0x00 0x00 0x19323308 0x01 0x00 0x00 0x19323308 0x01 0x00 0x00 0x19323318 0x01 0x00 0x00 0x19323318 0x01 0x00 0x00 0x1932358c 0x01 0x00 0x00 0x19334010 0x01 0x00 0x00 0x1933801c 0x08 0x00 0x00 0x19338050 0x01 0x00 0x00 0x19338100 0x01 0x00 0x00 0x19338100 0x07 0x00 0x00 0x1933c004 0x01 0x00 0x00 0x1933c014 0x01 0x00 0x00 0x1933c020 0x01 0x00 0x00 0x1933c030 0x01 0x00 0x00 0x1933c05c 0x03 0x00 0x00 0x1933c074 0x01 0x00 0x00 0x1933c088 0x01 0x00 0x00 0x1933c0a0 0x01 0x00 0x00 0x1933c0b0 0x01 0x00 0x00 0x1933c0c0 0x01 0x00 0x00 0x1933c0d0 0x01 0x00 0x00 0x1933c0e0 0x01 0x00 0x00 0x1933c0f0 0x01 0x00 0x00 0x1933c100 0x01 0x00 0x00 0x1933d064 0x01 0x00 0x00 0x19340008 0x06 0x00 0x00 0x19340028 0x01 0x00 0x00 0x1934203c 0x03 0x00 0x00 0x19342044 0x02 0x00 0x00 0x19342048 0x02 0x00 0x00 0x1934204c 0x0a 0x00 0x00 0x1934208c 0x01 0x00 0x00 0x193420b0 0x01 0x00 0x00 0x193420b0 0x01 0x00 0x00 0x193420b8 0x03 0x00 0x00 0x193420f4 0x01 0x00 0x00 0x193420fc 0x03 0x00 0x00 0x19342104 0x05 0x00 0x00 0x19342114 0x01 0x00 0x00 0x19342324 0x0e 0x00 0x00 0x19342410 0x01 0x00 0x00 0x193430a8 0x01 0x00 0x00 0x19348004 0x01 0x00 0x00 0x19348004 0x02 0x00 0x00 0x19348008 0x02 0x00 0x00 0x1934800c 0x02 0x00 0x00 0x19348010 0x04 0x00 0x00 0x19348024 0x01 0x00 0x00 0x19348040 0x01 0x00 0x00 0x19348048 0x01 0x00 0x00 0x19349064 0x01 0x00 0x00 0x1934c000 0x01 0x00 0x00 0x1934c030 0x01 0x00 0x00 0x1934c030 0x03 0x00 0x00 0x1934c040 0x03 0x00 0x00 0x1934c054 0x02 0x00 0x00 0x1934c078 0x01 0x00 0x00 0x1934c108 0x01 0x00 0x00 0x1934c110 0x01 0x00 0x00 0x19350020 0x01 0x00 0x00 0x19350020 0x01 0x00 0x00 0x19351054 0x01 0x00 0x00 0x19352014 0x03 0x00 0x00 0x19352028 0x01 0x00 0x00 0x19352028 0x11 0x00 0x00 0x19352070 0x08 0x00 0x00 0x19352098 0x01 0x00 0x00 0x193520a0 0x01 0x00 0x00 0x193520b4 0x01 0x00 0x00 0x193520c0 0x01 0x00 0x00 0x193520d0 0x03 0x00 0x00 0x193520f4 0x0a 0x00 0x00 0x19352120 0x0c 0x00 0x00 0x1935802c 0x01 0x00 0x00 0x1935809c 0x02 0x00 0x00 0x193580a8 0x03 0x00 0x00 0x193580b8 0x01 0x00 0x00 0x193580c0 0x07 0x00 0x00 0x193580e0 0x01 0x00 0x00 0x193580e8 0x01 0x00 0x00 0x193580f0 0x01 0x00 0x00 0x193580f8 0x01 0x00 0x00 0x19358100 0x01 0x00 0x00 0x19358108 0x01 0x00 0x00 0x19358110 0x01 0x00 0x00 0x19358118 0x01 0x00 0x00 0x19358120 0x01 0x00 0x00 0x19358128 0x01 0x00 0x00 0x19358210 0x03 0x00 0x00 0x19359010 0x01 0x00 0x00 0x19359070 0x01 0x00 0x00 0x1935b004 0x01 0x00 0x00 0x1936004c 0x01 0x00 0x00 0x1936004c 0x01 0x00 0x00 0x1936004c 0x02 0x00 0x00 0x19360050 0x01 0x00 0x00 0x19360050 0x02 0x00 0x00 0x19360054 0x01 0x00 0x00 0x19360054 0x02 0x00 0x00 0x19360058 0x01 0x00 0x00 0x19360058 0x02 0x00 0x00 0x1936005c 0x01 0x00 0x00 0x1936005c 0x02 0x00 0x00 0x19360060 0x01 0x00 0x00 0x19360060 0x02 0x00 0x00 0x19360064 0x01 0x00 0x00 0x19360064 0x02 0x00 0x00 0x19360068 0x01 0x00 0x00 0x19360068 0x03 0x00 0x00 0x19360078 0x01 0x00 0x00 0x1936020c 0x01 0x00 0x00 0x19360214 0x01 0x00 0x00 0x19361084 0x01 0x00 0x00 0x19362020 0x01 0x00 0x00 0x19363020 0x01 0x00 0x00 0x19364020 0x01 0x00 0x00 0x19365020 0x01 0x00 0x00 0x19620344 0x02 0x00 0x00 0x19620348 0x08 0x00 0x00 0x19620370 0x07 0x00 0x00 0x19620480 0x01 0x00 0x00 0x19620480 0x01 0x00 0x00 0x19622400 0x01 0x00 0x00 0x19622400 0x1a 0x00 0x00 0x19622470 0x05 0x00 0x00 0x1962320c 0x01 0x00 0x00 0x19623214 0x02 0x00 0x00 0x19623220 0x01 0x00 0x00 0x19623220 0x02 0x00 0x00 0x19623224 0x02 0x00 0x00 0x19623228 0x02 0x00 0x00 0x1962322c 0x01 0x00 0x00 0x19623308 0x01 0x00 0x00 0x19623308 0x01 0x00 0x00 0x19623318 0x01 0x00 0x00 0x19623318 0x01 0x00 0x00 0x1962358c 0x01 0x00 0x00 0x19634010 0x01 0x00 0x00 0x1963801c 0x08 0x00 0x00 0x19638050 0x01 0x00 0x00 0x19638100 0x01 0x00 0x00 0x19638100 0x07 0x00 0x00 0x1963c004 0x01 0x00 0x00 0x1963c014 0x01 0x00 0x00 0x1963c020 0x01 0x00 0x00 0x1963c030 0x01 0x00 0x00 0x1963c05c 0x03 0x00 0x00 0x1963c074 0x01 0x00 0x00 0x1963c088 0x01 0x00 0x00 0x1963c0a0 0x01 0x00 0x00 0x1963c0b0 0x01 0x00 0x00 0x1963c0c0 0x01 0x00 0x00 0x1963c0d0 0x01 0x00 0x00 0x1963c0e0 0x01 0x00 0x00 0x1963c0f0 0x01 0x00 0x00 0x1963c100 0x01 0x00 0x00 0x1963d064 0x01 0x00 0x00 0x19640008 0x06 0x00 0x00 0x19640028 0x01 0x00 0x00 0x1964203c 0x03 0x00 0x00 0x19642044 0x02 0x00 0x00 0x19642048 0x02 0x00 0x00 0x1964204c 0x0a 0x00 0x00 0x1964208c 0x01 0x00 0x00 0x196420b0 0x01 0x00 0x00 0x196420b0 0x01 0x00 0x00 0x196420b8 0x03 0x00 0x00 0x196420f4 0x01 0x00 0x00 0x196420fc 0x03 0x00 0x00 0x19642104 0x05 0x00 0x00 0x19642114 0x01 0x00 0x00 0x19642324 0x0e 0x00 0x00 0x19642410 0x01 0x00 0x00 0x196430a8 0x01 0x00 0x00 0x19648004 0x01 0x00 0x00 0x19648004 0x02 0x00 0x00 0x19648008 0x02 0x00 0x00 0x1964800c 0x02 0x00 0x00 0x19648010 0x04 0x00 0x00 0x19648024 0x01 0x00 0x00 0x19648040 0x01 0x00 0x00 0x19648048 0x01 0x00 0x00 0x19649064 0x01 0x00 0x00 0x1964c000 0x01 0x00 0x00 0x1964c030 0x01 0x00 0x00 0x1964c030 0x03 0x00 0x00 0x1964c040 0x03 0x00 0x00 0x1964c054 0x02 0x00 0x00 0x1964c078 0x01 0x00 0x00 0x1964c108 0x01 0x00 0x00 0x1964c110 0x01 0x00 0x00 0x19650020 0x01 0x00 0x00 0x19650020 0x01 0x00 0x00 0x19651054 0x01 0x00 0x00 0x19652014 0x03 0x00 0x00 0x19652028 0x01 0x00 0x00 0x19652028 0x11 0x00 0x00 0x19652070 0x08 0x00 0x00 0x19652098 0x01 0x00 0x00 0x196520a0 0x01 0x00 0x00 0x196520b4 0x01 0x00 0x00 0x196520c0 0x01 0x00 0x00 0x196520d0 0x03 0x00 0x00 0x196520f4 0x0a 0x00 0x00 0x19652120 0x0c 0x00 0x00 0x1965802c 0x01 0x00 0x00 0x1965802c 0x01 0x00 0x00 0x1965809c 0x01 0x00 0x00 0x1965809c 0x02 0x00 0x00 0x196580a8 0x03 0x00 0x00 0x196580b8 0x01 0x00 0x00 0x196580c0 0x07 0x00 0x00 0x196580e0 0x01 0x00 0x00 0x196580e8 0x01 0x00 0x00 0x196580f0 0x01 0x00 0x00 0x196580f8 0x01 0x00 0x00 0x196580a0 0x01 0x00 0x00 0x196580a8 0x03 0x00 0x00 0x196580b8 0x01 0x00 0x00 0x196580c0 0x07 0x00 0x00 0x196580e0 0x01 0x00 0x00 0x196580e8 0x01 0x00 0x00 0x196580f0 0x01 0x00 0x00 0x196580f8 0x01 0x00 0x00 0x19658100 0x01 0x00 0x00 0x19658100 0x01 0x00 0x00 0x19658108 0x01 0x00 0x00 0x19658108 0x01 0x00 0x00 0x19658110 0x01 0x00 0x00 0x19658110 0x01 0x00 0x00 0x19658118 0x01 0x00 0x00 0x19658118 0x01 0x00 0x00 0x19658120 0x01 0x00 0x00 0x19658120 0x01 0x00 0x00 0x19658128 0x01 0x00 0x00 0x19658128 0x01 0x00 0x00 0x19658210 0x01 0x00 0x00 0x19658210 0x02 0x00 0x00 0x19658214 0x02 0x00 0x00 0x19658218 0x01 0x00 0x00 0x19659010 0x01 0x00 0x00 0x19659010 0x01 0x00 0x00 0x19659070 0x01 0x00 0x00 0x19659070 0x01 0x00 0x00 0x1965b004 0x01 0x00 0x00 0x1965b004 0x01 0x00 0x00 0x1966004c 0x01 0x00 0x00 0x1966004c 0x01 0x00 0x00 0x1966004c 0x02 0x00 0x00 0x19660050 0x01 0x00 0x00 0x19660050 0x02 0x00 0x00 0x19660054 0x01 0x00 0x00 0x19660054 0x02 0x00 0x00 0x19660058 0x01 0x00 0x00 0x19660058 0x02 0x00 0x00 0x1966005c 0x01 0x00 0x00 0x1966005c 0x02 0x00 0x00 0x19660060 0x01 0x00 0x00 0x19660060 0x02 0x00 0x00 0x19660064 0x01 0x00 0x00 0x19660064 0x02 0x00 0x00 0x19660068 0x01 0x00 0x00 0x19660068 0x03 0x00 0x00 0x19660078 0x01 0x00 0x00 0x1966020c 0x01 0x00 0x00 0x19660214 0x01 0x00 0x00 0x19661084 0x01 0x00 0x00 0x19662020 0x01 0x00 0x00 0x19663020 0x01 0x00 0x00 0x19664020 0x01 0x00 0x00 0x19665020 0x01 0x00 0x00 0x19720344 0x02 0x00 0x00 0x19720348 0x08 0x00 0x00 0x19720370 0x07 0x00 0x00 0x19720480 0x01 0x00 0x00 0x19720480 0x01 0x00 0x00 0x19722400 0x01 0x00 0x00 0x19722400 0x1a 0x00 0x00 0x19722470 0x05 0x00 0x00 0x1972320c 0x01 0x00 0x00 0x19723214 0x02 0x00 0x00 0x19723220 0x01 0x00 0x00 0x19723220 0x02 0x00 0x00 0x19723224 0x02 0x00 0x00 0x19723228 0x02 0x00 0x00 0x1972322c 0x01 0x00 0x00 0x19723308 0x01 0x00 0x00 0x19723308 0x01 0x00 0x00 0x19723318 0x01 0x00 0x00 0x19723318 0x01 0x00 0x00 0x1972358c 0x01 0x00 0x00 0x19734010 0x01 0x00 0x00 0x1973801c 0x08 0x00 0x00 0x19738050 0x01 0x00 0x00 0x19738100 0x01 0x00 0x00 0x19738100 0x07 0x00 0x00 0x1973c004 0x01 0x00 0x00 0x1973c014 0x01 0x00 0x00 0x1973c020 0x01 0x00 0x00 0x1973c030 0x01 0x00 0x00 0x1973c05c 0x03 0x00 0x00 0x1973c074 0x01 0x00 0x00 0x1973c088 0x01 0x00 0x00 0x1973c0a0 0x01 0x00 0x00 0x1973c0b0 0x01 0x00 0x00 0x1973c0c0 0x01 0x00 0x00 0x1973c0d0 0x01 0x00 0x00 0x1973c0e0 0x01 0x00 0x00 0x1973c0f0 0x01 0x00 0x00 0x1973c100 0x01 0x00 0x00 0x1973d064 0x01 0x00 0x00 0x19740008 0x06 0x00 0x00 0x19740028 0x01 0x00 0x00 0x1974203c 0x03 0x00 0x00 0x19742044 0x02 0x00 0x00 0x19742048 0x02 0x00 0x00 0x1974204c 0x0a 0x00 0x00 0x1974208c 0x01 0x00 0x00 0x197420b0 0x01 0x00 0x00 0x197420b0 0x01 0x00 0x00 0x197420b8 0x03 0x00 0x00 0x197420f4 0x01 0x00 0x00 0x197420fc 0x03 0x00 0x00 0x19742104 0x05 0x00 0x00 0x19742114 0x01 0x00 0x00 0x19742324 0x0e 0x00 0x00 0x19742410 0x01 0x00 0x00 0x197430a8 0x01 0x00 0x00 0x19748004 0x01 0x00 0x00 0x19748004 0x02 0x00 0x00 0x19748008 0x02 0x00 0x00 0x1974800c 0x02 0x00 0x00 0x19748010 0x04 0x00 0x00 0x19748024 0x01 0x00 0x00 0x19748040 0x01 0x00 0x00 0x19748048 0x01 0x00 0x00 0x19749064 0x01 0x00 0x00 0x1974c000 0x01 0x00 0x00 0x1974c030 0x01 0x00 0x00 0x1974c030 0x03 0x00 0x00 0x1974c040 0x03 0x00 0x00 0x1974c054 0x02 0x00 0x00 0x1974c078 0x01 0x00 0x00 0x1974c108 0x01 0x00 0x00 0x1974c110 0x01 0x00 0x00 0x19750020 0x01 0x00 0x00 0x19750020 0x01 0x00 0x00 0x19751054 0x01 0x00 0x00 0x19752014 0x03 0x00 0x00 0x19752028 0x01 0x00 0x00 0x19752028 0x11 0x00 0x00 0x19752070 0x08 0x00 0x00 0x19752098 0x01 0x00 0x00 0x197520a0 0x01 0x00 0x00 0x197520b4 0x01 0x00 0x00 0x197520c0 0x01 0x00 0x00 0x197520d0 0x03 0x00 0x00 0x197520f4 0x0a 0x00 0x00 0x19752120 0x0c 0x00 0x00 0x1975802c 0x01 0x00 0x00 0x1975809c 0x02 0x00 0x00 0x197580a8 0x03 0x00 0x00 0x197580b8 0x01 0x00 0x00 0x197580c0 0x07 0x00 0x00 0x197580e0 0x01 0x00 0x00 0x197580e8 0x01 0x00 0x00 0x197580f0 0x01 0x00 0x00 0x197580f8 0x01 0x00 0x00 0x19758100 0x01 0x00 0x00 0x19758108 0x01 0x00 0x00 0x19758110 0x01 0x00 0x00 0x19758118 0x01 0x00 0x00 0x19758120 0x01 0x00 0x00 0x19758128 0x01 0x00 0x00 0x19758210 0x03 0x00 0x00 0x19759010 0x01 0x00 0x00 0x19759070 0x01 0x00 0x00 0x1975b004 0x01 0x00 0x00 0x1976004c 0x01 0x00 0x00 0x1976004c 0x01 0x00 0x00 0x1976004c 0x02 0x00 0x00 0x19760050 0x01 0x00 0x00 0x19760050 0x02 0x00 0x00 0x19760054 0x01 0x00 0x00 0x19760054 0x02 0x00 0x00 0x19760058 0x01 0x00 0x00 0x19760058 0x02 0x00 0x00 0x1976005c 0x01 0x00 0x00 0x1976005c 0x02 0x00 0x00 0x19760060 0x01 0x00 0x00 0x19760060 0x02 0x00 0x00 0x19760064 0x01 0x00 0x00 0x19760064 0x02 0x00 0x00 0x19760068 0x01 0x00 0x00 0x19760068 0x03 0x00 0x00 0x19760078 0x01 0x00 0x00 0x1976020c 0x01 0x00 0x00 0x19760214 0x01 0x00 0x00 0x19761084 0x01 0x00 0x00 0x19762020 0x01 0x00 0x00 0x19763020 0x01 0x00 0x00 0x19764020 0x01 0x00 0x00 0x19765020 0x01 0x00 0x00 0x192c5cac 0x03 0x00 0x00 0x192c0080 0x01 0x00 0x00 0x192c0310 0x01 0x00 0x00 0x192c0400 0x02 0x00 0x00 0x192c0410 0x06 0x00 0x00 0x192c0430 0x01 0x00 0x00 0x192c0440 0x01 0x00 0x00 0x192c0448 0x01 0x00 0x00 0x192c04a0 0x01 0x00 0x00 0x192c04b0 0x04 0x00 0x00 0x192c04d0 0x02 0x00 0x00 0x192c1400 0x01 0x00 0x00 0x192c1408 0x01 0x00 0x00 0x192c2400 0x02 0x00 0x00 0x192c2438 0x02 0x00 0x00 0x192c2454 0x01 0x00 0x00 0x192c3400 0x04 0x00 0x00 0x192c3418 0x03 0x00 0x00 0x192c4700 0x01 0x00 0x00 0x192c53b0 0x01 0x00 0x00 0x192c5804 0x01 0x00 0x00 0x192c590c 0x01 0x00 0x00 0x192c5a14 0x01 0x00 0x00 0x192c5c0c 0x01 0x00 0x00 0x192c5c18 0x02 0x00 0x00 0x192c5c2c 0x02 0x00 0x00 0x192c5c38 0x01 0x00 0x00 0x192c5c4c 0x01 0x00 0x00 0x192c5ca4 0x01 0x00 0x00 0x192c5cac 0x03 0x00 0x00 0x192c6400 0x01 0x00 0x00 0x192c6418 0x02 0x00 0x00 0x192c9100 0x01 0x00 0x00 0x192c9110 0x01 0x00 0x00 0x192c9120 0x01 0x00 0x00 0x192c9180 0x01 0x00 0x00 0x192c9180 0x02 0x00 0x00 0x192c9184 0x01 0x00 0x00 0x192c91a0 0x01 0x00 0x00 0x192c91b0 0x01 0x00 0x00 0x192c91c0 0x02 0x00 0x00 0x192c91e0 0x01 0x00 0x00 0x193c5cac 0x03 0x00 0x00 0x193c0080 0x01 0x00 0x00 0x193c0310 0x01 0x00 0x00 0x193c0400 0x02 0x00 0x00 0x193c0410 0x06 0x00 0x00 0x193c0430 0x01 0x00 0x00 0x193c0440 0x01 0x00 0x00 0x193c0448 0x01 0x00 0x00 0x193c04a0 0x01 0x00 0x00 0x193c04b0 0x04 0x00 0x00 0x193c04d0 0x02 0x00 0x00 0x193c1400 0x01 0x00 0x00 0x193c1408 0x01 0x00 0x00 0x193c2400 0x02 0x00 0x00 0x193c2438 0x02 0x00 0x00 0x193c2454 0x01 0x00 0x00 0x193c3400 0x04 0x00 0x00 0x193c3418 0x03 0x00 0x00 0x193c4700 0x01 0x00 0x00 0x193c53b0 0x01 0x00 0x00 0x193c5804 0x01 0x00 0x00 0x193c590c 0x01 0x00 0x00 0x193c5a14 0x01 0x00 0x00 0x193c5c0c 0x01 0x00 0x00 0x193c5c18 0x02 0x00 0x00 0x193c5c2c 0x02 0x00 0x00 0x193c5c38 0x01 0x00 0x00 0x193c5c4c 0x01 0x00 0x00 0x193c5ca4 0x01 0x00 0x00 0x193c5cac 0x03 0x00 0x00 0x193c6400 0x01 0x00 0x00 0x193c6418 0x02 0x00 0x00 0x193c9100 0x01 0x00 0x00 0x193c9110 0x01 0x00 0x00 0x193c9120 0x01 0x00 0x00 0x193c9180 0x01 0x00 0x00 0x193c9180 0x02 0x00 0x00 0x193c9184 0x01 0x00 0x00 0x193c91a0 0x01 0x00 0x00 0x193c91b0 0x01 0x00 0x00 0x193c91c0 0x02 0x00 0x00 0x193c91e0 0x01 0x00 0x00 0x196c5cac 0x03 0x00 0x00 0x196c0080 0x01 0x00 0x00 0x196c0310 0x01 0x00 0x00 0x196c0400 0x02 0x00 0x00 0x196c0410 0x06 0x00 0x00 0x196c0430 0x01 0x00 0x00 0x196c0440 0x01 0x00 0x00 0x196c0448 0x01 0x00 0x00 0x196c04a0 0x01 0x00 0x00 0x196c04b0 0x04 0x00 0x00 0x196c04d0 0x02 0x00 0x00 0x196c1400 0x01 0x00 0x00 0x196c1408 0x01 0x00 0x00 0x196c2400 0x02 0x00 0x00 0x196c2438 0x02 0x00 0x00 0x196c2454 0x01 0x00 0x00 0x196c3400 0x04 0x00 0x00 0x196c3418 0x03 0x00 0x00 0x196c4700 0x01 0x00 0x00 0x196c53b0 0x01 0x00 0x00 0x196c5804 0x01 0x00 0x00 0x196c590c 0x01 0x00 0x00 0x196c5a14 0x01 0x00 0x00 0x196c5c0c 0x01 0x00 0x00 0x196c5c18 0x02 0x00 0x00 0x196c5c2c 0x02 0x00 0x00 0x196c5c38 0x01 0x00 0x00 0x196c5c4c 0x01 0x00 0x00 0x196c5ca4 0x01 0x00 0x00 0x196c5cac 0x03 0x00 0x00 0x196c6400 0x01 0x00 0x00 0x196c6418 0x02 0x00 0x00 0x196c9100 0x01 0x00 0x00 0x196c9110 0x01 0x00 0x00 0x196c9120 0x01 0x00 0x00 0x196c9180 0x01 0x00 0x00 0x196c9180 0x02 0x00 0x00 0x196c9184 0x01 0x00 0x00 0x196c91a0 0x01 0x00 0x00 0x196c91b0 0x01 0x00 0x00 0x196c91c0 0x02 0x00 0x00 0x196c91e0 0x01 0x00 0x00 0x197c5cac 0x03 0x00 0x00 0x197c0080 0x01 0x00 0x00 0x197c0310 0x01 0x00 0x00 0x197c0400 0x02 0x00 0x00 0x197c0410 0x06 0x00 0x00 0x197c0430 0x01 0x00 0x00 0x197c0440 0x01 0x00 0x00 0x197c0448 0x01 0x00 0x00 0x197c04a0 0x01 0x00 0x00 0x197c04b0 0x04 0x00 0x00 0x197c04d0 0x02 0x00 0x00 0x197c1400 0x01 0x00 0x00 0x197c1408 0x01 0x00 0x00 0x197c2400 0x02 0x00 0x00 0x197c2438 0x02 0x00 0x00 0x197c2454 0x01 0x00 0x00 0x197c3400 0x04 0x00 0x00 0x197c3418 0x03 0x00 0x00 0x197c4700 0x01 0x00 0x00 0x197c53b0 0x01 0x00 0x00 0x197c5804 0x01 0x00 0x00 0x197c590c 0x01 0x00 0x00 0x197c5a14 0x01 0x00 0x00 0x197c5c0c 0x01 0x00 0x00 0x197c5c18 0x02 0x00 0x00 0x197c5c2c 0x02 0x00 0x00 0x197c5c38 0x01 0x00 0x00 0x197c5c4c 0x01 0x00 0x00 0x197c5ca4 0x01 0x00 0x00 0x197c5cac 0x03 0x00 0x00 0x197c6400 0x01 0x00 0x00 0x197c6418 0x02 0x00 0x00 0x197c9100 0x01 0x00 0x00 0x197c9110 0x01 0x00 0x00 0x197c9120 0x01 0x00 0x00 0x197c9180 0x01 0x00 0x00 0x197c9180 0x02 0x00 0x00 0x197c9184 0x01 0x00 0x00 0x197c91a0 0x01 0x00 0x00 0x197c91b0 0x01 0x00 0x00 0x197c91c0 0x02 0x00 0x00 0x197c91e0 0x01 0x00 0x00 0x190ba280 0x01 0x00 0x00 0x190ba288 0x08 0x00 0x00 0x192e0610 0x04 0x00 0x00 0x192e0680 0x04 0x00 0x00 0x193e0610 0x04 0x00 0x00 0x193e0680 0x04 0x00 0x00 0x196e0610 0x03 0x00 0x00 0x196e0618 0x02 0x00 0x00 0x196e0680 0x02 0x00 0x00 0x196e0684 0x03 0x00 0x00 0x196e068c 0x01 0x00 0x00 0x197e0610 0x04 0x00 0x00 0x197e0680 0x04 0x00 0x00 0x19281e64 0x01 0x00 0x00 0x19281ea0 0x01 0x00 0x00 0x19281f30 0x02 0x00 0x00 0x19283e64 0x01 0x00 0x00 0x19283ea0 0x01 0x00 0x00 0x19283f30 0x02 0x00 0x00 0x1928527c 0x01 0x00 0x00 0x19285290 0x01 0x00 0x00 0x192854ec 0x01 0x00 0x00 0x192854f4 0x01 0x00 0x00 0x19285514 0x01 0x00 0x00 0x1928551c 0x01 0x00 0x00 0x19285524 0x01 0x00 0x00 0x19285548 0x01 0x00 0x00 0x19285550 0x01 0x00 0x00 0x19285558 0x01 0x00 0x00 0x192855b8 0x01 0x00 0x00 0x192855c0 0x01 0x00 0x00 0x192855ec 0x01 0x00 0x00 0x19285860 0x01 0x00 0x00 0x19285870 0x01 0x00 0x00 0x192858a0 0x01 0x00 0x00 0x192858a8 0x01 0x00 0x00 0x192858b0 0x01 0x00 0x00 0x192858b8 0x01 0x00 0x00 0x192858d8 0x02 0x00 0x00 0x192858f4 0x01 0x00 0x00 0x192858fc 0x01 0x00 0x00 0x19285920 0x01 0x00 0x00 0x19285928 0x01 0x00 0x00 0x19285944 0x01 0x00 0x00 0x19286314 0x01 0x00 0x00 0x19286454 0x01 0x00 0x00 0x19286594 0x01 0x00 0x00 0x19286604 0x01 0x00 0x00 0x1928660c 0x01 0x00 0x00 0x19381e64 0x01 0x00 0x00 0x19381ea0 0x01 0x00 0x00 0x19381f30 0x02 0x00 0x00 0x19383e64 0x01 0x00 0x00 0x19383ea0 0x01 0x00 0x00 0x19383f30 0x02 0x00 0x00 0x1938527c 0x01 0x00 0x00 0x19385290 0x01 0x00 0x00 0x193854ec 0x01 0x00 0x00 0x193854f4 0x01 0x00 0x00 0x19385514 0x01 0x00 0x00 0x1938551c 0x01 0x00 0x00 0x19385524 0x01 0x00 0x00 0x19385548 0x01 0x00 0x00 0x19385550 0x01 0x00 0x00 0x19385558 0x01 0x00 0x00 0x193855b8 0x01 0x00 0x00 0x193855c0 0x01 0x00 0x00 0x193855ec 0x01 0x00 0x00 0x19385860 0x01 0x00 0x00 0x19385870 0x01 0x00 0x00 0x193858a0 0x01 0x00 0x00 0x193858a8 0x01 0x00 0x00 0x193858b0 0x01 0x00 0x00 0x193858b8 0x01 0x00 0x00 0x193858d8 0x02 0x00 0x00 0x193858f4 0x01 0x00 0x00 0x193858fc 0x01 0x00 0x00 0x19385920 0x01 0x00 0x00 0x19385928 0x01 0x00 0x00 0x19385944 0x01 0x00 0x00 0x19386314 0x01 0x00 0x00 0x19386454 0x01 0x00 0x00 0x19386594 0x01 0x00 0x00 0x19386604 0x01 0x00 0x00 0x1938660c 0x01 0x00 0x00 0x19681e64 0x01 0x00 0x00 0x19681ea0 0x01 0x00 0x00 0x19681f30 0x02 0x00 0x00 0x19683e64 0x01 0x00 0x00 0x19683ea0 0x01 0x00 0x00 0x19683f30 0x02 0x00 0x00 0x1968527c 0x01 0x00 0x00 0x19685290 0x01 0x00 0x00 0x196854ec 0x01 0x00 0x00 0x196854f4 0x01 0x00 0x00 0x19685514 0x01 0x00 0x00 0x1968551c 0x01 0x00 0x00 0x19685524 0x01 0x00 0x00 0x19685548 0x01 0x00 0x00 0x19685550 0x01 0x00 0x00 0x19685558 0x01 0x00 0x00 0x196855b8 0x01 0x00 0x00 0x196855c0 0x01 0x00 0x00 0x196855ec 0x01 0x00 0x00 0x19685860 0x01 0x00 0x00 0x19685870 0x01 0x00 0x00 0x196858a0 0x01 0x00 0x00 0x196858a8 0x01 0x00 0x00 0x196858b0 0x01 0x00 0x00 0x196858b8 0x01 0x00 0x00 0x196858d8 0x02 0x00 0x00 0x196858f4 0x01 0x00 0x00 0x196858fc 0x01 0x00 0x00 0x19685920 0x01 0x00 0x00 0x19685928 0x01 0x00 0x00 0x19685944 0x01 0x00 0x00 0x19686314 0x01 0x00 0x00 0x19686454 0x01 0x00 0x00 0x19686594 0x01 0x00 0x00 0x19686604 0x01 0x00 0x00 0x1968660c 0x01 0x00 0x00 0x19781e64 0x01 0x00 0x00 0x19781ea0 0x01 0x00 0x00 0x19781f30 0x02 0x00 0x00 0x19783e64 0x01 0x00 0x00 0x19783ea0 0x01 0x00 0x00 0x19783f30 0x02 0x00 0x00 0x1978527c 0x01 0x00 0x00 0x19785290 0x01 0x00 0x00 0x197854ec 0x01 0x00 0x00 0x197854f4 0x01 0x00 0x00 0x19785514 0x01 0x00 0x00 0x1978551c 0x01 0x00 0x00 0x19785524 0x01 0x00 0x00 0x19785548 0x01 0x00 0x00 0x19785550 0x01 0x00 0x00 0x19785558 0x01 0x00 0x00 0x197855b8 0x01 0x00 0x00 0x197855c0 0x01 0x00 0x00 0x197855ec 0x01 0x00 0x00 0x19785860 0x01 0x00 0x00 0x19785870 0x01 0x00 0x00 0x197858a0 0x01 0x00 0x00 0x197858a8 0x01 0x00 0x00 0x197858b0 0x01 0x00 0x00 0x197858b8 0x01 0x00 0x00 0x197858d8 0x02 0x00 0x00 0x197858f4 0x01 0x00 0x00 0x197858fc 0x01 0x00 0x00 0x19785920 0x01 0x00 0x00 0x19785928 0x01 0x00 0x00 0x19785944 0x01 0x00 0x00 0x19786314 0x01 0x00 0x00 0x19786454 0x01 0x00 0x00 0x19786594 0x01 0x00 0x00 0x19786604 0x01 0x00 0x00 0x1978660c 0x01 0x00 0x00 0x610110 0x01 0x00 0x00 0x610114 0x01 0x00 0x00 0x610118 0x01 0x00 0x00 0x61011c 0x01 0x00 0x00 0x610120 0x01 0x00 0x00 0x19032020 0x01 0x00 0x00 0x19032024 0x01 0x00 0x00 0x1908e01c 0x01 0x00 0x00 0x1908e030 0x01 0x00 0x00 0x19030010 0x01 0x00 0x00 0x1908e008 0x01 0x00 0x00 0x19032020 0x01 0x00 0x00 0x1908e948 0x01 0x00 0x00 0x19032024 0x01 0x00 0x01 0x19030040 0x01 0x01 0x01 0x1903005c 0x22c000 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c001 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c002 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c003 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c004 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c005 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c006 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c007 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c008 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c009 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c010 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c011 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c012 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c013 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c014 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c015 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c016 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c017 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c018 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c019 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c300 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c341 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c7b1 0x01 0x00 0x19030010 0x01 0x00 0x00 0x32302028 0x01 0x00 0x00 0x320a4404 0x01 0x00 0x00 0x320a4408 0x01 0x00 0x00 0x323b0404 0x01 0x00 0x00 0x323b0408 0x01 0x00 0x00 0xb2b1020 0x01 0x00 0x00 0xb2b1024 0x01 0x00 0x00 0x30b0208 0x01 0x00 0x00 0x30b0228 0x01 0x00 0x00 0x30b0248 0x01 0x00 0x00 0x30b0268 0x01 0x00 0x00 0x30b0288 0x01 0x00 0x00 0x30b02a8 0x01 0x00 0x00 0x30b020c 0x01 0x00 0x00 0x30b022c 0x01 0x00 0x00 0x30b024c 0x01 0x00 0x00 0x30b026c 0x01 0x00 0x00 0x30b028c 0x01 0x00 0x00 0x30b02ac 0x01 0x00 0x00 0x30b0210 0x01 0x00 0x00 0x30b0230 0x01 0x00 0x00 0x30b0250 0x01 0x00 0x00 0x30b0270 0x01 0x00 0x00 0x30b0290 0x01 0x00 0x00 0x30b02b0 0x01 0x00 0x00 0x3480208 0x01 0x00 0x00 0x3480228 0x01 0x00 0x00 0x3480248 0x01 0x00 0x00 0x3480268 0x01 0x00 0x00 0x3480288 0x01 0x00 0x00 0x34802a8 0x01 0x00 0x00 0x348020c 0x01 0x00 0x00 0x348022c 0x01 0x00 0x00 0x348024c 0x01 0x00 0x00 0x348026c 0x01 0x00 0x00 0x348028c 0x01 0x00 0x00 0x34802ac 0x01 0x00 0x00 0x3480210 0x01 0x00 0x00 0x3480230 0x01 0x00 0x00 0x3480250 0x01 0x00 0x00 0x3480270 0x01 0x00 0x00 0x3480290 0x01 0x00 0x00 0x34802b0 0x01 0x00 0x00 0x3084008 0x01 0x00 0x00 0x3000018 0x01 0x00 0x00 0x3002028 0x01 0x00 0x00 0x30b0408 0x01 0x00 0x00 0x30b0404 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3480404 0x01 0x00 0x00 0xb2b1020 0x01 0x00 0x00 0xb2b1024 0x01 0x00 0x00 0x30b0000 0x01 0x00 0x00 0x30b0004 0x01 0x00 0x00 0x30b0008 0x01 0x00 0x00 0x30b000c 0x01 0x00 0x00 0x30b0010 0x01 0x00 0x00 0x30b0014 0x01 0x00 0x00 0x30b0018 0x01 0x00 0x00 0x30b004c 0x01 0x00 0x00 0x30b0050 0x01 0x00 0x00 0x30b00d0 0x01 0x00 0x00 0x30b00d4 0x01 0x00 0x00 0x30b00d8 0x01 0x00 0x00 0x30b0100 0x01 0x00 0x00 0x30b0104 0x01 0x00 0x00 0x30b0108 0x01 0x00 0x00 0x30b0200 0x01 0x00 0x00 0x30b0204 0x01 0x00 0x00 0x30b0400 0x01 0x00 0x00 0x30b0404 0x01 0x00 0x00 0x30b0408 0x01 0x00 0x00 0x30b0450 0x01 0x00 0x00 0x30b0460 0x01 0x00 0x00 0x30b0464 0x01 0x00 0x00 0x30b0490 0x01 0x00 0x00 0x30b0494 0x01 0x00 0x00 0x30b0498 0x01 0x00 0x00 0x30b049c 0x01 0x00 0x00 0x30b04a0 0x01 0x00 0x00 0x30b04a4 0x01 0x00 0x00 0x30b04a8 0x01 0x00 0x00 0x30b04ac 0x01 0x00 0x00 0x30b04b0 0x01 0x00 0x00 0x30b04b4 0x01 0x00 0x00 0x30b04b8 0x01 0x00 0x00 0x30b0500 0x01 0x00 0x00 0x30b0600 0x01 0x00 0x00 0x3480000 0x01 0x00 0x00 0x3480004 0x01 0x00 0x00 0x3480008 0x01 0x00 0x00 0x348000c 0x01 0x00 0x00 0x3480010 0x01 0x00 0x00 0x3480014 0x01 0x00 0x00 0x3480018 0x01 0x00 0x00 0x348001c 0x01 0x00 0x00 0x3480020 0x01 0x00 0x00 0x3480024 0x01 0x00 0x00 0x3480028 0x01 0x00 0x00 0x348002c 0x01 0x00 0x00 0x3480030 0x01 0x00 0x00 0x3480034 0x01 0x00 0x00 0x3480038 0x01 0x00 0x00 0x348003c 0x01 0x00 0x00 0x3480040 0x01 0x00 0x00 0x3480044 0x01 0x00 0x00 0x3480048 0x01 0x00 0x00 0x348004c 0x01 0x00 0x00 0x3480050 0x01 0x00 0x00 0x34800d0 0x01 0x00 0x00 0x34800d4 0x01 0x00 0x00 0x34800d8 0x01 0x00 0x00 0x3480100 0x01 0x00 0x00 0x3480104 0x01 0x00 0x00 0x3480108 0x01 0x00 0x00 0x3480200 0x01 0x00 0x00 0x3480204 0x01 0x00 0x00 0x3480400 0x01 0x00 0x00 0x3480404 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3480450 0x01 0x00 0x00 0x3480460 0x01 0x00 0x00 0x3480464 0x01 0x00 0x00 0x3480490 0x01 0x00 0x00 0x3480494 0x01 0x00 0x00 0x3480498 0x01 0x00 0x00 0x348049c 0x01 0x00 0x00 0x34804a0 0x01 0x00 0x00 0x34804a4 0x01 0x00 0x00 0x34804a8 0x01 0x00 0x00 0x34804ac 0x01 0x00 0x00 0x34804b0 0x01 0x00 0x00 0x34804b4 0x01 0x00 0x00 0x34804b8 0x01 0x00 0x00 0x3480500 0x01 0x00 0x00 0x3480600 0x01 0x00 0x00 0x3480d00 0x01 0x00 0x00 0x3480d04 0x01 0x00 0x00 0x3480d08 0x01 0x00 0x00 0x3480d10 0x01 0x00 0x00 0x3480d14 0x01 0x00 0x00 0x3480d18 0x01 0x00 0x00 0x3480d1c 0x01 0x00 0x00 0x3480d30 0x01 0x00 0x00 0x3480d34 0x01 0x00 0x00 0x3480d38 0x01 0x00 0x00 0x3480d3c 0x01 0x00 0x00 0x3480d40 0x01 0x00 0x00 0x3480d44 0x01 0x00 0x00 0x3480d4c 0x01 0x00 0x00 0x3483d50 0x01 0x00 0x00 0x17120000 0x01 0x00 0x00 0x17120008 0x01 0x00 0x00 0x17120010 0x01 0x00 0x00 0x17120018 0x01 0x00 0x00 0x17120020 0x01 0x00 0x00 0x17120028 0x01 0x00 0x00 0x17120040 0x01 0x00 0x00 0x17120048 0x01 0x00 0x00 0x17120050 0x01 0x00 0x00 0x17120058 0x01 0x00 0x00 0x17120060 0x01 0x00 0x00 0x17120068 0x01 0x00 0x00 0x17120080 0x01 0x00 0x00 0x17120088 0x01 0x00 0x00 0x17120090 0x01 0x00 0x00 0x17120098 0x01 0x00 0x00 0x171200a0 0x01 0x00 0x00 0x171200a8 0x01 0x00 0x00 0x171200c0 0x01 0x00 0x00 0x171200c8 0x01 0x00 0x00 0x171200d0 0x01 0x00 0x00 0x171200d8 0x01 0x00 0x00 0x171200e0 0x01 0x00 0x00 0x171200e8 0x01 0x00 0x00 0x17120100 0x01 0x00 0x00 0x17120108 0x01 0x00 0x00 0x17120110 0x01 0x00 0x00 0x17120118 0x01 0x00 0x00 0x17120120 0x01 0x00 0x00 0x17120128 0x01 0x00 0x00 0x17120140 0x01 0x00 0x00 0x17120148 0x01 0x00 0x00 0x17120150 0x01 0x00 0x00 0x17120158 0x01 0x00 0x00 0x17120160 0x01 0x00 0x00 0x17120168 0x01 0x00 0x00 0x17120180 0x01 0x00 0x00 0x17120188 0x01 0x00 0x00 0x17120190 0x01 0x00 0x00 0x17120198 0x01 0x00 0x00 0x171201a0 0x01 0x00 0x00 0x171201a8 0x01 0x00 0x00 0x171201c0 0x01 0x00 0x00 0x171201c8 0x01 0x00 0x00 0x171201d0 0x01 0x00 0x00 0x171201d8 0x01 0x00 0x00 0x171201e0 0x01 0x00 0x00 0x171201e8 0x01 0x00 0x00 0x17120200 0x01 0x00 0x00 0x17120208 0x01 0x00 0x00 0x17120210 0x01 0x00 0x00 0x17120218 0x01 0x00 0x00 0x17120220 0x01 0x00 0x00 0x17120228 0x01 0x00 0x00 0x17120240 0x01 0x00 0x00 0x17120248 0x01 0x00 0x00 0x17120250 0x01 0x00 0x00 0x17120258 0x01 0x00 0x00 0x17120260 0x01 0x00 0x00 0x17120268 0x01 0x00 0x00 0x17120280 0x01 0x00 0x00 0x17120288 0x01 0x00 0x00 0x17120290 0x01 0x00 0x00 0x17120298 0x01 0x00 0x00 0x171202a0 0x01 0x00 0x00 0x171202a8 0x01 0x00 0x00 0x171202c0 0x01 0x00 0x00 0x171202c8 0x01 0x00 0x00 0x171202d0 0x01 0x00 0x00 0x171202d8 0x01 0x00 0x00 0x171202e0 0x01 0x00 0x00 0x171202e8 0x01 0x00 0x00 0x17120300 0x01 0x00 0x00 0x17120308 0x01 0x00 0x00 0x17120310 0x01 0x00 0x00 0x17120318 0x01 0x00 0x00 0x17120320 0x01 0x00 0x00 0x17120328 0x01 0x00 0x00 0x17120340 0x01 0x00 0x00 0x17120348 0x01 0x00 0x00 0x17120350 0x01 0x00 0x00 0x17120358 0x01 0x00 0x00 0x17120360 0x01 0x00 0x00 0x17120368 0x01 0x00 0x00 0x17120380 0x01 0x00 0x00 0x17120388 0x01 0x00 0x00 0x17120390 0x01 0x00 0x00 0x17120398 0x01 0x00 0x00 0x171203a0 0x01 0x00 0x00 0x171203a8 0x01 0x00 0x00 0x171203c0 0x01 0x00 0x00 0x171203c8 0x01 0x00 0x00 0x171203d0 0x01 0x00 0x00 0x171203d8 0x01 0x00 0x00 0x171203e0 0x01 0x00 0x00 0x171203e8 0x01 0x00 0x00 0x17120400 0x01 0x00 0x00 0x17120408 0x01 0x00 0x00 0x17120410 0x01 0x00 0x00 0x17120418 0x01 0x00 0x00 0x17120420 0x01 0x00 0x00 0x17120428 0x01 0x00 0x00 0x17120440 0x01 0x00 0x00 0x17120448 0x01 0x00 0x00 0x17120450 0x01 0x00 0x00 0x17120458 0x01 0x00 0x00 0x17120460 0x01 0x00 0x00 0x17120468 0x01 0x00 0x00 0x17120480 0x01 0x00 0x00 0x17120488 0x01 0x00 0x00 0x17120490 0x01 0x00 0x00 0x17120498 0x01 0x00 0x00 0x171204a0 0x01 0x00 0x00 0x171204a8 0x01 0x00 0x00 0x171204c0 0x01 0x00 0x00 0x171204c8 0x01 0x00 0x00 0x171204d0 0x01 0x00 0x00 0x171204d8 0x01 0x00 0x00 0x171204e0 0x01 0x00 0x00 0x171204e8 0x01 0x00 0x00 0x17120500 0x01 0x00 0x00 0x17120508 0x01 0x00 0x00 0x17120510 0x01 0x00 0x00 0x17120518 0x01 0x00 0x00 0x17120520 0x01 0x00 0x00 0x17120528 0x01 0x00 0x00 0x17120540 0x01 0x00 0x00 0x17120548 0x01 0x00 0x00 0x17120550 0x01 0x00 0x00 0x17120558 0x01 0x00 0x00 0x17120560 0x01 0x00 0x00 0x17120568 0x01 0x00 0x00 0x17120580 0x01 0x00 0x00 0x17120588 0x01 0x00 0x00 0x17120590 0x01 0x00 0x00 0x17120598 0x01 0x00 0x00 0x171205a0 0x01 0x00 0x00 0x171205a8 0x01 0x00 0x00 0x171205c0 0x01 0x00 0x00 0x171205c8 0x01 0x00 0x00 0x171205d0 0x01 0x00 0x00 0x171205d8 0x01 0x00 0x00 0x171205e0 0x01 0x00 0x00 0x171205e8 0x01 0x00 0x00 0x17120600 0x01 0x00 0x00 0x17120608 0x01 0x00 0x00 0x17120610 0x01 0x00 0x00 0x17120618 0x01 0x00 0x00 0x17120620 0x01 0x00 0x00 0x17120628 0x01 0x00 0x00 0x17120640 0x01 0x00 0x00 0x17120648 0x01 0x00 0x00 0x17120650 0x01 0x00 0x00 0x17120658 0x01 0x00 0x00 0x17120660 0x01 0x00 0x00 0x17120668 0x01 0x00 0x00 0x17120680 0x01 0x00 0x00 0x17120688 0x01 0x00 0x00 0x17120690 0x01 0x00 0x00 0x17120698 0x01 0x00 0x00 0x171206a0 0x01 0x00 0x00 0x171206a8 0x01 0x00 0x00 0x171206c0 0x01 0x00 0x00 0x171206c8 0x01 0x00 0x00 0x171206d0 0x01 0x00 0x00 0x171206d8 0x01 0x00 0x00 0x171206e0 0x01 0x00 0x00 0x171206e8 0x01 0x00 0x00 0x1712e000 0x01 0x00 0x00 0x1712e800 0x01 0x00 0x00 0x1712e808 0x01 0x00 0x00 0x1712ffbc 0x01 0x00 0x00 0x1712ffc8 0x01 0x00 0x00 0x1712ffd0 0x01 0x00 0x00 0x1712ffd4 0x0b 0x00 0x00 0x17100304 0x1d 0x00 0x00 0x17100c08 0x3a 0x00 0x00 0x17100084 0x1d 0x00 0x00 0x1710e104 0x1d 0x00 0x00 0xaae0004 0x02 0x00 0x00 0xaae000c 0x02 0x00>;
			};

			dcc_curr_link@4 {
				qcom,curr-link-list = <0x04>;
				qcom,data-sink = "sram";
				qcom,ap_ns_qad_override_en;
				qcom,link-list = <0x00 0x190e0010 0x01 0x00 0x00 0x190e0020 0x08 0x00 0x00 0x190e0248 0x01 0x00 0x00 0x195f0010 0x01 0x00 0x00 0x195f0020 0x08 0x00 0x00 0x195f0248 0x01 0x00 0x00 0x199f0010 0x01 0x00 0x00 0x199f0020 0x08 0x00 0x00 0x199f0248 0x01 0x00 0x00 0x190e5018 0x01 0x00 0x00 0x190e5008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x190e5010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x195f2018 0x01 0x00 0x00 0x195f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x195f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x199f2018 0x01 0x00 0x00 0x199f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x199f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3c40010 0x01 0x00 0x00 0x3c40020 0x08 0x00 0x00 0x3c4b048 0x01 0x00 0x00 0x3c41018 0x01 0x00 0x00 0x3c41008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x3c41010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3002028 0x01 0x00 0x00 0x30b0408 0x01 0x00 0x00 0x30b0404 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3480404 0x01 0x00 0x00 0x1740008 0x01 0x00 0x00 0x1740020 0x08 0x00 0x00 0x174c048 0x01 0x00 0x00 0x1741018 0x01 0x00 0x00 0x1741008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1741010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1681048 0x01 0x00 0x00 0x1682018 0x01 0x00 0x00 0x1682008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1682010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e8048 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x1708048 0x01 0x00 0x00 0x16c0010 0x01 0x00 0x00 0x16c0020 0x08 0x00 0x00 0x16cc048 0x01 0x00 0x00 0x16e6018 0x01 0x00 0x00 0x16e6008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e6010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16c2018 0x01 0x00 0x00 0x16c2008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16c2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706118 0x01 0x00 0x00 0x1706108 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706098 0x01 0x00 0x00 0x1706088 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706018 0x01 0x00 0x00 0x1706008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x1706010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500248 0x02 0x00 0x00 0x1500258 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x1510098 0x01 0x00 0x00 0x1510088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1510090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1513018 0x01 0x00 0x00 0x1513008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1513010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1512018 0x01 0x00 0x00 0x1512008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1512010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1511018 0x01 0x00 0x00 0x1511008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1511010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1514018 0x01 0x00 0x00 0x1514008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1514010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1510018 0x01 0x00 0x00 0x1510008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1510010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x34b0014 0x05 0x00 0x00 0xef04004 0x06 0x00 0x00 0xef01014 0x01 0x00 0x00 0xef01008 0x01 0x00 0x00 0x2b60014 0x05 0x00 0x00 0xef0401c 0x06 0x00 0x00 0xef03014 0x01 0x00 0x00 0xef03008 0x01 0x00 0x00 0x17100104 0x1d 0x00 0x00 0x17100204 0x1d 0x00 0x00 0x17100384 0x1d 0x00 0x00 0x178a0250 0x01 0x00 0x00 0x178a0254 0x01 0x00 0x00 0x178a025c 0x01 0x00 0x00 0xb281024 0x01 0x00 0x00 0xbde1034 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb211020 0x02 0x00 0x00 0xb221020 0x02 0x00 0x00 0xb231020 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0x17a00010 0x01 0x00 0x00 0x17a10010 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a30010 0x01 0x00 0x00 0x17a00030 0x01 0x00 0x00 0x17a10030 0x01 0x00 0x00 0x17a20030 0x01 0x00 0x00 0x17a30030 0x01 0x00 0x00 0x17a00038 0x01 0x00 0x00 0x17a10038 0x01 0x00 0x00 0x17a20038 0x01 0x00 0x00 0x17a30038 0x01 0x00 0x00 0x17a00040 0x01 0x00 0x00 0x17a10040 0x01 0x00 0x00 0x17a20040 0x01 0x00 0x00 0x17a30040 0x01 0x00 0x00 0x17a00048 0x01 0x00 0x00 0x17a00400 0x03 0x00 0x00 0x17a10400 0x03 0x00 0x00 0x17a20400 0x03 0x00 0x00 0x17a30400 0x03 0x00 0x00 0xc230000 0x06 0x00 0x00 0x17d80100 0x100 0x00 0x00 0x17d98020 0x01 0x00 0x00 0x13822000 0x01 0x00 0x00 0xc222004 0x01 0x00 0x00 0xc263014 0x01 0x00 0x00 0xc2630e0 0x01 0x00 0x00 0xc2630ec 0x01 0x00 0x00 0xc2630a0 0x10 0x00 0x00 0xc2630e8 0x01 0x00 0x00 0xc26313c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc265014 0x01 0x00 0x00 0xc2650e0 0x01 0x00 0x00 0xc2650ec 0x01 0x00 0x00 0xc2650a0 0x10 0x00 0x00 0xc2650e8 0x01 0x00 0x00 0xc26513c 0x01 0x00 0x00 0x17120000 0x01 0x00 0x00 0x17120008 0x01 0x00 0x00 0x17120010 0x01 0x00 0x00 0x17120018 0x01 0x00 0x00 0x17120020 0x01 0x00 0x00 0x17120028 0x01 0x00 0x00 0x17120040 0x01 0x00 0x00 0x17120048 0x01 0x00 0x00 0x17120050 0x01 0x00 0x00 0x17120058 0x01 0x00 0x00 0x17120060 0x01 0x00 0x00 0x17120068 0x01 0x00 0x00 0x17120080 0x01 0x00 0x00 0x17120088 0x01 0x00 0x00 0x17120090 0x01 0x00 0x00 0x17120098 0x01 0x00 0x00 0x171200a0 0x01 0x00 0x00 0x171200a8 0x01 0x00 0x00 0x171200c0 0x01 0x00 0x00 0x171200c8 0x01 0x00 0x00 0x171200d0 0x01 0x00 0x00 0x171200d8 0x01 0x00 0x00 0x171200e0 0x01 0x00 0x00 0x171200e8 0x01 0x00 0x00 0x17120100 0x01 0x00 0x00 0x17120108 0x01 0x00 0x00 0x17120110 0x01 0x00 0x00 0x17120118 0x01 0x00 0x00 0x17120120 0x01 0x00 0x00 0x17120128 0x01 0x00 0x00 0x17120140 0x01 0x00 0x00 0x17120148 0x01 0x00 0x00 0x17120150 0x01 0x00 0x00 0x17120158 0x01 0x00 0x00 0x17120160 0x01 0x00 0x00 0x17120168 0x01 0x00 0x00 0x17120180 0x01 0x00 0x00 0x17120188 0x01 0x00 0x00 0x17120190 0x01 0x00 0x00 0x17120198 0x01 0x00 0x00 0x171201a0 0x01 0x00 0x00 0x171201a8 0x01 0x00 0x00 0x171201c0 0x01 0x00 0x00 0x171201c8 0x01 0x00 0x00 0x171201d0 0x01 0x00 0x00 0x171201d8 0x01 0x00 0x00 0x171201e0 0x01 0x00 0x00 0x171201e8 0x01 0x00 0x00 0x17120200 0x01 0x00 0x00 0x17120208 0x01 0x00 0x00 0x17120210 0x01 0x00 0x00 0x17120218 0x01 0x00 0x00 0x17120220 0x01 0x00 0x00 0x17120228 0x01 0x00 0x00 0x17120240 0x01 0x00 0x00 0x17120248 0x01 0x00 0x00 0x17120250 0x01 0x00 0x00 0x17120258 0x01 0x00 0x00 0x17120260 0x01 0x00 0x00 0x17120268 0x01 0x00 0x00 0x17120280 0x01 0x00 0x00 0x17120288 0x01 0x00 0x00 0x17120290 0x01 0x00 0x00 0x17120298 0x01 0x00 0x00 0x171202a0 0x01 0x00 0x00 0x171202a8 0x01 0x00 0x00 0x171202c0 0x01 0x00 0x00 0x171202c8 0x01 0x00 0x00 0x171202d0 0x01 0x00 0x00 0x171202d8 0x01 0x00 0x00 0x171202e0 0x01 0x00 0x00 0x171202e8 0x01 0x00 0x00 0x17120300 0x01 0x00 0x00 0x17120308 0x01 0x00 0x00 0x17120310 0x01 0x00 0x00 0x17120318 0x01 0x00 0x00 0x17120320 0x01 0x00 0x00 0x17120328 0x01 0x00 0x00 0x17120340 0x01 0x00 0x00 0x17120348 0x01 0x00 0x00 0x17120350 0x01 0x00 0x00 0x17120358 0x01 0x00 0x00 0x17120360 0x01 0x00 0x00 0x17120368 0x01 0x00 0x00 0x17120380 0x01 0x00 0x00 0x17120388 0x01 0x00 0x00 0x17120390 0x01 0x00 0x00 0x17120398 0x01 0x00 0x00 0x171203a0 0x01 0x00 0x00 0x171203a8 0x01 0x00 0x00 0x171203c0 0x01 0x00 0x00 0x171203c8 0x01 0x00 0x00 0x171203d0 0x01 0x00 0x00 0x171203d8 0x01 0x00 0x00 0x171203e0 0x01 0x00 0x00 0x171203e8 0x01 0x00 0x00 0x17120400 0x01 0x00 0x00 0x17120408 0x01 0x00 0x00 0x17120410 0x01 0x00 0x00 0x17120418 0x01 0x00 0x00 0x17120420 0x01 0x00 0x00 0x17120428 0x01 0x00 0x00 0x17120440 0x01 0x00 0x00 0x17120448 0x01 0x00 0x00 0x17120450 0x01 0x00 0x00 0x17120458 0x01 0x00 0x00 0x17120460 0x01 0x00 0x00 0x17120468 0x01 0x00 0x00 0x17120480 0x01 0x00 0x00 0x17120488 0x01 0x00 0x00 0x17120490 0x01 0x00 0x00 0x17120498 0x01 0x00 0x00 0x171204a0 0x01 0x00 0x00 0x171204a8 0x01 0x00 0x00 0x171204c0 0x01 0x00 0x00 0x171204c8 0x01 0x00 0x00 0x171204d0 0x01 0x00 0x00 0x171204d8 0x01 0x00 0x00 0x171204e0 0x01 0x00 0x00 0x171204e8 0x01 0x00 0x00 0x17120500 0x01 0x00 0x00 0x17120508 0x01 0x00 0x00 0x17120510 0x01 0x00 0x00 0x17120518 0x01 0x00 0x00 0x17120520 0x01 0x00 0x00 0x17120528 0x01 0x00 0x00 0x17120540 0x01 0x00 0x00 0x17120548 0x01 0x00 0x00 0x17120550 0x01 0x00 0x00 0x17120558 0x01 0x00 0x00 0x17120560 0x01 0x00 0x00 0x17120568 0x01 0x00 0x00 0x17120580 0x01 0x00 0x00 0x17120588 0x01 0x00 0x00 0x17120590 0x01 0x00 0x00 0x17120598 0x01 0x00 0x00 0x171205a0 0x01 0x00 0x00 0x171205a8 0x01 0x00 0x00 0x171205c0 0x01 0x00 0x00 0x171205c8 0x01 0x00 0x00 0x171205d0 0x01 0x00 0x00 0x171205d8 0x01 0x00 0x00 0x171205e0 0x01 0x00 0x00 0x171205e8 0x01 0x00 0x00 0x17120600 0x01 0x00 0x00 0x17120608 0x01 0x00 0x00 0x17120610 0x01 0x00 0x00 0x17120618 0x01 0x00 0x00 0x17120620 0x01 0x00 0x00 0x17120628 0x01 0x00 0x00 0x17120640 0x01 0x00 0x00 0x17120648 0x01 0x00 0x00 0x17120650 0x01 0x00 0x00 0x17120658 0x01 0x00 0x00 0x17120660 0x01 0x00 0x00 0x17120668 0x01 0x00 0x00 0x17120680 0x01 0x00 0x00 0x17120688 0x01 0x00 0x00 0x17120690 0x01 0x00 0x00 0x17120698 0x01 0x00 0x00 0x171206a0 0x01 0x00 0x00 0x171206a8 0x01 0x00 0x00 0x171206c0 0x01 0x00 0x00 0x171206c8 0x01 0x00 0x00 0x171206d0 0x01 0x00 0x00 0x171206d8 0x01 0x00 0x00 0x171206e0 0x01 0x00 0x00 0x171206e8 0x01 0x00 0x00 0x1712e000 0x01 0x00 0x00 0x1712e800 0x01 0x00 0x00 0x1712e808 0x01 0x00 0x00 0x1712ffbc 0x01 0x00 0x00 0x1712ffc8 0x01 0x00 0x00 0x1712ffd0 0x01 0x00 0x00 0x1712ffd4 0x0b 0x00 0x00 0x17100304 0x1d 0x00 0x00 0x17100c08 0x3a 0x00 0x00 0x17100084 0x1d 0x00 0x00 0x1710e104 0x1d 0x00 0x00 0xaae0004 0x02 0x00 0x00 0xaae000c 0x02 0x00>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x244>;
			phandle = <0x43a>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			complex0_scan {
				qcom,dump-size = <0x4a100>;
				qcom,dump-id = <0x130>;
			};

			complex1_scan {
				qcom,dump-size = <0x4a100>;
				qcom,dump-id = <0x131>;
			};

			gold0_scan {
				qcom,dump-size = <0x5f700>;
				qcom,dump-id = <0x132>;
			};

			gold1_scan {
				qcom,dump-size = <0x5f700>;
				qcom,dump-id = <0x133>;
			};

			gold2_scan {
				qcom,dump-size = <0x5f700>;
				qcom,dump-id = <0x134>;
			};

			gold3_scan {
				qcom,dump-size = <0x81100>;
				qcom,dump-id = <0x135>;
			};

			l3slice0scan {
				qcom,dump-size = <0x4cd00>;
				qcom,dump-id = <0x136>;
			};

			l3slice1scan {
				qcom,dump-size = <0x14e00>;
				qcom,dump-id = <0x137>;
			};

			l3slice2scan {
				qcom,dump-size = <0x14e00>;
				qcom,dump-id = <0x138>;
			};

			l3slice3scan {
				qcom,dump-size = <0x14e00>;
				qcom,dump-id = <0x139>;
			};

			mhm_scan {
				qcom,dump-size = <0x5a700>;
				qcom,dump-id = <0x161>;
			};

			l1_icache0 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb400 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x24>;
			};

			l1_itlb500 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x25>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb400 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x44>;
			};

			l1_dtlb500 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x45>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x47>;
			};

			l2_cache0 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <0xc0>;
			};

			l2_cache100 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <0xc1>;
			};

			l2_cache200 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <0xc2>;
			};

			l2_cache300 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <0xc3>;
			};

			l2_cache400 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc4>;
			};

			l2_cache500 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc5>;
			};

			l2_cache600 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x1a0100>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb200 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb300 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb400 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb500 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb600 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x127>;
			};

			l1dcdirty0 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x170>;
			};

			l1dcdirty100 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x171>;
			};

			l1dcdirty200 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x172>;
			};

			l1dcdirty300 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x173>;
			};

			l1dcmte0 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x180>;
			};

			l1dcmte100 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x181>;
			};

			l1dcmte200 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x182>;
			};

			l1dcmte300 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x183>;
			};

			l2dcmte0 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x190>;
			};

			l2dcmte100 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x191>;
			};

			l2dcmte200 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x192>;
			};

			l2dcmte300 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x193>;
			};

			l0mopca400 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x1a4>;
			};

			l0mopca500 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x1a5>;
			};

			l0mopca600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x1a6>;
			};

			l0mopca700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x1a7>;
			};

			l1btb400 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x1b4>;
			};

			l1btb500 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x1b5>;
			};

			l1btb600 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x1b6>;
			};

			l1btb700 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x1b7>;
			};

			l1ghb400 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1c4>;
			};

			l1ghb500 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1c5>;
			};

			l1ghb600 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1c6>;
			};

			l1ghb700 {
				qcom,dump-size = <0x8100>;
				qcom,dump-id = <0x1c7>;
			};

			l1bim400 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1d4>;
			};

			l1bim500 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1d5>;
			};

			l1bim600 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1d6>;
			};

			l1bim700 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1d7>;
			};

			l2victim400 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1e4>;
			};

			l2victim500 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1e5>;
			};

			l2victim600 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1e6>;
			};

			l2victim700 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1e7>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <0xef>;
			};

			gemnoc {
				qcom,dump-size = <0x100000>;
				qcom,dump-id = <0x162>;
			};

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			etr1_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x105>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_slpi {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf3>;
			};

			etfslpi_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x103>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			llcc1dc {
				qcom,dump-size = <0x171000>;
				qcom,dump-id = <0x140>;
			};

			llcc2dc {
				qcom,dump-size = <0x171000>;
				qcom,dump-id = <0x141>;
			};

			llcc3dc {
				qcom,dump-size = <0x171000>;
				qcom,dump-id = <0x142>;
			};

			llcc4dc {
				qcom,dump-size = <0x171000>;
				qcom,dump-id = <0x143>;
			};
		};

		qcom,cvp@ab00000 {
			compatible = "qcom,msm-cvp\0qcom,waipio-cvp";
			status = "ok";
			reg = <0xab00000 0x100000>;
			interrupts = <0x00 0xea 0x04>;
			cache-slice-names = "cvp";
			cvp-supply = <0x54>;
			cvp-core-supply = <0x245>;
			clock-names = "gcc_video_axi1\0cvp_clk\0core_clk\0video_cc_mvs1_clk_src";
			clock-ids = <0xb7 0x0a 0x07 0x08>;
			clocks = <0x42 0xb7 0x57 0x0a 0x57 0x07 0x57 0x08>;
			qcom,proxy-clock-names = "gcc_video_axi1\0cvp_clk\0core_clk\0video_cc_mvs1_clk_src";
			qcom,clock-configs = <0x00 0x00 0x00 0x01>;
			qcom,allowed-clock-rates = <0x14dc9380 0x1ad27480 0x1dcd6500 0x20c85580>;
			resets = <0x42 0x23 0x57 0x05>;
			reset-names = "cvp_axi_reset\0cvp_core_reset";
			reset-power-status = <0x02 0x02>;
			qcom,reg-presets = <0xb0088 0x00>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			qcom,gcc-reg = <0x110000 0x40000>;
			pas-id = <0x1a>;
			memory-region = <0x246>;
			cvp,firmware-name = "evass";
			phandle = <0x43b>;

			cvp_cnoc {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-cnoc";
				qcom,bus-master = <0x02>;
				qcom,bus-slave = <0x22b>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			cvp_bus_ddr {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-ddr";
				qcom,bus-master = <0x26>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			cvp_non_secure_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_hlos";
				iommus = <0xa4 0x21a0 0x400>;
				buffer-types = <0xfff>;
				dma-coherent;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
			};

			cvp_secure_nonpixel_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_sec_nonpixel";
				iommus = <0xa4 0x21a4 0x400>;
				buffer-types = <0x741>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-vmid = <0x0b>;
			};

			cvp_secure_pixel_cb {
				compatible = "qcom,msm-cvp,context-bank";
				label = "cvp_sec_pixel";
				iommus = <0xa4 0x21a3 0x400>;
				buffer-types = <0x106>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-vmid = <0x0a>;
			};

			qcom,msm-cvp,mem_cdsp {
				compatible = "qcom,msm-cvp,mem-cdsp";
				memory-region = <0x247>;
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000 0x1c03000 0x1000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf\0mhi";
			cell-index = <0x00>;
			linux,pci-domain = <0x00>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupt-parent = <0x248>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x8c 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x98 0x04>;
			msi-map = <0x00 0xcb 0x5980 0x01 0x100 0xcb 0x5981 0x20>;
			perst-gpio = <0xac 0x5e 0x00>;
			wake-gpio = <0xac 0x60 0x00>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x249 0x24a 0x24b>;
			pinctrl-1 = <0x249 0x24c 0x24b>;
			gdsc-vdd-supply = <0x24d>;
			vreg-1p8-supply = <0x147>;
			vreg-0p9-supply = <0x143>;
			vreg-cx-supply = <0x2f>;
			vreg-mx-supply = <0x55>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x4718>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x13c04>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x100 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0xd0 0x33 0x2a 0x200>;
			clocks = <0x42 0x36 0x27 0x00 0x42 0x2f 0x42 0x31 0x42 0x33 0x42 0x38 0x42 0x32 0x42 0x39 0x42 0x34 0x42 0x1a 0x42 0x08 0x42 0x09 0x42 0x37 0x42 0x01>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_0_axi_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00>;
			resets = <0x42 0x04 0x42 0x07>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c00>;
			iommu-map = <0x00 0xa4 0x1c00 0x01 0x100 0xa4 0x1c01 0x01>;
			qcom,boot-option = <0x01>;
			qcom,aux-clk-freq = <0x14>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,l1-2-th-scale = <0x02>;
			qcom,l1-2-th-value = <0x96>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,config-recovery;
			qcom,pcie-phy-ver = <0x68>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xca 0x00 0x1b8 0x18 0x00 0x1b4 0xa2 0x00 0x50 0x07 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0xee4 0x20 0x00 0xe84 0x75 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0xbf 0x00 0x1168 0x3f 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x1190 0x34 0x00 0x1194 0x38 0x00 0x10d8 0x07 0x00 0xe3c 0x16 0x00 0xe40 0x04 0x00 0x10dc 0x00 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1044 0xf0 0x00 0x11a4 0x38 0x00 0x10cc 0xf0 0x00 0x10f4 0x07 0x00 0x1008 0x09 0x00 0x1014 0x05 0x00 0x694 0x00 0x00 0x654 0x00 0x00 0x6a8 0x0f 0x00 0x48 0x90 0x00 0x620 0xc1 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x2dc 0x05 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			phandle = <0x248>;
			qcom,target-link-speed = <0x02>;
			qcom,no-l0s-supported;
			qcom,clk-power-manage-en;
			status = "ok";
			qcom,drv-supported;

			pcie0_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				#address-cells = <0x05>;
				#size-cells = <0x00>;
				phandle = <0x43c>;

				cnss_pci {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					qcom,iommu-group = <0x24e>;
					memory-region = <0x24f>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					phandle = <0x43d>;

					cnss_pci_iommu_group {
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-faults = "stall-disable\0HUPCF\0no-CFRE\0non-fatal";
						phandle = <0x24e>;
					};
				};
			};
		};

		qcom,pcie0_msi@0x17110040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17110040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			status = "disabled";
			phandle = <0x43e>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			cell-index = <0x01>;
			linux,pci-domain = <0x01>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			interrupt-parent = <0x250>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x132 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x1b2 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x1b3 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x1b6 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x1b7 0x04>;
			msi-parent = <0x251>;
			perst-gpio = <0xac 0x61 0x00>;
			wake-gpio = <0xac 0x63 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x252 0x253 0x254>;
			gdsc-vdd-supply = <0x255>;
			vreg-1p8-supply = <0x147>;
			vreg-0p9-supply = <0x256>;
			vreg-qref-supply = <0x143>;
			vreg-cx-supply = <0x2f>;
			vreg-mx-supply = <0x55>;
			qcom,target-link-speed = <0x03>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x65f4>;
			qcom,vreg-0p9-voltage-level = <0xdea80 0xdea80 0x2f1e8>;
			qcom,vreg-cx-voltage-level = <0xffff 0x40 0x00>;
			qcom,vreg-mx-voltage-level = <0xffff 0x40 0x00>;
			qcom,vreg-qref-voltage-level = <0xd6d80 0xd6d80 0x6464>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x40 0x40 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0xd0 0x34 0x2a 0x200>;
			clocks = <0x42 0x43 0x27 0x00 0x42 0x3a 0x42 0x3c 0x42 0x3e 0x42 0x45 0x42 0x3d 0x42 0x46 0x42 0x41 0x42 0x1a 0x42 0x09 0x42 0x44 0x42 0x03 0x42 0x3f 0x42 0x40 0x42 0x02>;
			clock-names = "pcie_1_pipe_clk\0pcie_1_ref_clk_src\0pcie_1_aux_clk\0pcie_1_cfg_ahb_clk\0pcie_1_mstr_axi_clk\0pcie_1_slv_axi_clk\0pcie_1_ldo\0pcie_1_slv_q2a_axi_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src\0pcie_phy_aux_clk\0pcie_phy_aux_clk_mux\0pcie_phy_aux_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			resets = <0x42 0x09 0x42 0x0c>;
			reset-names = "pcie_1_core_reset\0pcie_1_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c80>;
			iommu-map = <0x00 0xa4 0x1c80 0x01 0x100 0xa4 0x1c81 0x01>;
			qcom,boot-option = <0x01>;
			qcom,drv-supported;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,aux-clk-freq = <0x11>;
			qcom,eq-fmdc-t-min-phase23 = <0x01>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,l1-2-th-scale = <0x02>;
			qcom,l1-2-th-value = <0x96>;
			qcom,pcie-phy-ver = <0x6c>;
			qcom,phy-status-offset = <0x1214>;
			qcom,phy-status-bit = <0x07>;
			qcom,phy-power-down-offset = <0x1240>;
			qcom,phy-sequence = <0x1240 0x03 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0x97 0x00 0x1034 0x0c 0x00 0x1044 0x14 0x00 0x1048 0x90 0x00 0x1058 0x0f 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x08 0x00 0x10a4 0x46 0x00 0x10a8 0x04 0x00 0x10ac 0x0a 0x00 0x10b0 0x1a 0x00 0x10b4 0x14 0x00 0x10b8 0x34 0x00 0x10bc 0x82 0x00 0x10c4 0xd0 0x00 0x10cc 0x55 0x00 0x10d0 0x55 0x00 0x10d4 0x03 0x00 0x10d8 0x55 0x00 0x10dc 0x55 0x00 0x10e0 0x05 0x00 0x110c 0x02 0x00 0x1154 0x34 0x00 0x1158 0x12 0x00 0x115c 0x00 0x00 0x1168 0x0a 0x00 0x116c 0x04 0x00 0x119c 0x88 0x00 0x1174 0x60 0x00 0x117c 0x06 0x00 0x11a0 0x14 0x00 0x11a8 0x0f 0x00 0x220 0x16 0x00 0x3c0 0x38 0x00 0xa20 0x16 0x00 0xbc0 0x38 0x00 0x364 0xcc 0x00 0x368 0x12 0x00 0x36c 0xcc 0x00 0x374 0x4a 0x00 0x378 0x29 0x00 0x37c 0xc5 0x00 0x380 0xad 0x00 0x384 0xb6 0x00 0x388 0xc0 0x00 0x38c 0x1f 0x00 0x390 0xfb 0x00 0x394 0x0f 0x00 0x398 0xc7 0x00 0x39c 0xef 0x00 0x3a0 0xbf 0x00 0x3a4 0xa0 0x00 0x3a8 0x81 0x00 0x3ac 0xde 0x00 0x3b0 0x7f 0x00 0xb64 0xcc 0x00 0xb68 0x12 0x00 0xb6c 0xcc 0x00 0xb74 0x4a 0x00 0xb78 0x29 0x00 0xb7c 0xc5 0x00 0xb80 0xad 0x00 0xb84 0xb6 0x00 0xb88 0xc0 0x00 0xb8c 0x1f 0x00 0xb90 0xfb 0x00 0xb94 0x0f 0x00 0xb98 0xc7 0x00 0xb9c 0xef 0x00 0xba0 0xbf 0x00 0xba4 0xa0 0x00 0xba8 0x81 0x00 0xbac 0xde 0x00 0xbb0 0x7f 0x00 0x3b4 0x20 0x00 0x22c 0x3f 0x00 0x230 0x37 0x00 0xbb4 0x20 0x00 0xa2c 0x3f 0x00 0xa30 0x37 0x00 0x78 0x05 0x00 0x7c 0xf6 0x00 0x878 0x05 0x00 0x87c 0xf6 0x00 0x290 0x05 0x00 0xa90 0x05 0x00 0x3f8 0x1f 0x00 0x400 0x1f 0x00 0x408 0x1f 0x00 0x410 0x1f 0x00 0x418 0x1f 0x00 0x420 0x1f 0x00 0x3f4 0x1f 0x00 0x3fc 0x1f 0x00 0x404 0x1f 0x00 0xbf8 0x1f 0x00 0xc00 0x1f 0x00 0xc08 0x1f 0x00 0xc10 0x1f 0x00 0xc18 0x1f 0x00 0xc20 0x1f 0x00 0xbf4 0x1f 0x00 0xbfc 0x1f 0x00 0xc04 0x1f 0x00 0x208 0x0c 0x00 0xa08 0x0c 0x00 0x20c 0x0a 0x00 0xa0c 0x0a 0x00 0x2dc 0x0a 0x00 0xadc 0x0a 0x00 0x308 0x0b 0x00 0xb08 0x0b 0x00 0x27c 0x10 0x00 0xa7c 0x10 0x00 0x2b4 0x00 0x00 0xab4 0x00 0x00 0x2ec 0x0f 0x00 0xaec 0x0f 0x00 0x2c4 0x00 0x00 0x2c8 0x1f 0x00 0xac4 0x00 0x00 0xac8 0x1f 0x00 0x30 0x1a 0x00 0x34 0x0c 0x00 0x830 0x1a 0x00 0x834 0x0c 0x00 0x141c 0xc1 0x00 0x1490 0x00 0x00 0x13e0 0x16 0x00 0x13e4 0x22 0x00 0x1508 0x02 0x00 0x14a0 0x16 0x00 0x1584 0x28 0x00 0x1370 0x2e 0x00 0x155c 0x2e 0x00 0x140c 0x1d 0x00 0x1388 0x99 0x00 0x1200 0x00 0x00 0x1244 0x03 0x00>;
			phandle = <0x250>;
			status = "disabled";

			pcie1_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x43f>;
			};
		};

		qcom,pcie1_msi@17110040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17110040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x320 0x01 0x00 0x321 0x01 0x00 0x322 0x01 0x00 0x323 0x01 0x00 0x324 0x01 0x00 0x325 0x01 0x00 0x326 0x01 0x00 0x327 0x01 0x00 0x328 0x01 0x00 0x329 0x01 0x00 0x32a 0x01 0x00 0x32b 0x01 0x00 0x32c 0x01 0x00 0x32d 0x01 0x00 0x32e 0x01 0x00 0x32f 0x01 0x00 0x330 0x01 0x00 0x331 0x01 0x00 0x332 0x01 0x00 0x333 0x01 0x00 0x334 0x01 0x00 0x335 0x01 0x00 0x336 0x01 0x00 0x337 0x01 0x00 0x338 0x01 0x00 0x339 0x01 0x00 0x33a 0x01 0x00 0x33b 0x01 0x00 0x33c 0x01 0x00 0x33d 0x01 0x00 0x33e 0x01 0x00 0x33f 0x01>;
			phandle = <0x251>;
			status = "disabled";
		};

		qcom,pcie1_edma@40002000 {
			compatible = "qcom,pci-edma";
			#dma-cells = <0x02>;
			reg = <0x40002000 0x2000>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x56 0x04>;
			interrupt-names = "pci-edma-int";
			status = "disabled";
			phandle = <0x258>;
		};

		qcom,pcie@40002000 {
			compatible = "qcom,pcie-ep";
			reg = <0x40002000 0x1000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40002000 0x2000 0x1c08000 0x3000 0x1c0e000 0x2000 0x1c0b000 0x1000>;
			reg-names = "msi\0dm_core\0elbi\0iatu\0edma\0parf\0phy\0mmio";
			#address-cells = <0x00>;
			interrupt-parent = <0x257>;
			interrupts = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x132 0x00>;
			interrupt-names = "int_global";
			clkreq-gpio = <0xac 0x62 0x00>;
			perst-gpio = <0xac 0x61 0x00>;
			wake-gpio = <0xac 0x63 0x00>;
			qcom,pcie-perst-enum;
			gdsc-vdd-supply = <0x255>;
			vreg-1p8-supply = <0x147>;
			vreg-0p9-supply = <0x256>;
			vreg-mx-supply = <0x55>;
			qcom,vreg-1p2-voltage-level = <0x124f80 0x124f80 0x7530>;
			qcom,vreg-0p9-voltage-level = <0xdea80 0xdea80 0x2f1e8>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x00>;
			clocks = <0x42 0x43 0x42 0x3c 0x42 0x3e 0x42 0x45 0x42 0x3a 0x42 0x3d 0x42 0x46 0x42 0x1a 0x42 0x09 0x42 0x41 0x42 0x3f 0x42 0x44 0x42 0x03 0x27 0x00>;
			clock-names = "pcie_pipe_clk\0pcie_cfg_ahb_clk\0pcie_mstr_axi_clk\0pcie_slv_axi_clk\0pcie_aux_clk\0pcie_ldo\0pcie_slv_q2a_axi_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_0_axi_clk\0pcie_phy_refgen_clk\0pcie_phy_aux_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src\0pcie_0_ref_clk_src";
			resets = <0x42 0x09 0x42 0x0c>;
			reset-names = "pcie_core_reset\0pcie_phy_reset";
			interconnect-names = "icc_path";
			interconnects = <0xd0 0x34 0x2a 0x200>;
			qcom,pcie-vendor-id = [17 cb];
			qcom,pcie-device-id = [01 10];
			qcom,tcsr-not-supported;
			qcom,pcie-aggregated-irq;
			qcom,pcie-mhi-a7-irq;
			qcom,pcie-link-speed = <0x03>;
			qcom,pcie-phy-ver = <0x06>;
			qcom,phy-status-reg2 = <0x1214>;
			qcom,phy-init = <0x1240 0x01 0x00 0x100c 0x02 0x00 0x1044 0x14 0x00 0x104c 0x07 0x00 0x1058 0x0f 0x00 0x1074 0x27 0x00 0x1078 0x0a 0x00 0x107c 0x17 0x00 0x1080 0x19 0x00 0x1084 0x00 0x00 0x1088 0x03 0x00 0x1094 0x00 0x00 0x10a4 0x46 0x00 0x10a8 0x04 0x00 0x10ac 0xff 0x00 0x10b0 0x04 0x00 0x10b4 0xff 0x00 0x10b8 0x09 0x00 0x10bc 0x19 0x00 0x10c4 0x28 0x00 0x117c 0x06 0x00 0x10ec 0xfb 0x00 0x10f0 0x01 0x00 0x10f4 0xfb 0x00 0x10f8 0x01 0x00 0x110c 0x02 0x00 0x1158 0x12 0x00 0x115c 0x00 0x00 0x1168 0x0a 0x00 0x116c 0x04 0x00 0x119c 0x88 0x00 0x1174 0x20 0x00 0x11a0 0x14 0x00 0x11a8 0x0f 0x00 0x220 0x16 0x00 0x3c0 0x38 0x00 0xa20 0x16 0x00 0xbc0 0x38 0x00 0x364 0xcc 0x00 0x368 0x12 0x00 0x36c 0xcc 0x00 0x374 0x4a 0x00 0x378 0x29 0x00 0x37c 0xc5 0x00 0x380 0xad 0x00 0x384 0xb6 0x00 0x388 0xc0 0x00 0x38c 0x1f 0x00 0x390 0xfb 0x00 0x394 0x0f 0x00 0x398 0xc7 0x00 0x39c 0xef 0x00 0x3a0 0xbf 0x00 0x3a4 0xa0 0x00 0x3a8 0x81 0x00 0x3ac 0xde 0x00 0x3b0 0x7f 0x00 0xb64 0xcc 0x00 0xb68 0x12 0x00 0xb6c 0xcc 0x00 0xb74 0x4a 0x00 0xb78 0x29 0x00 0xb7c 0xc5 0x00 0xb80 0xad 0x00 0xb84 0xb6 0x00 0xb88 0xc0 0x00 0xb8c 0x1f 0x00 0xb90 0xfb 0x00 0xb94 0x0f 0x00 0xb98 0xc7 0x00 0xb9c 0xef 0x00 0xba0 0xbf 0x00 0xba4 0xa0 0x00 0xba8 0x81 0x00 0xbac 0xde 0x00 0xbb0 0x7f 0x00 0x3b4 0x20 0x00 0x22c 0x3f 0x00 0x230 0x37 0x00 0xbb4 0x20 0x00 0xa2c 0x3f 0x00 0xa30 0x37 0x00 0x78 0x05 0x00 0x7c 0xf6 0x00 0x878 0x05 0x00 0x87c 0xf6 0x00 0x290 0x05 0x00 0xa90 0x05 0x00 0x3f8 0x1f 0x00 0x400 0x1f 0x00 0x408 0x1f 0x00 0x410 0x1f 0x00 0x418 0x1f 0x00 0x420 0x1f 0x00 0x3f4 0x1f 0x00 0x3fc 0x1f 0x00 0x404 0x1f 0x00 0xbf8 0x1f 0x00 0xc00 0x1f 0x00 0xc08 0x1f 0x00 0xc10 0x1f 0x00 0xc18 0x1f 0x00 0xc20 0x1f 0x00 0xbf4 0x1f 0x00 0xbfc 0x1f 0x00 0xc04 0x1f 0x00 0x208 0x0c 0x00 0xa08 0x0c 0x00 0x20c 0x0a 0x00 0xa0c 0x0a 0x00 0x2dc 0x0a 0x00 0xadc 0x0a 0x00 0x308 0x0b 0x00 0xb08 0x0b 0x00 0x27c 0x10 0x00 0xa7c 0x10 0x00 0x2b4 0x00 0x00 0xab4 0x00 0x00 0x2ec 0x0f 0x00 0xaec 0x0f 0x00 0x2c4 0x00 0x00 0x2c8 0x1f 0x00 0xac4 0x00 0x00 0xac8 0x1f 0x00 0x30 0x1a 0x00 0x34 0x0c 0x00 0x830 0x1a 0x00 0x834 0x0c 0x00 0x13e0 0x16 0x00 0x13e4 0x22 0x00 0x1508 0x02 0x00 0x14a0 0x16 0x00 0x1584 0x28 0x00 0x1370 0x2e 0x00 0x155c 0x2e 0x00 0x1200 0x00 0x00 0x1244 0x03 0x00>;
			edma-parent = <0x258>;
			iommus = <0xa4 0x1c80 0x00>;
			qcom,pcie-edma;
			status = "disabled";
			phandle = <0x257>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x259 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x25a 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x25b 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x25c 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,kgsl-3d0@3d00000 {
			compatible = "qcom,adreno-gpu-gen7-0-1\0qcom,kgsl-3d0";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d50000 0x10000 0x3d8b000 0x2000 0x3d9e000 0x1000 0x10900000 0x80000 0x634000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0rscc\0isense_cntl\0cx_misc\0qdss_gfx\0rdpm_cx";
			interrupts = <0x00 0x12c 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			clocks = <0x42 0x2d 0x42 0x2e 0x5a 0x00 0x28 0x00>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0apb_pclk";
			qcom,gpu-model = "Adreno730v2";
			qcom,initial-pwrlevel = <0x0a>;
			qcom,initial-min-pwrlevel = <0x0b>;
			qcom,no-nap;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x04>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,tzone-names = "gpuss-0\0gpuss-1";
			interconnects = <0xaa 0x15 0x2a 0x200>;
			interconnect-names = "gpu_icc_path";
			qcom,bus-table-cnoc = <0x00 0x64>;
			qcom,bus-table-ddr = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17 0xc7acf1>;
			#cooling-cells = <0x02>;
			phandle = <0x7a>;

			zap-shader {
				memory-region = <0x25d>;
			};

			qcom,gpu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					reg = <0x00>;
					qcom,gpu-freq = <0x30c1b080>;
					qcom,level = <0x180>;
					qcom,bus-freq = <0x0b>;
					qcom,bus-min = <0x0b>;
					qcom,bus-max = <0x0b>;
					qcom,acd-level = <0x882c5ffd>;
				};

				qcom,gpu-pwrlevel@1 {
					reg = <0x01>;
					qcom,gpu-freq = <0x2f25b3c0>;
					qcom,level = <0x140>;
					qcom,bus-freq = <0x0b>;
					qcom,bus-min = <0x0a>;
					qcom,bus-max = <0x0b>;
					qcom,acd-level = <0x882c5ffd>;
				};

				qcom,gpu-pwrlevel@2 {
					reg = <0x02>;
					qcom,gpu-freq = <0x2bbff380>;
					qcom,level = <0x100>;
					qcom,bus-freq = <0x0a>;
					qcom,bus-min = <0x09>;
					qcom,bus-max = <0x0b>;
					qcom,acd-level = <0x882d5ffd>;
				};

				qcom,gpu-pwrlevel@3 {
					reg = <0x03>;
					qcom,gpu-freq = <0x2625a000>;
					qcom,level = <0xe0>;
					qcom,bus-freq = <0x0a>;
					qcom,bus-min = <0x06>;
					qcom,bus-max = <0x0b>;
					qcom,acd-level = <0xa82d5ffd>;
				};

				qcom,gpu-pwrlevel@4 {
					reg = <0x04>;
					qcom,gpu-freq = <0x23b403c0>;
					qcom,level = <0xc0>;
					qcom,bus-freq = <0x08>;
					qcom,bus-min = <0x06>;
					qcom,bus-max = <0x09>;
					qcom,acd-level = <0x882e5ffd>;
				};

				qcom,gpu-pwrlevel@5 {
					reg = <0x05>;
					qcom,gpu-freq = <0x207c0a40>;
					qcom,level = <0x90>;
					qcom,bus-freq = <0x08>;
					qcom,bus-min = <0x06>;
					qcom,bus-max = <0x09>;
					qcom,acd-level = <0x882e5ffd>;
				};

				qcom,gpu-pwrlevel@6 {
					reg = <0x06>;
					qcom,gpu-freq = <0x1d535300>;
					qcom,level = <0x80>;
					qcom,bus-freq = <0x06>;
					qcom,bus-min = <0x06>;
					qcom,bus-max = <0x08>;
					qcom,acd-level = <0x882e5ffd>;
				};

				qcom,gpu-pwrlevel@7 {
					reg = <0x07>;
					qcom,gpu-freq = <0x1917f340>;
					qcom,level = <0x50>;
					qcom,bus-freq = <0x06>;
					qcom,bus-min = <0x03>;
					qcom,bus-max = <0x08>;
					qcom,acd-level = <0xa82e5ffd>;
				};

				qcom,gpu-pwrlevel@8 {
					reg = <0x08>;
					qcom,gpu-freq = <0x14dc9380>;
					qcom,level = <0x40>;
					qcom,bus-freq = <0x03>;
					qcom,bus-min = <0x01>;
					qcom,bus-max = <0x06>;
					qcom,acd-level = <0x882f5ffd>;
				};

				qcom,gpu-pwrlevel@9 {
					reg = <0x09>;
					qcom,gpu-freq = <0x12e50940>;
					qcom,level = <0x40>;
					qcom,bus-freq = <0x02>;
					qcom,bus-min = <0x01>;
					qcom,bus-max = <0x06>;
					qcom,acd-level = <0x882f5ffd>;
				};

				qcom,gpu-pwrlevel@10 {
					reg = <0x0a>;
					qcom,gpu-freq = <0x10fcc140>;
					qcom,level = <0x38>;
					qcom,bus-freq = <0x02>;
					qcom,bus-min = <0x01>;
					qcom,bus-max = <0x05>;
					qcom,acd-level = <0x882f5ffd>;
				};

				qcom,gpu-pwrlevel@11 {
					reg = <0x0b>;
					qcom,gpu-freq = <0xd1cef00>;
					qcom,level = <0x38>;
					qcom,bus-freq = <0x02>;
					qcom,bus-min = <0x01>;
					qcom,bus-max = <0x05>;
					qcom,acd-level = <0x882f5ffd>;
				};

				qcom,gpu-pwrlevel@12 {
					reg = <0x0c>;
					qcom,gpu-freq = "\apL";
					qcom,level = <0x38>;
					qcom,bus-freq = <0x02>;
					qcom,bus-min = <0x01>;
					qcom,bus-max = <0x05>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <0x80>;
				};

				qcom,gpu-mempool@4 {
					reg = <0x04>;
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <0x50>;
				};

				qcom,gpu-mempool@5 {
					reg = <0x05>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x40000>;
			vddcx-supply = <0x13d>;
			phandle = <0x440>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x13f 0x00 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x441>;
			};

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x13f 0x01 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x442>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x13f 0x02 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x443>;
			};
		};

		qcom,gmu@3d69000 {
			compatible = "qcom,gen7-gmu";
			reg = <0x3d68000 0x37000 0xb290000 0x10000 0x3d40000 0x10000>;
			reg-names = "gmu\0gmu_pdc\0gmu_ao_blk_dec0";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "hfi\0gmu";
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0x13d>;
			vdd-supply = <0x25e>;
			clocks = <0x5a 0x04 0x5a 0x07 0x42 0x19 0x42 0x2d 0x5a 0x00 0x5a 0x16 0x28>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0ahb_clk\0hub_clk\0apb_pclk";
			iommus = <0x13f 0x05 0x400>;
			qcom,iommu-dma = "disabled";
			mboxes = <0x43 0x00>;
			mbox-names = "aop";
			phandle = <0x444>;
		};

		thermal-sensor@c263000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc263000 0x1ff 0xc222000 0x1ff>;
			#qcom,sensors = <0x10>;
			interrupts = <0x00 0x1fa 0x04 0x00 0x1fc 0x04>;
			interrupt-names = "uplow\0critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x60>;
		};

		thermal-sensor@c265000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc265000 0x1ff 0xc223000 0x1ff>;
			#qcom,sensors = <0x10>;
			interrupts = <0x00 0x1fb 0x04 0x00 0x1fd 0x04>;
			interrupt-names = "uplow\0critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x7c>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0-pause {
				qcom,cpus = <0x15>;
				#cooling-cells = <0x02>;
				phandle = <0x7e>;
			};

			cpu1-pause {
				qcom,cpus = <0x16>;
				#cooling-cells = <0x02>;
				phandle = <0x80>;
			};

			cpu2-pause {
				qcom,cpus = <0x17>;
				#cooling-cells = <0x02>;
				phandle = <0x82>;
			};

			cpu3-pause {
				qcom,cpus = <0x18>;
				#cooling-cells = <0x02>;
				phandle = <0x84>;
			};

			cpu5-pause {
				qcom,cpus = <0x1a>;
				#cooling-cells = <0x02>;
				phandle = <0x69>;
			};

			cpu6-pause {
				qcom,cpus = <0x1b>;
				#cooling-cells = <0x02>;
				phandle = <0x6e>;
			};

			cpu7-pause {
				qcom,cpus = <0x1c>;
				#cooling-cells = <0x02>;
				phandle = <0x73>;
			};

			apc1-pause {
				qcom,cpus = <0x1a 0x1b 0x1c>;
				#cooling-cells = <0x02>;
				phandle = <0x445>;
			};

			cpu-6-7-pause {
				qcom,cpus = <0x1b 0x1c>;
				#cooling-cells = <0x02>;
				phandle = <0x446>;
			};

			pause-cpu0 {
				qcom,cpus = <0x15>;
				qcom,cdev-alias = "pause-cpu0";
			};

			pause-cpu1 {
				qcom,cpus = <0x16>;
				qcom,cdev-alias = "pause-cpu1";
			};

			pause-cpu2 {
				qcom,cpus = <0x17>;
				qcom,cdev-alias = "pause-cpu2";
			};

			pause-cpu3 {
				qcom,cpus = <0x18>;
				qcom,cdev-alias = "pause-cpu3";
			};

			pause-cpu5 {
				qcom,cpus = <0x1a>;
				qcom,cdev-alias = "pause-cpu5";
			};

			pause-cpu6 {
				qcom,cpus = <0x1b>;
				qcom,cdev-alias = "pause-cpu6";
			};

			pause-cpu7 {
				qcom,cpus = <0x1c>;
				qcom,cdev-alias = "pause-cpu7";
			};
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0-hotplug {
				qcom,cpu = <0x15>;
				#cooling-cells = <0x02>;
				phandle = <0x447>;
			};

			cpu1-hotplug {
				qcom,cpu = <0x16>;
				#cooling-cells = <0x02>;
				phandle = <0x448>;
			};

			cpu2-hotplug {
				qcom,cpu = <0x17>;
				#cooling-cells = <0x02>;
				phandle = <0x449>;
			};

			cpu3-hotplug {
				qcom,cpu = <0x18>;
				#cooling-cells = <0x02>;
				phandle = <0x44a>;
			};

			cpu5-hotplug {
				qcom,cpu = <0x1a>;
				#cooling-cells = <0x02>;
				phandle = <0x44b>;
			};

			cpu6-hotplug {
				qcom,cpu = <0x1b>;
				#cooling-cells = <0x02>;
				phandle = <0x44c>;
			};

			cpu7-hotplug {
				qcom,cpu = <0x1c>;
				#cooling-cells = <0x02>;
				phandle = <0x44d>;
			};
		};

		qcom,cpu-voltage-cdev {
			compatible = "qcom,cc-cooling-devices";

			qcom,apc1-cluster {
				qcom,cpus = <0x19 0x1c>;
				#cooling-cells = <0x02>;
				phandle = <0x66>;
			};
		};

		qcom,ddr-cdev {
			compatible = "qcom,ddr-cooling-device";
			#cooling-cells = <0x02>;
			qcom,freq-table = <0xbc>;
			qcom,bus-width = <0x04>;
			interconnects = <0x2a 0x03 0x2a 0x200>;
			phandle = <0x8a>;
		};

		qcom,limits-dcvs {
			compatible = "qcom,msm-hw-limits";
			isens_vref_0p8-supply = <0x25f>;
			isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
			isens_vref_1p8-supply = <0x260>;
			isens-vref-1p8-settings = <0x124f80 0x124f80 0x1f40>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x44e>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_kr {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
					phandle = <0x86>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
					phandle = <0x44f>;
				};
			};

			cdsp_usr {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
				};
			};

			modem {
				qcom,instance-id = <0x00>;

				mmodem_lte_dsc_kr {
					qcom,qmi-dev-name = "modem_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x8c>;
				};

				modem_nr_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x8e>;
				};

				modem_nr_scg_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x8d>;
				};

				sdr0_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x450>;
				};

				sdr1_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x451>;
				};

				sdr0_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x452>;
				};

				sdr1_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x453>;
				};

				pa_lte_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x454>;
				};

				pa_lte_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x455>;
				};

				pa_nr_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x456>;
				};

				pa_nr_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x457>;
				};

				pa_nr_sdr0_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x458>;
				};

				pa_nr_sdr1_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x459>;
				};

				mmw0_dsc_kr {
					qcom,qmi-dev-name = "mmw0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x45a>;
				};

				mmw1_dsc_kr {
					qcom,qmi-dev-name = "mmw1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x45b>;
				};

				mmw2_dsc_kr {
					qcom,qmi-dev-name = "mmw2_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x45c>;
				};

				mmw3_dsc_kr {
					qcom,qmi-dev-name = "mmw3_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x45d>;
				};

				mmw_ific_dsc_kr {
					qcom,qmi-dev-name = "mmw_ific_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x45e>;
				};

				wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x45f>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x460>;
				};
			};

			modem_usr {
				qcom,instance-id = <0x00>;

				mmodem_lte_dsc {
					qcom,qmi-dev-name = "modem_lte_dsc";
				};

				modem_nr_dsc {
					qcom,qmi-dev-name = "modem_nr_dsc";
				};

				modem_nr_scg_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
				};

				sdr0_lte_dsc {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
				};

				sdr1_lte_dsc {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
				};

				sdr0_nr_dsc {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
				};

				sdr1_nr_dsc {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
				};

				pa_lte_sdr0_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
				};

				pa_lte_sdr1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
				};

				pa_nr_sdr0_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
				};

				pa_nr_sdr1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
				};

				pa_nr_sdr0_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
				};

				pa_nr_sdr1_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
				};

				mmw0_dsc {
					qcom,qmi-dev-name = "mmw0_dsc";
				};

				mmw1_dsc {
					qcom,qmi-dev-name = "mmw1_dsc";
				};

				mmw2_dsc {
					qcom,qmi-dev-name = "mmw2_dsc";
				};

				mmw3_dsc {
					qcom,qmi-dev-name = "mmw3_dsc";
				};

				mmw_ific_dsc {
					qcom,qmi-dev-name = "mmw_ific_dsc";
				};
			};
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <0x15 0x19 0x1c>;
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0x7a>;
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				qcom,max-level = <0x04>;
				#cooling-cells = <0x02>;
				phandle = <0x461>;
			};
		};

		cx_sdpm@634000 {
			status = "disabled";
			compatible = "qcom,sdpm";
			reg = <0x634000 0x1000>;
			clock-names = "cam_cc_csiphy0\0ufs_phy_axi";
			clocks = <0x59 0x27 0x42 0x98>;
			cam_cc_csiphy0-supply = <0x261>;
			csr-id = <0x04 0x07>;
		};

		mx_sdpm@636000 {
			compatible = "qcom,sdpm";
			reg = <0x636000 0x1000>;
			clock-names = "mdss_mdp\0pcie_0_aux";
			clocks = <0x58 0x3d 0x42 0x30>;
			csr-id = <0x04 0x07>;
		};

		cx_rdpm_pe@635000 {
			status = "disabled";
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x635000 0x1000>;
			interrupts = <0x00 0xf3 0x04>;
			phandle = <0x96>;
		};

		mx_rdpm_pe@637000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0x00>;
			reg = <0x637000 0x1000>;
			interrupts = <0x00 0xed 0x04>;
			phandle = <0x9c>;
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x5f>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "pa\0pa_1\0qtm_therm\0sys_therm1\0sys_therm2\0modem_bcl_warn\0modem_tsens\0modem_tsens1\0sdr0_pa0\0sdr0_pa1\0sdr0_pa2\0sdr0_pa3\0sdr0_pa4\0sdr0\0sdr1_pa0\0sdr1_pa1\0sdr1_pa2\0sdr1_pa3\0sdr1_pa4\0sdr1_pa5\0sdr1\0sdr_mmw_therm\0mmw0\0mmw1\0mmw2\0mmw3\0mmw_pa1\0mmw_pa2\0mmw_pa3\0mmw_ific0\0sub1_modem_cfg\0sub1_lte_cc\0sub1_mcg_fr1_cc\0sub1_mcg_fr2_cc\0sub1_scg_fr1_cc\0sub1_scg_fr2_cc";
			};
		};

		qcom,vidc@aa00000 {
			phandle = <0x462>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0 0x3e8 0xe4e1c0>;
			interconnects = <0xaa 0x02 0xab 0x22b 0x2a 0x03 0x2a 0x200 0x325 0x24 0xaa 0x235>;
			interconnect-names = "venus-cnoc\0venus-ddr\0venus-llcc";
			vidc,firmware-name = "vpu20_4v";
			qcom,reg-presets = <0xb0088 0x00 0x11>;
			reset-names = "video_axi_reset\0video_core_reset";
			resets = <0x42 0x22 0x57 0x02>;
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			qcom,clock-configs = <0x00 0x00 0x00 0x01>;
			qcom,proxy-clock-names = "gcc_video_axi0\0core_clk\0vcodec_clk\0video_cc_mvs0_clk_src";
			clocks = <0x42 0xb6 0x57 0x05 0x57 0x02 0x57 0x03>;
			clock-ids = <0xb6 0x05 0x02 0x03>;
			clock-names = "gcc_video_axi0\0core_clk\0vcodec_clk\0video_cc_mvs0_clk_src";
			vcodec-supply = <0x323>;
			iris-ctl-supply = <0x53>;
			cache-slice-names = "vidsc0";
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			pas-id = <0x09>;
			memory-region = <0x26e>;
			interrupts = <0x00 0xae 0x04>;
			reg = <0xaa00000 0xf0000>;
			status = "okay";
			compatible = "qcom,msm-vidc\0qcom,msm-vidc-waipio\0qcom,msm-vidc-iris2";

			non_secure_cb {
				dma-coherent;
				virtual-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-faults = "non-fatal\0stall-disable";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				iommus = <0xa4 0x2180 0x400>;
				label = "venus_ns";
				compatible = "qcom,msm-vidc,context-bank";
			};

			non_secure_pixel_cb {
				dma-coherent;
				virtual-addr-pool = <0x100000 0xdff00000>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-faults = "non-fatal\0stall-disable";
				qcom,iommu-dma-addr-pool = <0x100000 0xdff00000>;
				iommus = <0xa4 0x2187 0x400>;
				label = "venus_ns_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_non_pixel_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-vmid = <0x0b>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-faults = "non-fatal\0stall-disable";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				iommus = <0xa4 0x2184 0x400>;
				label = "venus_sec_non_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_bitstream_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <0x09>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <0xa4 0x2181 0x404>;
				label = "venus_sec_bitstream";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_pixel_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <0xa4 0x2183 0x400>;
				label = "venus_sec_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};
		};

		qcom,msm-pcm {
			phandle = <0x465>;
			qcom,msm-pcm-dsp-id = <0x00>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,msm-pcm-routing {
			phandle = <0x466>;
			compatible = "qcom,msm-pcm-routing";
		};

		qcom,msm-compr-dsp {
			phandle = <0x467>;
			compatible = "qcom,msm-compr-dsp";
		};

		qcom,msm-pcm-low-latency {
			phandle = <0x468>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-low-latency;
			qcom,msm-pcm-dsp-id = <0x01>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,msm-ultra-low-latency {
			phandle = <0x469>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
			qcom,msm-pcm-dsp-id = <0x02>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,msm-pcm-dsp-noirq {
			phandle = <0x46a>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
			compatible = "qcom,msm-pcm-dsp-noirq";
		};

		qcom,msm-transcode-loopback {
			phandle = <0x46b>;
			compatible = "qcom,msm-transcode-loopback";
		};

		qcom,msm-compress-dsp {
			phandle = <0x46c>;
			compatible = "qcom,msm-compress-dsp";
		};

		qcom,msm-voip-dsp {
			phandle = <0x46d>;
			compatible = "qcom,msm-voip-dsp";
		};

		qcom,msm-pcm-voice {
			phandle = <0x46e>;
			qcom,destroy-cvd;
			compatible = "qcom,msm-pcm-voice";
		};

		qcom,msm-stub-codec {
			phandle = <0x46f>;
			compatible = "qcom,msm-stub-codec";
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			phandle = <0x470>;
			compatible = "qcom,msm-pcm-afe";
		};

		qcom,msm-dai-q6-hdmi {
			phandle = <0x471>;
			qcom,msm-dai-q6-dev-id = <0x08>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qcom,msm-dai-q6-dp {
			phandle = <0x472>;
			qcom,msm-dai-q6-dev-id = <0x00>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qcom,msm-dai-q6-dp1 {
			phandle = <0x473>;
			qcom,msm-dai-q6-dev-id = <0x01>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qcom,msm-pcm-loopback {
			phandle = <0x474>;
			compatible = "qcom,msm-pcm-loopback";
		};

		qcom,msm-pcm-loopback-low-latency {
			phandle = <0x475>;
			qcom,msm-pcm-loopback-low-latency;
			compatible = "qcom,msm-pcm-loopback";
		};

		qcom,msm-pcm-dtmf {
			phandle = <0x476>;
			compatible = "qcom,msm-pcm-dtmf";
		};

		qcom,msm-dai-mi2s {
			phandle = <0x477>;
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-mi2s-prim {
				phandle = <0x478>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-sec {
				phandle = <0x479>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-tert {
				phandle = <0x47a>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-quat {
				phandle = <0x47b>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-quin {
				phandle = <0x47c>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-senary {
				phandle = <0x47d>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};
		};

		qcom,msm-dai-cdc-dma {
			phandle = <0x47e>;
			compatible = "qcom,msm-dai-cdc-dma";

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				phandle = <0x47f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				phandle = <0x480>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				phandle = <0x481>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				phandle = <0x482>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				phandle = <0x483>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				phandle = <0x484>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-is-island-supported = <0x01>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				phandle = <0x485>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				phandle = <0x486>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				phandle = <0x487>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				phandle = <0x488>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				phandle = <0x489>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				phandle = <0x48a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				phandle = <0x48b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				phandle = <0x48c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				phandle = <0x48d>;
				qcom,msm-cdc-dma-data-align = <0x01>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				phandle = <0x48e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				phandle = <0x48f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				phandle = <0x490>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				phandle = <0x491>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				phandle = <0x492>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				phandle = <0x493>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				phandle = <0x494>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};
		};

		qcom,msm-lsm-client {
			phandle = <0x495>;
			compatible = "qcom,msm-lsm-client";
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				phandle = <0x496>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-sb-7-tx {
				phandle = <0x497>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-sb-8-tx {
				phandle = <0x498>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-bt-sco-rx {
				phandle = <0x499>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-bt-sco-tx {
				phandle = <0x49a>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-int-fm-rx {
				phandle = <0x49b>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-int-fm-tx {
				phandle = <0x49c>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				phandle = <0x49d>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				phandle = <0x49e>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				phandle = <0x49f>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				phandle = <0x4a0>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-record-rx {
				phandle = <0x4a1>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-record-tx {
				phandle = <0x4a2>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-music-rx {
				phandle = <0x4a3>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				phandle = <0x4a4>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				phandle = <0x4a5>;
				qcom,msm-dai-q6-dev-id = <0xf2>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-proxy-rx {
				phandle = <0x4a6>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-proxy-tx {
				phandle = <0x4a7>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-usb-audio-rx {
				phandle = <0x4a8>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-usb-audio-tx {
				phandle = <0x4a9>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
				compatible = "qcom,msm-dai-q6-dev";
			};
		};

		qcom,msm-pcm-hostless {
			phandle = <0x4aa>;
			compatible = "qcom,msm-pcm-hostless";
		};

		qcom,audio-pkt-core-platform {
			phandle = <0x4ab>;
			compatible = "qcom,audio-pkt-core-platform";
		};

		qcom,msm-pri-auxpcm {
			phandle = <0x4ac>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-sec-auxpcm {
			phandle = <0x4ad>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-tert-auxpcm {
			phandle = <0x4ae>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-quat-auxpcm {
			phandle = <0x4af>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-quin-auxpcm {
			phandle = <0x4b0>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-sen-auxpcm {
			phandle = <0x4b1>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		qcom,msm-hdmi-dba-codec-rx {
			phandle = <0x4b2>;
			qcom,dba-bridge-chip = "adv7533";
			compatible = "qcom,msm-hdmi-dba-codec-rx";
		};

		qcom,msm-adsp-loader {
			phandle = <0x4b3>;
			qcom,adsp-state = <0x00>;
			qcom,rproc-handle = <0xb6>;
			compatible = "qcom,adsp-loader";
			status = "ok";
		};

		qcom,msm-dai-tdm-pri-rx {
			phandle = <0x4b5>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				phandle = <0x4b6>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			phandle = <0x4b7>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				phandle = <0x4b8>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			phandle = <0x4b9>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				phandle = <0x4ba>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			phandle = <0x4bb>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				phandle = <0x4bc>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			phandle = <0x4bd>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				phandle = <0x4be>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			phandle = <0x4bf>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				phandle = <0x4c0>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			phandle = <0x4c1>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				phandle = <0x4c2>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			phandle = <0x4c3>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				phandle = <0x4c4>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			phandle = <0x4c5>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				phandle = <0x4c6>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			phandle = <0x4c7>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				phandle = <0x4c8>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			phandle = <0x4c9>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				phandle = <0x4ca>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			phandle = <0x4cb>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				phandle = <0x4cc>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			phandle = <0x4cd>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			phandle = <0x4ce>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			phandle = <0x4cf>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			phandle = <0x4d0>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			phandle = <0x4d1>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
			compatible = "qcom,msm-dai-q6-dev";
		};

		spf_core_platform {
			phandle = <0x4d2>;
			compatible = "qcom,spf-core-platform";

			qcom,msm-audio-ion {
				phandle = <0x4d3>;
				dma-coherent;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				iommus = <0xa4 0x1801 0x00>;
				qcom,smmu-enabled;
				qcom,smmu-version = <0x02>;
				compatible = "qcom,msm-audio-ion";
			};

			qcom,msm-audio-ion-cma {
				phandle = <0x4d4>;
				compatible = "qcom,msm-audio-ion-cma";
			};

			lpi_pinctrl@3440000 {
				phandle = <0x4d5>;
				clocks = <0x463 0x00 0x464 0x00>;
				clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
				qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x10 0x12 0x00 0x00 0x06 0x14 0x16 0x00 0x00 0x00 0x00 0x00 0x00>;
				qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				#gpio-cells = <0x02>;
				gpio-controller;
				qcom,gpios-count = <0x17>;
				qcom,slew-reg = <0x34da000 0x00>;
				reg = <0x3440000 0x00>;
				compatible = "qcom,lpi-pinctrl";

				quat_mi2s_sck {

					quat_mi2s_sck_sleep {
						phandle = <0x6fe>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_mi2s_sck_active {
						phandle = <0x6ff>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_sleep {
						phandle = <0x700>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_mi2s_ws_active {
						phandle = <0x701>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_sleep {
						phandle = <0x702>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_mi2s_sd0_active {
						phandle = <0x703>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_sleep {
						phandle = <0x704>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_mi2s_sd1_active {
						phandle = <0x705>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_mi2s_sd2 {

					quat_mi2s_sd2_sleep {
						phandle = <0x706>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_mi2s_sd2_active {
						phandle = <0x707>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_mi2s_sd3 {

					quat_mi2s_sd3_sleep {
						phandle = <0x708>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_mi2s_sd3_active {
						phandle = <0x709>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_sleep {
						phandle = <0x70a>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_i2s1_sck_active {
						phandle = <0x70b>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_sleep {
						phandle = <0x70c>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_i2s1_ws_active {
						phandle = <0x70d>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_sleep {
						phandle = <0x70e>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_i2s1_sd0_active {
						phandle = <0x70f>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_sleep {
						phandle = <0x710>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_i2s1_sd1_active {
						phandle = <0x711>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_i2s2_sck {

					lpi_i2s2_sck_sleep {
						phandle = <0x712>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_i2s2_sck_active {
						phandle = <0x713>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_i2s2_ws {

					lpi_i2s2_ws_sleep {
						phandle = <0x714>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_i2s2_ws_active {
						phandle = <0x715>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_i2s2_sd0 {

					lpi_i2s2_sd0_sleep {
						phandle = <0x716>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					lpi_i2s2_sd0_active {
						phandle = <0x717>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
						};
					};
				};

				lpi_i2s2_sd1 {

					lpi_i2s2_sd1_sleep {
						phandle = <0x718>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					lpi_i2s2_sd1_active {
						phandle = <0x719>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
						};
					};
				};

				lpi_i2s3_sck {

					lpi_i2s3_sck_sleep {
						phandle = <0x71a>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_i2s3_sck_active {
						phandle = <0x71b>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_i2s3_ws {

					lpi_i2s3_ws_sleep {
						phandle = <0x71c>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_i2s3_ws_active {
						phandle = <0x71d>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_i2s3_sd0 {

					lpi_i2s3_sd0_sleep {
						phandle = <0x71e>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_i2s3_sd0_active {
						phandle = <0x71f>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_i2s3_sd1 {

					lpi_i2s3_sd1_sleep {
						phandle = <0x720>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_i2s3_sd1_active {
						phandle = <0x721>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				quat_tdm_sck {

					quat_tdm_sck_sleep {
						phandle = <0x722>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_tdm_sck_active {
						phandle = <0x723>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_tdm_ws {

					quat_tdm_ws_sleep {
						phandle = <0x724>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_tdm_ws_active {
						phandle = <0x725>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_tdm_sd0 {

					quat_tdm_sd0_sleep {
						phandle = <0x726>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_tdm_sd0_active {
						phandle = <0x727>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_tdm_sd1 {

					quat_tdm_sd1_sleep {
						phandle = <0x728>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_tdm_sd1_active {
						phandle = <0x729>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_tdm_sd2 {

					quat_tdm_sd2_sleep {
						phandle = <0x72a>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_tdm_sd2_active {
						phandle = <0x72b>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_tdm_sd3 {

					quat_tdm_sd3_sleep {
						phandle = <0x72c>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_tdm_sd3_active {
						phandle = <0x72d>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_tdm1_sck {

					lpi_tdm1_sck_sleep {
						phandle = <0x72e>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_tdm1_sck_active {
						phandle = <0x72f>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_tdm1_ws {

					lpi_tdm1_ws_sleep {
						phandle = <0x730>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_tdm1_ws_active {
						phandle = <0x731>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_tdm1_sd0 {

					lpi_tdm1_sd0_sleep {
						phandle = <0x732>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_tdm1_sd0_active {
						phandle = <0x733>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_tdm1_sd1 {

					lpi_tdm1_sd1_sleep {
						phandle = <0x734>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_tdm1_sd1_active {
						phandle = <0x735>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_tdm2_sck {

					lpi_tdm2_sck_sleep {
						phandle = <0x736>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_tdm2_sck_active {
						phandle = <0x737>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_tdm2_ws {

					lpi_tdm2_ws_sleep {
						phandle = <0x738>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_tdm2_ws_active {
						phandle = <0x739>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_tdm2_sd0 {

					lpi_tdm2_sd0_sleep {
						phandle = <0x73a>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					lpi_tdm2_sd0_active {
						phandle = <0x73b>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
						};
					};
				};

				lpi_tdm2_sd1 {

					lpi_tdm2_sd1_sleep {
						phandle = <0x73c>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					lpi_tdm2_sd1_active {
						phandle = <0x73d>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
						};
					};
				};

				lpi_tdm3_sck {

					lpi_tdm3_sck_sleep {
						phandle = <0x73e>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_tdm3_sck_active {
						phandle = <0x73f>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_tdm3_ws {

					lpi_tdm3_ws_sleep {
						phandle = <0x740>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_tdm3_ws_active {
						phandle = <0x741>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_tdm3_sd0 {

					lpi_tdm3_sd0_sleep {
						phandle = <0x742>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_tdm3_sd0_active {
						phandle = <0x743>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_tdm3_sd1 {

					lpi_tdm3_sd1_sleep {
						phandle = <0x744>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_tdm3_sd1_active {
						phandle = <0x745>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				quat_aux_sck {

					quat_aux_sck_sleep {
						phandle = <0x746>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio0";
						};
					};

					quat_aux_sck_active {
						phandle = <0x747>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
						};
					};
				};

				quat_aux_ws {

					quat_aux_ws_sleep {
						phandle = <0x748>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio1";
						};
					};

					quat_aux_ws_active {
						phandle = <0x749>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
						};
					};
				};

				quat_aux_sd0 {

					quat_aux_sd0_sleep {
						phandle = <0x74a>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio2";
						};
					};

					quat_aux_sd0_active {
						phandle = <0x74b>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
						};
					};
				};

				quat_aux_sd1 {

					quat_aux_sd1_sleep {
						phandle = <0x74c>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio3";
						};
					};

					quat_aux_sd1_active {
						phandle = <0x74d>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
						};
					};
				};

				quat_aux_sd2 {

					quat_aux_sd2_sleep {
						phandle = <0x74e>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio4";
						};
					};

					quat_aux_sd2_active {
						phandle = <0x74f>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
						};
					};
				};

				quat_aux_sd3 {

					quat_aux_sd3_sleep {
						phandle = <0x750>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio5";
						};
					};

					quat_aux_sd3_active {
						phandle = <0x751>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
						};
					};
				};

				lpi_aux1_sck {

					lpi_aux1_sck_sleep {
						phandle = <0x752>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio6";
						};
					};

					lpi_aux1_sck_active {
						phandle = <0x753>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
						};
					};
				};

				lpi_aux1_ws {

					lpi_aux1_ws_sleep {
						phandle = <0x754>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio7";
						};
					};

					lpi_aux1_ws_active {
						phandle = <0x755>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
						};
					};
				};

				lpi_aux1_sd0 {

					lpi_aux1_sd0_sleep {
						phandle = <0x756>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio8";
						};
					};

					lpi_aux1_sd0_active {
						phandle = <0x757>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
						};
					};
				};

				lpi_aux1_sd1 {

					lpi_aux1_sd1_sleep {
						phandle = <0x758>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio9";
						};
					};

					lpi_aux1_sd1_active {
						phandle = <0x759>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
						};
					};
				};

				lpi_aux2_sck {

					lpi_aux2_sck_sleep {
						phandle = <0x75a>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					lpi_aux2_sck_active {
						phandle = <0x75b>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
						};
					};
				};

				lpi_aux2_ws {

					lpi_aux2_ws_sleep {
						phandle = <0x75c>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					lpi_aux2_ws_active {
						phandle = <0x75d>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
						};
					};
				};

				lpi_aux2_sd0 {

					lpi_aux2_sd0_sleep {
						phandle = <0x75e>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					lpi_aux2_sd0_active {
						phandle = <0x75f>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
						};
					};
				};

				lpi_aux2_sd1 {

					lpi_aux2_sd1_sleep {
						phandle = <0x760>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					lpi_aux2_sd1_active {
						phandle = <0x761>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
						};
					};
				};

				lpi_aux3_sck {

					lpi_aux3_sck_sleep {
						phandle = <0x762>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio19";
						};
					};

					lpi_aux3_sck_active {
						phandle = <0x763>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
						};
					};
				};

				lpi_aux3_ws {

					lpi_aux3_ws_sleep {
						phandle = <0x764>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio20";
						};
					};

					lpi_aux3_ws_active {
						phandle = <0x765>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
						};
					};
				};

				lpi_aux3_sd0 {

					lpi_aux3_sd0_sleep {
						phandle = <0x766>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio21";
						};
					};

					lpi_aux3_sd0_active {
						phandle = <0x767>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
						};
					};
				};

				lpi_aux3_sd1 {

					lpi_aux3_sd1_sleep {
						phandle = <0x768>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio22";
						};
					};

					lpi_aux3_sd1_active {
						phandle = <0x769>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
						};
					};
				};

				wsa_swr_clk_pin {

					wsa_swr_clk_sleep {
						phandle = <0x6d0>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					wsa_swr_clk_active {
						phandle = <0x6ce>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-disable;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};
				};

				wsa_swr_data_pin {

					wsa_swr_data_sleep {
						phandle = <0x6d1>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					wsa_swr_data_active {
						phandle = <0x6cf>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-bus-hold;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};
				};

				wsa2_swr_clk_pin {

					wsa2_swr_clk_sleep {
						phandle = <0x6d4>;

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					wsa2_swr_clk_active {
						phandle = <0x6d2>;

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-disable;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};
				};

				wsa2_swr_data_pin {

					wsa2_swr_data_sleep {
						phandle = <0x6d5>;

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					wsa2_swr_data_active {
						phandle = <0x6d3>;

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-bus-hold;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};
				};

				tx_swr_clk_sleep {
					phandle = <0x6e0>;

					mux {
						bias-pull-down;
						input-enable;
						function = "func1";
						pins = "gpio0";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio0";
					};
				};

				tx_swr_clk_active {
					phandle = <0x6dc>;

					mux {
						function = "func1";
						pins = "gpio0";
					};

					config {
						bias-disable;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio0";
					};
				};

				tx_swr_data0_sleep {
					phandle = <0x6e1>;

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio1";
					};
				};

				tx_swr_data0_active {
					phandle = <0x6dd>;

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio1";
					};
				};

				tx_swr_data1_sleep {
					phandle = <0x6e2>;

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio2";
					};
				};

				tx_swr_data1_active {
					phandle = <0x6de>;

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio2";
					};
				};

				tx_swr_data2_sleep {
					phandle = <0x6e3>;

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio14";
					};
				};

				tx_swr_data2_active {
					phandle = <0x6df>;

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio14";
					};
				};

				rx_swr_clk_sleep {
					phandle = <0x6d9>;

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio3";
					};
				};

				rx_swr_clk_active {
					phandle = <0x6d6>;

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-disable;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio3";
					};
				};

				rx_swr_data_sleep {
					phandle = <0x6da>;

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio4";
					};
				};

				rx_swr_data_active {
					phandle = <0x6d7>;

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio4";
					};
				};

				rx_swr_data1_sleep {
					phandle = <0x6db>;

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio5";
					};
				};

				rx_swr_data1_active {
					phandle = <0x6d8>;

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio5";
					};
				};

				dmic01_clk_active {
					phandle = <0x6e4>;

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-high;
						drive-strength = <0x02>;
						pins = "gpio6";
					};
				};

				dmic01_clk_sleep {
					phandle = <0x6e6>;

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio6";
					};
				};

				dmic01_data_active {
					phandle = <0x6e5>;

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio7";
					};
				};

				dmic01_data_sleep {
					phandle = <0x6e7>;

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio7";
					};
				};

				dmic23_clk_active {
					phandle = <0x6e8>;

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-high;
						drive-strength = <0x02>;
						pins = "gpio8";
					};
				};

				dmic23_clk_sleep {
					phandle = <0x6ea>;

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio8";
					};
				};

				dmic23_data_active {
					phandle = <0x6e9>;

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio9";
					};
				};

				dmic23_data_sleep {
					phandle = <0x6eb>;

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio9";
					};
				};

				dmic45_clk_active {
					phandle = <0x6ec>;

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-high;
						drive-strength = <0x02>;
						pins = "gpio12";
					};
				};

				dmic45_clk_sleep {
					phandle = <0x6ee>;

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio12";
					};
				};

				dmic45_data_active {
					phandle = <0x6ed>;

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						drive-strength = <0x02>;
						pins = "gpio13";
					};
				};

				dmic45_data_sleep {
					phandle = <0x6ef>;

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio13";
					};
				};

				dmic67_clk_active {
					phandle = <0x6f0>;

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-high;
						drive-strength = <0x08>;
						pins = "gpio17";
					};
				};

				dmic67_clk_sleep {
					phandle = <0x6f2>;

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio17";
					};
				};

				dmic67_data_active {
					phandle = <0x6f1>;

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						input-enable;
						drive-strength = <0x08>;
						pins = "gpio18";
					};
				};

				dmic67_data_sleep {
					phandle = <0x6f3>;

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <0x02>;
						pins = "gpio18";
					};
				};
			};

			lpass-cdc {
				phandle = <0x4d6>;
				clocks = <0x463 0x00 0x464 0x00>;
				clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
				compatible = "qcom,lpass-cdc";
				#size-cells = <0x01>;
				#address-cells = <0x01>;
				qcom,lpass-cdc-version = <0x06>;
				qcom,num-macros = <0x03>;

				lpass-cdc-clk-rsc-mngr {
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
					clocks = <0x6b7 0x00 0x6b8 0x00 0x6b9 0x00 0x6ba 0x00 0x6bb 0x00 0x6bc 0x00 0x6bd 0x00 0x6be 0x00>;
					clock-names = "tx_core_clk\0rx_core_clk\0wsa_core_clk\0va_core_clk\0wsa2_core_clk\0rx_tx_core_clk\0wsa_tx_core_clk\0wsa2_tx_core_clk";
					qcom,va_mclk_mode_muxsel = <0x3420000>;
					qcom,wsa_mclk_mode_muxsel = <0x33a20e0>;
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
				};

				va-macro@33F0000 {
					phandle = <0x76a>;
					qcom,va-swr-gpios;
					qcom,is-used-swr-gpio = <0x00>;
					qcom,default-clk-id = <0x00>;
					qcom,va-island-mode-muxsel = <0x3420000>;
					qcom,va-clk-mux-select = <0x01>;
					qcom,va-dmic-sample-rate = <0x927c0>;
					clocks = <0x464 0x00>;
					clock-names = "lpass_audio_hw_vote";
					reg = <0x33f0000 0x00>;
					compatible = "qcom,lpass-cdc-va-macro";

					va_swr_master {
						phandle = <0x76b>;
						status = "disabled";
						qcom,is-always-on = <0x01>;
						qcom,swr-mstr-irq-wakeup-capable = <0x01>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-dev = <0x05>;
						qcom,swr-port-mapping = <0x01 0x22 0x01 0x01 0x23 0x02 0x01 0x24 0x04 0x01 0x25 0x08 0x02 0x26 0x01 0x02 0x27 0x02 0x02 0x28 0x04 0x02 0x29 0x08 0x03 0x2a 0x01 0x03 0x2b 0x02 0x03 0x2c 0x04 0x03 0x2d 0x08>;
						qcom,swr-num-ports = <0x03>;
						qcom,swr-wakeup-required = <0x01>;
						interrupt-names = "swr_master_irq\0swr_wake_irq";
						interrupts = <0x00 0x1f0 0x04 0x00 0x208 0x04>;
						swrm-io-base = <0x33b0000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						qcom,swr_master_id = <0x03>;
						clocks = <0x463 0x00 0x464 0x00>;
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wcd938x-tx-slave {
							phandle = <0x6c9>;
							reg = <0x0d 0x1170223>;
							compatible = "qcom,wcd938x-slave";
						};

						dmic_swr@58350223 {
							phandle = <0x76c>;
							status = "disabled";
							qcom,wcd-handle = <0x6bf>;
							qcom,swr-dmic-supply = <0x03>;
							qcom,codec-name = "swr-dmic.04";
							qcom,swr-dmic-prefix = "SWR_MIC3";
							reg = <0x08 0x58350223>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350222 {
							phandle = <0x76d>;
							status = "disabled";
							qcom,wcd-handle = <0x6bf>;
							qcom,swr-dmic-supply = <0x01>;
							qcom,codec-name = "swr-dmic.03";
							qcom,swr-dmic-prefix = "SWR_MIC2";
							reg = <0x08 0x58350222>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350221 {
							phandle = <0x76e>;
							status = "disabled";
							qcom,wcd-handle = <0x6bf>;
							qcom,swr-dmic-supply = <0x01>;
							qcom,codec-name = "swr-dmic.02";
							qcom,swr-dmic-prefix = "SWR_MIC1";
							reg = <0x08 0x58350221>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350220 {
							phandle = <0x76f>;
							status = "disabled";
							qcom,wcd-handle = <0x6bf>;
							qcom,swr-dmic-supply = <0x03>;
							qcom,codec-name = "swr-dmic.01";
							qcom,swr-dmic-prefix = "SWR_MIC0";
							reg = <0x08 0x58350220>;
							compatible = "qcom,swr-dmic";
						};
					};
				};

				tx-macro@3220000 {
					phandle = <0x770>;
					qcom,is-used-swr-gpio = <0x00>;
					qcom,tx-dmic-sample-rate = <0x249f00>;
					qcom,default-clk-id = <0x00>;
					reg = <0x3220000 0x00>;
					compatible = "qcom,lpass-cdc-tx-macro";
				};

				rx-macro@3200000 {
					phandle = <0x771>;
					qcom,is-used-swr-gpio = <0x00>;
					clocks = <0x6c0 0x00>;
					clock-names = "rx_mclk2_2x_clk";
					qcom,default-clk-id = <0x05>;
					qcom,rx-bcl-pmic-params = [00 03 48];
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,rx-swr-gpios;
					reg = <0x3200000 0x00>;
					compatible = "qcom,lpass-cdc-rx-macro";

					rx_swr_master {
						phandle = <0x772>;
						status = "disabled";
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-dev = <0x02>;
						qcom,swr-port-mapping = <0x01 0x09 0x01 0x01 0x0a 0x02 0x02 0x0d 0x01 0x03 0x0b 0x01 0x03 0x0c 0x02 0x04 0x0e 0x01 0x05 0x0f 0x01 0x05 0x10 0x02 0x06 0x21 0x01>;
						qcom,swr-num-ports = <0x06>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x00 0x9b 0x04>;
						swrm-io-base = <0x3210000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						qcom,swr_master_id = <0x02>;
						clocks = <0x463 0x00 0x464 0x00>;
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						swr_haptics@f0170220 {
							phandle = <0x773>;
							qcom,rx_swr_ch_map = <0x00 0x01 0x01 0x00 0x21>;
							swr-slave-supply = <0x5be>;
							reg = <0x01 0xf0170220>;
							compatible = "qcom,pm8350b-swr-haptics";
						};

						wcd938x-rx-slave {
							phandle = <0x6c8>;
							reg = <0x0d 0x1170224>;
							compatible = "qcom,wcd938x-slave";
						};
					};
				};

				wsa-macro@3240000 {
					phandle = <0x774>;
					status = "disabled";
					#cooling-cells = <0x02>;
					qcom,thermal-max-state = <0x0b>;
					qcom,default-clk-id = <0x06>;
					qcom,wsa-bcl-pmic-params = [00 03 48];
					qcom,wsa-swr-gpios = <0x6c1>;
					reg = <0x3240000 0x00>;
					compatible = "qcom,lpass-cdc-wsa-macro";

					wsa_swr_master {
						phandle = <0x775>;
						status = "disabled";
						qcom,dynamic-port-map-supported = <0x00>;
						qcom,swr-num-dev = <0x02>;
						qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-ports = <0x08>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x00 0xaa 0x04>;
						swrm-io-base = <0x3250000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x00>;
						qcom,swr_master_id = <0x01>;
						clocks = <0x463 0x00 0x464 0x00>;
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wsa883x@02170221 {
							phandle = <0x776>;
							qcom,wsa-prefix = "SpkrLeft";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0xcf>;
							qcom,lpass-cdc-handle = <0x4d6>;
							qcom,spkr-sd-n-node = <0x6c2>;
							reg = <0x02 0x2170221>;
							compatible = "qcom,wsa883x";
						};

						wsa883x@02170222 {
							phandle = <0x777>;
							qcom,wsa-prefix = "SpkrRight";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0xcf>;
							qcom,lpass-cdc-handle = <0x4d6>;
							qcom,spkr-sd-n-node = <0x6c3>;
							reg = <0x02 0x2170222>;
							compatible = "qcom,wsa883x";
						};
					};
				};

				wsa2-macro@31E0000 {
					phandle = <0x778>;
					status = "disabled";
					#cooling-cells = <0x02>;
					qcom,thermal-max-state = <0x0b>;
					qcom,default-clk-id = <0x07>;
					qcom,wsa2-bcl-pmic-params = [00 03 48];
					qcom,wsa2-swr-gpios = <0x6c4>;
					reg = <0x31e0000 0x00>;
					compatible = "qcom,lpass-cdc-wsa2-macro";

					wsa2_swr_master {
						phandle = <0x779>;
						status = "disabled";
						qcom,dynamic-port-map-supported = <0x00>;
						qcom,swr-num-dev = <0x02>;
						qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,swr-num-ports = <0x08>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x00 0xab 0x04>;
						swrm-io-base = <0x31f0000 0x00>;
						qcom,mipi-sdw-block-packing-mode = <0x00>;
						qcom,swr_master_id = <0x04>;
						clocks = <0x463 0x00 0x464 0x00>;
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						#size-cells = <0x00>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						wsa883x@02170221 {
							phandle = <0x77a>;
							qcom,wsa-prefix = "Spkr2Left";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0xcf>;
							qcom,lpass-cdc-handle = <0x4d6>;
							qcom,spkr-sd-n-node = <0x6c5>;
							reg = <0x02 0x2170221>;
							compatible = "qcom,wsa883x_2";
						};

						wsa883x@02170222 {
							phandle = <0x77b>;
							qcom,wsa-prefix = "Spkr2Right";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0xcf>;
							qcom,lpass-cdc-handle = <0x4d6>;
							qcom,spkr-sd-n-node = <0x6c6>;
							reg = <0x02 0x2170222>;
							compatible = "qcom,wsa883x_2";
						};
					};
				};

				wcd938x-codec {
					phandle = <0x6bf>;
					status = "disabled";
					qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vddio\0cdc-vdd-buck\0cdc-vdd-mic-bias";
					qcom,cdc-micbias4-mv = <0x708>;
					qcom,cdc-micbias3-mv = <0x708>;
					qcom,cdc-micbias2-mv = <0x708>;
					qcom,cdc-micbias1-mv = <0x708>;
					qcom,cdc-vdd-mic-bias-current = <0x7530>;
					qcom,cdc-vdd-mic-bias-voltage = "\02K\0\02K";
					cdc-vdd-mic-bias-supply = <0x346>;
					qcom,cdc-vdd-buck-current = <0x9eb10>;
					qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-buck-supply = <0xcf>;
					qcom,cdc-vddio-current = <0x7530>;
					qcom,cdc-vddio-voltage = <0x1b7740 0x1b7740>;
					cdc-vddio-supply = <0xcf>;
					qcom,cdc-vdd-rxtx-current = <0x7530>;
					qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-rxtx-supply = <0xcf>;
					qcom,tx-slave = <0x6c9>;
					qcom,rx-slave = <0x6c8>;
					qcom,wcd-rst-gpio-node = <0x6c7>;
					qcom,swr-tx-port-params = <0x00 0x01 0x00 0x02 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x02 0x00 0x01 0x00 0x02 0x00 0x01 0x00 0x01 0x00 0x01 0x00 0x01 0x00>;
					qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x22 0x00 0x13 0x02 0x00 0x23 0x01 0x14 0x01 0x00 0x24 0x01 0x15 0x02 0x00 0x25 0x02 0x16 0x01 0x00 0x26 0x02 0x17 0x02 0x00 0x27 0x02 0x11 0x04 0x00 0x28 0x02 0x18 0x04 0x00 0x28 0x02 0x19 0x08 0x00 0x29 0x03 0x1a 0x01 0x00 0x2a 0x03 0x1b 0x02 0x00 0x2b 0x03 0x1c 0x04 0x00 0x2c 0x03 0x1d 0x08 0x00 0x2d>;
					qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
					qcom,split-codec = <0x01>;
					compatible = "qcom,wcd938x-codec";
				};
			};

			sound {
				phandle = <0x77c>;
				fsa4480-i2c-handle;
				clocks = <0x464 0x00>;
				clock-names = "lpass_audio_hw_vote";
				qcom,afe-rxtx-lb = <0x00>;
				qcom,ext-disp-audio-rx = <0x01>;
				qcom,wcn-bt = <0x01>;
				qcom,auxpcm-audio-intf = <0x01>;
				qcom,mi2s-audio-intf = <0x01>;
				compatible = "qcom,waipio-asoc-snd";
				qcom,pri-mi2s-gpios = <0x6cd>;
				qcom,tdm-audio-intf = <0x01>;
				qcom,wcd-disabled = <0x01>;
				qcom,tert-mi2s-gpios;
				qcom,upd_ear_pa_reg_addr = <0x300a>;
				qcom,upd_lpass_reg_addr = <0x418 0x33b0300>;
				qcom,upd_backends_used = "wcd";
				qcom,msm_audio_ssr_devs = <0x4e1 0x4d5 0x4d6>;
				qcom,wsa-max-devs = <0x00>;
				asoc-codec-names = "msm-stub-codec.1\0lpass-cdc";
				asoc-codec = <0x46f 0x4d6>;
				qcom,cdc-dmic45-gpios = <0x6cc>;
				qcom,cdc-dmic23-gpios = <0x6cb>;
				qcom,cdc-dmic01-gpios = <0x6ca>;
				qcom,msm-mbhc-gnd-swh = <0x00>;
				qcom,msm-mbhc-hphl-swh = <0x00>;
				qcom,msm-mbhc-usbc-audio-supported = <0x00>;
				qcom,audio-routing = "TX DMIC0\0Digital Mic0\0TX DMIC1\0Digital Mic1\0TX DMIC2\0Digital Mic2\0TX DMIC3\0Digital Mic3\0TX DMIC4\0Digital Mic4\0TX DMIC5\0Digital Mic5\0VA DMIC0\0Digital Mic0\0VA DMIC1\0Digital Mic1\0VA DMIC2\0Digital Mic2\0VA DMIC3\0Digital Mic3\0VA DMIC4\0Digital Mic4\0VA DMIC5\0Digital Mic5\0AMP0 SPK\0FL SPK\0AMP1 SPK\0FR SPK\0AMP2 SPK\0RL SPK\0AMP3 SPK\0RR SPK";
				qcom,mi2s-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,tdm-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,tdm-max-slots = <0x04>;
				qcom,mi2s-tdm-is-hw-vote-needed = <0x01 0x00 0x01 0x00 0x00 0x00>;
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,model = "waipio-mtp-snd-card";
			};

			tert_mi2s_pinctrl {
				phandle = <0x77d>;
				#gpio-cells = <0x00>;
				pinctrl-1;
				pinctrl-0;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
				status = "disabled";
			};

			wsa_swr_clk_data_pinctrl {
				phandle = <0x6c1>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0xb0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x6d0 0x6d1>;
				pinctrl-0 = <0x6ce 0x6cf>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			wsa2_swr_clk_data_pinctrl {
				phandle = <0x6c4>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0xb5>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x6d4 0x6d5>;
				pinctrl-0 = <0x6d2 0x6d3>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			rx_swr_clk_data_pinctrl {
				phandle = <0x77e>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0xa9>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x6d9 0x6da 0x6db>;
				pinctrl-0 = <0x6d6 0x6d7 0x6d8>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			tx_swr_clk_data_pinctrl {
				phandle = <0x77f>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0xa6>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x6e0 0x6e1 0x6e2 0x6e3>;
				pinctrl-0 = <0x6dc 0x6dd 0x6de 0x6df>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic01_pinctrl {
				phandle = <0x6ca>;
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0xab 0xac>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x6e6 0x6e7>;
				pinctrl-0 = <0x6e4 0x6e5>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic23_pinctrl {
				phandle = <0x6cb>;
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0xae>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x6ea 0x6eb>;
				pinctrl-0 = <0x6e8 0x6e9>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic45_pinctrl {
				phandle = <0x6cc>;
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0xb1>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x6ee 0x6ef>;
				pinctrl-0 = <0x6ec 0x6ed>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic67_pinctrl {
				phandle = <0x780>;
				status = "disabled";
				#gpio-cells = <0x00>;
				qcom,tlmm-pins = <0xb6>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x6f2 0x6f3>;
				pinctrl-0 = <0x6f0 0x6f1>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			pri_mi2s_pinctrl {
				phandle = <0x6cd>;
				#gpio-cells = <0x00>;
				pinctrl-1 = <0x2cc 0x2ce 0x2d0 0x2d2>;
				pinctrl-0 = <0x6f4 0x6f5 0x6f6 0x6f7>;
				pinctrl-names = "aud_active\0aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};
		};

		vote_lpass_core_hw {
			phandle = <0x463>;
			#clock-cells = <0x01>;
			qcom,codec-ext-clk-src = <0x09>;
			compatible = "qcom,audio-ref-clk";
		};

		vote_lpass_audio_hw {
			phandle = <0x464>;
			#clock-cells = <0x01>;
			qcom,codec-ext-clk-src = <0x0b>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,mmrm {
			phandle = <0x4e3>;
			mmrm-client-info = <0x01 0x33 0x2030000 0x4451f 0x01 0x37 0x2030000 0x4451f 0x01 0x3b 0x2030000 0x4451f 0x01 0x25 0x20f852 0x00 0x01 0x74 0x1270000 0x2051f 0x01 0x77 0x1270000 0x2051f 0x01 0x46 0x4050000 0x8f5c3 0x01 0x02 0x4350a3d 0x5199a 0x01 0x40 0x19eb86 0xa3e 0x01 0x4b 0x10bd71 0x9147b 0x01 0x05 0x740000 0x35eb85 0x01 0x43 0x40000 0x00 0x01 0x31 0x4cccd 0x00 0x01 0x17 0x36666 0x00 0x01 0x19 0x199a 0x00 0x01 0x1b 0x199a 0x00 0x01 0x1d 0x199a 0x00 0x01 0x1f 0x199a 0x00 0x01 0x21 0x199a 0x00 0x01 0x23 0x199a 0x00 0x01 0x08 0x28f 0x00 0x01 0x0a 0x28f 0x00 0x01 0x7b 0x111ec 0x00 0x01 0x2d 0x8a3d 0x00 0x02 0x08 0x4d63d71 0x77333 0x03 0x3d 0x14f0000 0x2d1ec 0x03 0x0f 0xf547b 0x147b 0x04 0x03 0x1ba0ccd 0x8e28f>;
			scaling-fact-leak = <0x6e3d7 0x85eb9 0x9a8f6 0xb63d8 0xe0a3d>;
			scaling-fact-dyn = <0x8a3d 0xb334 0xd47b 0x10290 0x1428f>;
			mm-rail-fact-volt = <0x8e56 0xa0c5 0xaf1b 0xc000 0xd4fe>;
			mm-rail-corners = "lowsvs\0svs\0svsl1\0nom\0turbo";
			status = "okay";
			compatible = "qcom,msm-mmrm\0qcom,waipio-mmrm";
		};

		qcom,mmrm-test {
			phandle = <0x4e4>;
			clock_rates = <0x01 0x33 0x19bfcc00 0x2367b880 0x283baec0 0x2b5523c0 0x2b5523c0 0x01 0x37 0x19bfcc00 0x2367b880 0x283baec0 0x2b5523c0 0x2b5523c0 0x01 0x3b 0x19bfcc00 0x2367b880 0x283baec0 0x2b5523c0 0x2b5523c0 0x01 0x25 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x01 0x74 0x19bfcc00 0x2367b880 0x283baec0 0x2b5523c0 0x2b5523c0 0x01 0x77 0x19bfcc00 0x2367b880 0x283baec0 0x2b5523c0 0x2b5523c0 0x01 0x46 0x15b23300 0x1dcd6500 0x23c34600 0x29b92700 0x29b92700 0x01 0x02 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x01 0x40 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x01 0x4b 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x01 0x05 0x11e1a300 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x43 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x01 0x31 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x23c34600 0x01 0x17 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x01 0x19 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x1b 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x1d 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x1f 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x21 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x23 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x01 0x08 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x01 0x0a 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x01 0x7b 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x01 0x2d 0x5f5e100 0xbebc200 0x11e1a300 0x17d78400 0x17d78400 0x02 0x08 0x3e95ba80 0x50775d80 0x59682f00 0x62590080 0x62590080 0x03 0x3d 0xbebc200 0x135f1b40 0x165a0bc0 0x1dcd6500 0x1dcd6500 0x03 0x0f 0x41eb0 0x41eb0 0x83d60 0xc5c10 0xc5c10 0x04 0x03 0x2aea5400 0x3c706980 0x41722680 0x4f64b500 0x4f64b500>;
			clocks = <0x59 0x33 0x59 0x37 0x59 0x3b 0x59 0x25 0x59 0x74 0x59 0x77 0x59 0x46 0x59 0x02 0x59 0x40 0x59 0x4b 0x59 0x05 0x59 0x43 0x59 0x31 0x59 0x17 0x59 0x19 0x59 0x1b 0x59 0x1d 0x59 0x1f 0x59 0x21 0x59 0x23 0x59 0x08 0x59 0x0a 0x59 0x7b 0x59 0x2d 0x57 0x08 0x58 0x3d 0x58 0x0f 0x57 0x03>;
			clock-names = "cam_cc_ife_0_clk_src\0cam_cc_ife_1_clk_src\0cam_cc_ife_2_clk_src\0cam_cc_csid_clk_src\0cam_cc_sfe_0_clk_src\0cam_cc_sfe_1_clk_src\0cam_cc_ipe_nps_clk_src\0cam_cc_bps_clk_src\0cam_cc_ife_lite_clk_src\0cam_cc_jpeg_clk_src\0cam_cc_camnoc_axi_clk_src\0cam_cc_ife_lite_csid_clk_src\0cam_cc_icp_clk_src\0cam_cc_cphy_rx_clk_src\0cam_cc_csi0phytimer_clk_src\0cam_cc_csi1phytimer_clk_src\0cam_cc_csi2phytimer_clk_src\0cam_cc_csi3phytimer_clk_src\0cam_cc_csi4phytimer_clk_src\0cam_cc_csi5phytimer_clk_src\0cam_cc_cci_0_clk_src\0cam_cc_cci_1_clk_src\0cam_cc_slow_ahb_clk_src\0cam_cc_fast_ahb_clk_src\0video_cc_mvs1_clk_src\0disp_cc_mdss_mdp_clk_src\0disp_cc_mdss_dptx0_link_clk_src\0video_cc_mvs0_clk_src";
			status = "disable";
			compatible = "qcom,msm-mmrm-test\0qcom,waipio-mmrm-test";
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x505>;
			nvmem-cell-names = "restart_reason";
		};

		pmic-pon-log {
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x506>;
			qcom,pmic-fault-panic;
			depends-on-supply = <0x43a>;
			nvmem-names = "pon_log";
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x518>;

			vol_up {
				label = "volume_up";
				gpios = <0x519 0x06 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
				linux,can-disable;
			};
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys";
			interrupts = <0x00 0x53 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			#cooling-cells = <0x02>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-ctl-size = <0x204>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none\0none\0none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000 0xf0f 0xf0f>;
			qcom,sde-mixer-size = <0x400>;
			qcom,sde-mixer-display-pref = "primary\0primary\0none\0none\0none\0none\0none\0none";
			qcom,sde-mixer-dcwb-pref = "none\0none\0none\0none\0none\0none\0dcwb\0dcwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-intf-type = "dp\0dsi\0dsi\0dp";
			qcom,sde-intf-tear-irq-off = <0x00 0x36800 0x37800 0x00>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000 0x66800 0x66c00>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02 0x03 0x03>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000 0x66f00>;
			qcom,sde-merge-3d-size = <0x10>;
			qcom,sde-pp-cwb = <0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dsc-pair-mask = <0x02 0x01 0x04 0x03>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-dsc-native422-supp = <0x00 0x00 0x01 0x01>;
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-cwb-dither = <0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-vdc-off = <0x7c000>;
			qcom,sde-vdc-size = <0x10>;
			qcom,sde-vdc-hw-rev = "vdc_1_2";
			qcom,sde-vdc-enc = <0x200>;
			qcom,sde-vdc-enc-size = <0x1c8>;
			qcom,sde-vdc-ctl = <0xf00>;
			qcom,sde-vdc-ctl-size = <0x10>;
			qcom,sde-sspp-type = "vig\0vig\0vig\0vig\0dma\0dma\0dma\0dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-src-size = <0x328>;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x08 0x0c 0x01 0x05 0x09 0x0d>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x05 0x06 0x07 0x08 0x01 0x02 0x03 0x04>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05 0x08 0x07>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x00 0x2bc 0x00 0x2c4 0x00 0x2ac 0x08 0x2b4 0x08 0x2bc 0x08 0x2c4 0x08>;
			qcom,sde-sspp-clk-status = <0x2b0 0x00 0x2b8 0x00 0x2c0 0x00 0x2c8 0x00 0x2b0 0x0c 0x2b8 0x0c 0x2c8 0x0c 0x2c8 0x0e>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-qseed-scalar-version = <0x3001>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x1400>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-mixer-blendstages = <0x0b>;
			qcom,sde-highest-bank-bit = <0x08 0x03 0x07 0x02>;
			qcom,sde-ubwc-version = <0x400>;
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-static = <0x01>;
			qcom,sde-macrotile-mode = <0x01>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-dest-scaler;
			qcom,sde-max-trusted-vm-displays = <0x01>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0xcf8500>;
			qcom,sde-max-bw-high-kbps = <0x115b5c0>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-dram-ib-kbps = "\0\f5";
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-dspp-spr-size = <0x200>;
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-dspp-demura-size = <0x200>;
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-lm-noise-off = <0x320>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-default-ot-wr-limit = <0x20>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x02 0x76a7000 0x06 0x1da9c000 0x10>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x06>;
			qcom,sde-qos-refresh-rates = <0x78 0xf0>;
			qcom,sde-danger-lut = <0x3ffff 0x3ffff 0x00 0x00 0x00 0x3fffff 0x3fffff 0x3ffffff 0x3ffffff 0x00 0x00 0x00 0x3ffffff 0x3fffff>;
			qcom,sde-safe-lut = <0xfe00 0xfe00 0xffff 0x01 0x3ff 0xf800 0xf800 0xe000 0xe000 0xffff 0x01 0x3ff 0xe000 0xf800>;
			qcom,sde-creq-lut = <0x112234 0x45566777 0x112236 0x67777777 0x112234 0x45566777 0x112236 0x67777777 0x00 0x00 0x00 0x00 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x00 0x77776541 0x00 0x123445 0x56677777 0x123667 0x77777777 0x123445 0x56677777 0x123667 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x00 0x00 0x00 0x00 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x00 0x77776541 0x00 0x2344455 0x56667777 0x2366677 0x77777777 0x123445 0x56677777 0x123667 0x77777777>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-mask-performance = <0x0f>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x00 0x400>;
			qcom,sde-reg-dma-id = <0x00 0x01>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-secure-sid-mask = <0x2801 0x2c01>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12110 0x00 0x24220 0x00 0x40b28>;
			clocks = <0x42 0x1b 0x42 0x1c 0x42 0x1d 0x58 0x01 0x58 0x3c 0x58 0x3d 0x58 0x4b 0x58 0x3f 0x58 0x46>;
			clock-names = "gcc_iface\0gcc_bus\0gcc_nrt_bus\0iface_clk\0branch_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			clock-rate = <0x00 0x00 0x00 0x00 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x124f800>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x11e1a300>;
			clock-mmrm = <0x00 0x00 0x00 0x00 0x00 0x3d 0x00 0x00 0x00>;
			mmcx-supply = <0x48>;
			interconnects = <0x325 0x17 0xaa 0x235 0x325 0x17 0xaa 0x235 0x2a 0x03 0x2a 0x200 0xaa 0x02 0xab 0x20d>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-data-bus1\0qcom,sde-ebi-bus\0qcom,sde-reg-bus";
			qcom,sde-ib-bw-vote = <0x2625a0 0x00 0xc3500>;
			qcom,sde-has-idle-pc;
			qcom,sde-dspp-ltm-version = <0x10001>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300>;
			connectors = <0x51c 0x51d 0x51e 0x51f 0x520 0x521 0x522>;
			phandle = <0x524>;

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					cell-index = <0x00>;
					qcom,sde-vig-top-off = <0xa00>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-qseed-size = <0xe0>;
					qcom,sde-vig-gamut = <0x1d00 0x60001>;
					qcom,sde-vig-igc = <0x1d00 0x60000>;
					qcom,sde-vig-inverse-pma;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
				};

				vcm@1 {
					cell-index = <0x01>;
					qcom,sde-fp16-igc = <0x280 0x10000>;
					qcom,sde-fp16-unmult = <0x280 0x10000>;
					qcom,sde-fp16-gc = <0x280 0x10000>;
					qcom,sde-fp16-csc = <0x280 0x10000>;
				};
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					cell-index = <0x00>;
					qcom,sde-dma-top-off = <0x800>;
					qcom,sde-dma-igc = <0xa00 0x50000>;
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x800>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
				};

				dgm@1 {
					cell-index = <0x01>;
					qcom,sde-dma-igc = <0x1a00 0x50000>;
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1800>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "mmcx";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "sw43404 amoled cmd mode dsi boe panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				phandle = <0x5d8>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsi-h-back-porch = <0x1e>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x06 0x01>;
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 03 b0 a5 00 39 01 00 00 00 00 0c b1 a0 9f 42 4f 63 0e 0a 10 0e 0a 10 39 01 00 00 00 00 07 e4 30 06 00 40 34 03];
						qcom,mdss-dsi-on-command = <0x39010000 0x3b0 0xa5003901 0x00 0x35c4200 0x7010000 0x201 0xa0100 0x80 0x11000089 0x30800b40 0x5a005a0 0x2d002d0 0x2000268 0x209adb 0xa000c 0x12000e 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x39010000 0x3b0 0xa5003901 0x00 0x9f80008 0x10082d00 0x2d1501 0x00 0x2550805 0x100001e 0x21100 0x39010000 0x3b0 0xa5001501 0x00 0x2e01839 0x1000000 0xcc000 0x536f5150 0x51344f5a 0x33190501 0x7800 0x2350005 0x100003c 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-lp1-command = [05 01 00 00 00 00 02 39 00];
						qcom,mdss-dsi-lp1-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 38 00];
						qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0xb4>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_video {
				qcom,mdss-dsi-panel-name = "sw43404 amoled video mode dsi boe panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				phandle = <0x5d9>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsi-h-front-porch = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x0a>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d048049 0x15010000 0x23d 0x10150100 0x02 0x36001501 0x00 0x2550839 0x1000000 0x9f800 0x810082d 0x2d39 0x100003c 0x35100 0x50100 0x500002 0x11003901 0x00 0x3b03404 0x39010000 0x5c1 0x46 0x39010000 0x3b0 0xa5000a01 0x00 0x80110000 0x8930800b 0x4005a002 0xd002d002 0xd0020002 0x6800204e 0xa8000a00 0xc002300 0x1c180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x390100 0x03 0xb0a50015 0x1000000 0x2e018 0x39010000 0xcc0 0x536f51 0x5051344f 0x5a331905 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-lp1-command = [05 01 00 00 00 00 02 39 00];
						qcom,mdss-dsi-lp1-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 38 00];
						qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0xb4>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_sw43404_fhd_plus_cmd {
				qcom,mdss-dsi-panel-name = "sw43404 amoled boe fhd+ panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x8a>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				phandle = <0x5da>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0xa0>;
						qcom,mdss-dsi-h-back-porch = <0x48>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 0a 01 00 00 00 00 80 11 00 00 89 30 80 08 70 04 38 02 1c 02 1c 02 1c 02 00 02 0e 00 20 34 29 00 07 00 0c 00 2e 00 31 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 03 b0 a5 00 15 01 00 00 00 00 02 5e 10 39 01 00 00 00 00 06 b9 bf 11 40 00 30 39 01 00 00 00 00 09 f8 00 08 10 08 2d 00 00 2d 15 01 00 00 00 00 02 55 08 05 01 00 00 1e 00 02 11 00 15 01 00 00 78 00 02 3d 01 39 01 00 00 00 00 03 b0 a5 00 05 01 00 00 78 00 02 35 00 05 01 00 00 3c 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10e>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_cmd {
				qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dcs-cmd-by-left;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				phandle = <0x5db>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-jitter = <0x08 0x0a>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 1e 05 05 06 02 04 00 12 0a];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_video {
				qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				phandle = <0x5dc>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd {
				qcom,mdss-dsi-panel-name = "Sharp qhd cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x5dd>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1efd>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001244 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 44 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-h-front-porch = <0x48>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001288 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 88 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 03 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qsync_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "Sharp 2k cmd mode qsync dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x86>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-dma-schedule-line = <0x05>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				phandle = <0x5de>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 0a 39 00 00 00 00 00 02 17 30 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 01 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,cmd-on-commands = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,vid-on-commands = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 05 be 00 10 00 10 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 bb 10];
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-in-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 10];
						qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = <0x39010000 0x52a 0x2cf 0x39010000 0x52b 0x9ff>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1c 04 03 02 02 04 00 0c 08];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 0a 39 00 00 00 00 00 02 17 30 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 01 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 0a 39 01 00 00 00 00 02 17 30 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 0e 1c 02 02 01 02 04 00 09 07];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
					};

					timing@2 {
						cell-index = <0x02>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 03 39 00 00 00 00 00 02 17 70 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 02 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 12 04 04 12 1e 04 05 03 02 04 00 0f 0a];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
					};

					timing@3 {
						cell-index = <0x03>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 83 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 00 39 00 00 00 00 00 02 17 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 03 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 83 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 68 00 d5 00 0a 0d b7 09 89 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,cmd-to-video-mode-switch-commands = <0x39010000 0x52a 0x2cf 0x39010000 0x52b 0x9ff>;
						qcom,cmd-to-video-mode-post-switch-commands = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 06];
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x2d0 0x08 0x08 0x08 0x5a0 0x08>;
					};

					timing@4 {
						cell-index = <0x04>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x14>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 00 39 00 00 00 00 00 02 17 10 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 00 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 00 39 01 00 00 00 00 02 17 10 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 00 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1c 04 03 02 02 04 00 0c 08];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
					};

					timing@5 {
						cell-index = <0x05>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-jitter = <0x03 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 c0 85 39 00 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 00 00 00 00 00 03 c2 10 f0 39 00 00 00 00 00 02 ff 24 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 16 03 39 00 00 00 00 00 02 17 70 39 00 00 00 00 00 02 ff 26 39 00 00 00 00 00 02 fb 01 39 00 00 00 00 00 02 60 00 39 00 00 00 00 00 02 62 02 15 00 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 28 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 40 39 01 00 00 10 00 02 f1 40 39 01 00 00 00 00 02 ff 10 39 01 00 00 10 00 06 2c 01 02 04 08 10 39 01 00 00 00 00 02 ff d0 39 01 00 00 00 00 02 75 00 39 01 00 00 10 00 02 f1 00 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 ba 03 39 01 00 00 00 00 02 bc 08 39 01 00 00 00 00 02 c0 85 39 01 00 00 00 00 11 c1 89 28 00 08 02 00 02 0e 00 bb 00 07 0d b7 0c b7 39 01 00 00 00 00 03 c2 10 f0 39 01 00 00 00 00 02 d5 00 39 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 e1 00 39 01 00 00 00 00 02 e5 01 39 01 00 00 00 00 02 bb 10 39 01 00 00 00 00 02 f6 70 39 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 87 02 39 01 00 00 00 00 02 5d 00 39 01 00 00 00 00 02 5e 14 39 01 00 00 00 00 02 5f eb 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 14 00 39 01 00 00 00 00 02 15 10 39 01 00 00 00 00 02 16 03 39 01 00 00 00 00 02 17 70 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 60 00 39 01 00 00 00 00 02 62 01 39 01 00 00 00 00 02 40 00 39 01 00 00 00 00 02 ff 28 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 91 02 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 48 81 39 01 00 00 00 00 02 8e 09 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 33 20 39 01 00 00 00 00 02 34 35 39 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03 02 02 02 04 00 0a 07];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x08 0x08 0x08 0x438 0x08>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qsync_wqhd_video {
				qcom,mdss-dsi-panel-name = "Sharp 2k video mode qsync dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x86>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,qsync-enable;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x37>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				phandle = <0x5df>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-back-porch = <0x0c>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0e>;
						qcom,mdss-dsi-v-front-porch = <0xa30>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2ff 0xd0390100 0x02 0x75403901 0x1000 0x2f14039 0x1000000 0x2ff10 0x39010000 0x1000062c 0x1020408 0x10390100 0x02 0xffd03901 0x00 0x2750039 0x1000010 0x2f100 0x39010000 0x2ff 0x10390100 0x02 0xfb013901 0x00 0x2ba0339 0x1000000 0x2bc08 0x39010000 0x2c0 0x83390100 0x11 0xc1892800 0x8020002 0x6800d500 0xa0db709 0x89390100 0x03 0xc210f039 0x1000000 0x2d500 0x39010000 0x2d6 0x390100 0x02 0xde003901 0x00 0x2e10039 0x1000000 0x2e501 0x39010000 0x2bb 0x3390100 0x02 0xf6703901 0x00 0x2f78039 0x1000000 0x5be00 0x10001039 0x1000000 0x23500 0x39010000 0x244 0x390100 0x02 0xff203901 0x00 0x2fb0139 0x1000000 0x28702 0x39010000 0x25d 0x390100 0x02 0x5e143901 0x00 0x25feb39 0x1000000 0x2ff26 0x39010000 0x2fb 0x1390100 0x02 0x60003901 0x00 0x2620139 0x1000000 0x24000 0x39010000 0x2ff 0x28390100 0x02 0xfb013901 0x00 0x2910239 0x1000000 0x2ffe0 0x39010000 0x2fb 0x1390100 0x02 0x48813901 0x00 0x28e0939 0x1000000 0x2fff0 0x39010000 0x2fb 0x1390100 0x02 0x33203901 0x00 0x2343539 0x1000000 0x2ff10 0x5010000 0x78000111 0x5010000 0x78000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bc 00 05 01 00 00 10 00 01 28 05 01 00 00 32 00 01 10];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_1080p_cmd {
				qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x523>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-clockrate = <0x32a9f880>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x75>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				phandle = <0x5e0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 00 1a 0d];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-clockrate = <0x35a4e900>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				phandle = <0x5e1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 23 21 07 07 08 02 04 00 19 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video_truly {
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x32>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				phandle = <0x5e2>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x21>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 21 07 07 08 02 04 00 18 0c];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				phandle = <0x5e3>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 08 02 04 00 1b 18];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				phandle = <0x5e4>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cphy_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-cphy-mode;
				qcom,spr-pack-type = "pentile";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,ulps-enabled;
				phandle = <0x5e5>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0xdd0 0x4444b228 0x285a00 0x5a030d01 0x39010000 0x1ac2 0x9240c00 0x40000 0x93400 0x00 0x00 0x3000 0x6c390100 0x34 0xd8000000 0x00 0x3000 0x30003000 0x30003005 0x00 0x00 0xf000f 0x00 0x00 0x00 0xf002f 0xf0020>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x4390100 0x03 0xe8000239 0x1000000 0x3e400 0x8390100 0x03 0xb4201c39 0x1000000 0xdb66c 0x623af 0x131a0504 0xfa052039 0x1000000 0x2b000 0x39010000 0x32c4 0x00 0x00 0x10000002 0x29 0x10000 0x00 0x00 0x220000 0x1100 0xc0000 0x3000 0x00 0x390100 0x0d 0xd04444b2 0x2800285a 0x5a030d 0x1390100 0x15 0xd3490000 0x11a1500 0x15070f77 0x777737b2 0x1100a03c 0x9a390100 0x34 0xd8000000 0x00 0x3000 0x30003000 0x30003005 0x00 0x00 0xf000f 0x00 0x00 0x00 0xf002f 0xf0020 0x39010000 0x2bdf 0x50425881 0x2d000000 0x6b 0x00 0x00 0x10fffd4 0xe000000 0x0f 0x5318000f 0x00 0x3901 0x00 0x3eb8b8b 0x39010000 0x2f7 0x1390100 0x02 0xb0803901 0x00 0xae434b4 0x30 0x40ce239 0x1000000 0x2e600 0x39010000 0x2b0 0x4390100 0x03 0xdf504039 0x1000000 0x6f350 0x00 0x39010000 0x2f2 0x11390100 0x06 0xf3010000 0x13901 0x00 0x3f40002 0x39010000 0x2f2 0x19390100 0x03 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 0x129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						cell-index = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@3 {
						cell-index = <0x03>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,spr-pack-type = "pentile";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-min-refresh-rate = <0x3c>;
				qcom,mdss-dsi-max-refresh-rate = <0x78>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				phandle = <0x5e6>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,dsi-dyn-clk-list = <0x3272a600 0x323cd660 0x3257be30>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,spr-pack-type = "pentile";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				phandle = <0x5e7>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,dsi-dyn-clk-list = <0x19395300 0x19599c60 0x197a0f14>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x14 0x14 0x14 0x438 0x14>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,dsi-dyn-clk-list = <0x25d5fc80 0x26066a90 0x263716a0>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x14 0x14 0x14 0x438 0x14>;
					};

					timing@2 {
						cell-index = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,dsi-dyn-clk-list = <0x3272a600 0x32b338c0 0x32f41e30>;
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <0x21c 0x14 0x14 0x14 0x438 0x14>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,ulps-enabled;
				phandle = <0x5e8>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 0d 17 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 40 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 40 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_144hz_vid {
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,spr-pack-type = "pentile";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,dsi-supported-dfps-list = <0x90 0x78 0x5a 0x3c>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				phandle = <0x5e9>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,ulps-enabled;
				phandle = <0x5ea>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						cell-index = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_sync_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox sync panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,esd-check-enabled;
				qcom,ulps-enabled;
				phandle = <0x5eb>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-panel-clockrate = <0x1d98aa58>;
						qcom,mdss-mdp-transfer-time-us = <0x3d24>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 04 04 13 1e 05 05 04 02 04 00 10 0a];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x5f>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-panel-clockrate = <0x1d98aa58>;
						qcom,mdss-mdp-transfer-time-us = <0x2847>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 04 04 13 1e 05 05 04 02 04 00 10 0a];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_cmd {
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-cphy-mode;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x5ec>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x390100 0x06 0xb66c0006 0x23963901 0x00 0x2b42039 0x1000000 0xcc209 0x240c0000 0xc000000 0x93c3901 0x00 0x1ad700b9 0x3c004004 0xa00a00 0x40000000 0x19 0x3c004004 0xa00a39 0x1000000 0x2b080 0x39010000 0x14de 0x40001800 0x18001800 0x18100018 0x180018 0x2000039 0x1000000 0x2b004 0x39010000 0x3e8 0x23901 0x00 0x3e40008 0x39010000 0x2b0 0x390100 0x11 0xc4000000 0x00 0x00 0x2000000 0x32390100 0x19 0xcf640b00 0x00 0x8000b 0x77010101 0x1010102 0x2020202 0x3390100 0x15 0xd3450000 0x1131500 0x15070f77 0x777737b2 0x1100a03c 0x9c390100 0x1a 0xd700b934 0x400400 0xa00a0040 0x00 0x1934 0x400400 0xa00a3901 0x00 0x34d80000 0x00 0x3a 0x3a003a 0x3a003a 0x5000000 0x00 0xa00 0xa000000 0x00 0x00 0xa00 0x32000a00 0x22390100 0x2b 0xdf504258 0x812d0000 0x00 0x6b000000 0x00 0x10fff 0xd40e0000 0x00 0xf53f100 0x00 0x39 0x1000000 0x2f701 0x39010000 0x2b0 0x80390100 0x0a 0xe434b400 0x3904 0x9343901 0x00 0x2e60039 0x1000000 0x2b004 0x39010000 0x3eb 0x3901 0x00 0x2f70039 0x1000000 0x3df50 0x40390100 0x06 0xf3500000 0x3901 0x00 0x2f21139 0x1000000 0x6f301 0x01 0x39010000 0x3f4 0x23901 0x00 0x2f21939 0x1000000 0x3df50 0x42390100 0x02 0x35003901 0x00 0x52a0000 0x4373901 0x00 0x52b0000 0x9230501 0x7800 0x1110501 0x1400 0x1293901 0x00 0x2b00039 0x1000000 0x1ac209 0x240c0000 0xc031400 0x93c0000 0x00 0x00 0x30006c>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 27 09 19 09 02 04 00 00 00];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_video {
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-cphy-mode;
				qcom,qsync-enable;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x0a>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x5ed>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x60>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 92 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 27 09 19 09 02 04 00 00 00];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_rm69299_visionox_amoled_video {
				qcom,mdss-dsi-panel-name = "rm69299 amoled fhd+ video mode dsi visionox panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x5ee>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x8c8>;
						qcom,mdss-dsi-h-front-porch = <0x1a>;
						qcom,mdss-dsi-h-back-porch = <0x24>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x38>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 fe 00 39 01 00 00 00 00 02 c2 08 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 51 ff 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 18 23 08 08 08 02 04 00 1b 0d];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_ext_bridge_1080p {
				qcom,mdss-dsi-panel-name = "ext video mode dsi bridge";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x24>;
				qcom,mdss-dsi-force-clock-lane-hs;
				qcom,mdss-dsi-ext-bridge-mode;
				phandle = <0x5ef>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x780>;
						qcom,mdss-dsi-panel-height = <0x438>;
						qcom,mdss-dsi-h-front-porch = <0x58>;
						qcom,mdss-dsi-h-back-porch = <0x94>;
						qcom,mdss-dsi-h-pulse-width = <0x2c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x24>;
						qcom,mdss-dsi-v-front-porch = <0x04>;
						qcom,mdss-dsi-v-pulse-width = <0x05>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 18 22 08 08 08 02 04 00 1a 0d];
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,poms-align-panel-vsync;
				qcom,ulps-enabled;
				phandle = <0x5f0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,cmd-on-commands = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,vid-on-commands = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,video-mode-switch-out-commands = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d048049>;
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 11 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0b];
						qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d010249>;
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x6e>;
						qcom,mdss-dsi-h-back-porch = <0x6e>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x5a>;
						qcom,mdss-dsi-v-front-porch = <0x6e>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
					};

					timing@2 {
						cell-index = <0x02>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x21c 0x28 0x21c 0x28 0x21c 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@3 {
						cell-index = <0x03>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 29 0a 0b 1b 26 0a 0b 0a 02 04 00 21 10];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x168 0x14 0x168 0x14 0x168 0x14>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@4 {
						cell-index = <0x04>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-version = <0x12>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,src-chroma-format = <0x01>;
						qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e 0f 0d 02 04 00 2d 13];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
					};

					timing@5 {
						cell-index = <0x05>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0xb4>;
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 69 1d 1d 35 2f 1b 1d 18 02 04 00 51 21];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@6 {
						cell-index = <0x06>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0xf0>;
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 89 26 27 42 39 25 27 1f 02 04 00 69 2a];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@7 {
						cell-index = <0x07>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 4a 13 14 28 24 12 14 11 02 04 00 39 18];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x5f1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
						qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				phandle = <0x5f2>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03 03 02 02 04 00 0b 08];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x1e>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				phandle = <0x5f3>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03 03 02 02 04 00 0c 08];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						cell-index = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@3 {
						cell-index = <0x03>;
						qcom,mdss-dsi-panel-framerate = <0xb4>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1f 08 07 18 16 08 08 08 02 04 00 1a 0d];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@4 {
						cell-index = <0x04>;
						qcom,mdss-dsi-panel-framerate = <0xf0>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a 0b 0a 02 04 00 21 0f];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@5 {
						cell-index = <0x05>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0b];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,qsync-enable;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				phandle = <0x5f4>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x9d8>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 44 11 12 25 2d 11 12 0f 02 04 00 35 16];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						cell-index = <0x02>;
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@3 {
						cell-index = <0x03>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x28>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,panel-ack-disabled;
				qcom,qsync-enable;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x5f5>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				phandle = <0x5f6>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 11 1d 04 04 03 02 04 00 0d 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						cell-index = <0x01>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						cell-index = <0x02>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@3 {
						cell-index = <0x03>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1b 0c 0c 0b 02 04 00 24 11];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@4 {
						cell-index = <0x04>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@5 {
						cell-index = <0x05>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 1c 03 02 02 02 04 00 0a 07];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@6 {
						cell-index = <0x06>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 11 1d 04 03 03 02 04 00 0d 08];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@7 {
						cell-index = <0x07>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 11 04 04 12 12 04 04 03 02 04 00 0f 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@8 {
						cell-index = <0x08>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1c 02 02 02 02 04 00 0a 07];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@9 {
						cell-index = <0x09>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0f 03 03 11 1d 04 04 03 02 04 00 0d 09];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@10 {
						cell-index = <0x0a>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 13 1f 05 05 06 02 04 00 12 0a];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@11 {
						cell-index = <0x0b>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07 06 07 02 04 00 16 0b];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@12 {
						cell-index = <0x0c>;
						qcom,mdss-dsi-panel-width = <0x9d8>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x438>;
						qcom,mdss-dsc-slice-width = <0x4ec>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@13 {
						cell-index = <0x0d>;
						qcom,mdss-dsi-panel-width = <0x168>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [03 07 00 01 0d 1a 01 01 01 02 04 00 07 06];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@14 {
						cell-index = <0x0e>;
						qcom,mdss-dsi-panel-width = <0x168>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@15 {
						cell-index = <0x0f>;
						qcom,mdss-dsi-panel-width = <0x168>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 0f 1c 02 02 02 02 04 00 0a 07];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@16 {
						cell-index = <0x10>;
						qcom,mdss-dsi-panel-width = <0x168>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 0f 0f 03 03 02 02 04 00 0a 08];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@17 {
						cell-index = <0x11>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 13 12 05 05 06 02 04 00 12 0a];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@18 {
						cell-index = <0x12>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 07 07 17 16 07 07 08 02 04 00 19 0c];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_sec_hd_cmd {
				qcom,mdss-dsi-panel-name = "sim hd command mode secondary dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,ulps-enabled;
				phandle = <0x5f7>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						cell-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sim_vdc_vid {
				qcom,mdss-dsi-panel-name = "Simulator video mode VDC dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,panel-ack-disabled;
				phandle = <0x5f8>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x12c>;
						qcom,mdss-dsi-h-back-porch = <0x30>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "vdc";
						qcom,vdc-version = <0x12>;
						qcom,vdc-version-release = <0x00>;
						qcom,vdc-slice-height = <0x100>;
						qcom,vdc-slice-width = <0x2d0>;
						qcom,vdc-slice-per-pkt = <0x02>;
						qcom,vdc-bit-per-component = <0x08>;
						qcom,vdc-bit-per-pixel = <0x06>;
						qcom,src-chroma-format = <0x00>;
						qcom,src-color-space = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1b 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,display-topology = <0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_vdc_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode VDC dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				phandle = <0x5f9>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "vdc";
						qcom,vdc-version = <0x12>;
						qcom,vdc-version-release = <0x00>;
						qcom,vdc-slice-height = <0x100>;
						qcom,vdc-slice-width = <0x2d0>;
						qcom,vdc-slice-per-pkt = <0x02>;
						qcom,vdc-bit-per-component = <0x08>;
						qcom,vdc-bit-per-pixel = <0x06>;
						qcom,src-color-space = <0x00>;
						qcom,src-chroma-format = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,display-topology = <0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_truly_sl_wqxga_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd dsi truly splitlink panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,split-link-enabled;
				qcom,sublinks-count = <0x02>;
				qcom,lanes-per-sublink = <0x02>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				phandle = <0x5fa>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x10150100 0x02 0xfb011501 0x00 0x2ba0115 0x1000000 0x2ff20 0x15010000 0x2fb 0x1150100 0x02 0x11501 0x00 0x2015515 0x1000000 0x20245 0x15010000 0x205 0x40150100 0x02 0x6191501 0x00 0x2071e15 0x1000000 0x20b73 0x15010000 0x20c 0x73150100 0x02 0xeb01501 0x00 0x20fae15 0x1000000 0x211b8 0x15010000 0x213 0x150100 0x02 0x58801501 0x00 0x2590115 0x1000000 0x25a00 0x15010000 0x25b 0x1150100 0x02 0x5c801501 0x00 0x25d8115 0x1000000 0x25e00 0x15010000 0x25f 0x1150100 0x02 0x72311501 0x00 0x2680315 0x1000000 0x2ff24 0x15010000 0x2fb 0x1150100 0x02 0x1c1501 0x00 0x2010b15 0x1000000 0x2020c 0x15010000 0x203 0x1150100 0x02 0x40f1501 0x00 0x2051015 0x1000000 0x20610 0x15010000 0x207 0x10150100 0x02 0x8891501 0x00 0x2098a15 0x1000000 0x20a13 0x15010000 0x20b 0x13150100 0x02 0xc151501 0x00 0x20d1515 0x1000000 0x20e17 0x15010000 0x20f 0x17150100 0x02 0x101c1501 0x00 0x2110b15 0x1000000 0x2120c 0x15010000 0x213 0x1150100 0x02 0x140f1501 0x00 0x2151015 0x1000000 0x21610 0x15010000 0x217 0x10150100 0x02 0x18891501 0x00 0x2198a15 0x1000000 0x21a13 0x15010000 0x21b 0x13150100 0x02 0x1c151501 0x00 0x21d1515 0x1000000 0x21e17 0x15010000 0x21f 0x17150100 0x02 0x20401501 0x00 0x2210115 0x1000000 0x22200 0x15010000 0x223 0x40150100 0x02 0x24401501 0x00 0x2256d15 0x1000000 0x22640 0x15010000 0x227 0x40150100 0x02 0xe0001501 0x00 0x2dc2115 0x1000000 0x2dd22 0x15010000 0x2de 0x7150100 0x02 0xdf071501 0x00 0x2e36d15 0x1000000 0x2e107 0x15010000 0x2e2 0x7150100 0x02 0x29d81501 0x00 0x22a2a15 0x1000000 0x24b03 0x15010000 0x24c 0x11150100 0x02 0x4d101501 0x00 0x24e0115 0x1000000 0x24f01 0x15010000 0x250 0x10150100 0x02 0x51001501 0x00 0x2528015 0x1000000 0x25300 0x15010000 0x256 0x150100 0x02 0x54071501 0x00 0x2580715 0x1000000 0x25525 0x15010000 0x25b 0x43150100 0x02 0x5c001501 0x00 0x25f7315 0x1000000 0x26073 0x15010000 0x263 0x22150100 0x02 0x64001501 0x00 0x2670815 0x1000000 0x26804 0x15010000 0x272 0x2150100 0x02 0x7a801501 0x00 0x27b9115 0x1000000 0x27cd8 0x15010000 0x27d 0x60150100 0x02 0x7f151501 0x00 0x2751515 0x1000000 0x2b3c0 0x15010000 0x2b4 0x150100 0x02 0xb5001501 0x00 0x2780015 0x1000000 0x27900 0x15010000 0x280 0x150100 0x02 0x83001501 0x00 0x2930a15 0x1000000 0x2940a 0x15010000 0x28a 0x150100 0x02 0x9bff1501 0x00 0x29db015 0x1000000 0x29f63 0x15010000 0x298 0x10150100 0x02 0xec001501 0x00 0x2ff1015 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 33 0e 0e 2c 29 0d 0e 0d 02 04 00 2b 1c];
						qcom,display-topology = <0x02 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-clockrate = <0x60152b00>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_sl_cmd {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode split link dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,split-link-enabled;
				qcom,sublinks-count = <0x02>;
				qcom,lanes-per-sublink = <0x02>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,ulps-enabled;
				phandle = <0x5fb>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 01 15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1b 07 06 22 21 07 07 07 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt36672c_fhd_plus_90hz_video {
				qcom,mdss-dsi-panel-name = "nt36672c fhd plus 90Hz CPHY video panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a98 0x3e80 0x83d6 0x3db8 0x33c2 0x8692 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x626b50>;
				qcom,mdss-dsi-panel-blackness-level = <0x1361>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x5fc>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
						qcom,mdss-dsi-h-back-porch = <0x50>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x36>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2ff 0x10390100 0x02 0xfb013901 0x00 0x2b00039 0x1000000 0x2c000 0x39010000 0x3c2 0x1ba03901 0x00 0x2ff2039 0x1000000 0x2fb01 0x39010000 0x201 0x66390100 0x02 0x6403901 0x00 0x2073839 0x1000000 0x21866 0x39010000 0x21b 0x1390100 0x02 0x5c903901 0x00 0x25eaa39 0x1000000 0x26991 0x39010000 0x289 0x15390100 0x02 0x8a153901 0x00 0x28d1539 0x1000000 0x28e15 0x39010000 0x28f 0x15390100 0x02 0x91153901 0x00 0x295d139 0x1000000 0x296d1 0x39010000 0x2f2 0x65390100 0x02 0xf3643901 0x00 0x2f46539 0x1000000 0x2f564 0x39010000 0x2f6 0x65390100 0x02 0xf7643901 0x00 0x2f86539 0x1000000 0x2f964 0x39010000 0x2ff 0x24390100 0x02 0xfb013901 0x00 0x2010f39 0x1000000 0x2030c 0x39010000 0x205 0x1d390100 0x02 0x82f3901 0x00 0x2092e39 0x1000000 0x20a2d 0x39010000 0x20b 0x2c390100 0x02 0x11173901 0x00 0x2121339 0x1000000 0x21315 0x39010000 0x215 0x14390100 0x02 0x16163901 0x00 0x2171839 0x1000000 0x21b01 0x39010000 0x21d 0x1d390100 0x02 0x202f3901 0x00 0x2212e39 0x1000000 0x2222d 0x39010000 0x223 0x2c390100 0x02 0x29173901 0x00 0x22a1339 0x1000000 0x22b15 0x39010000 0x22f 0x14390100 0x02 0x30163901 0x00 0x2311839 0x1000000 0x23204 0x39010000 0x234 0x10390100 0x02 0x351f3901 0x00 0x2361f39 0x1000000 0x24d19 0x39010000 0x24e 0x45390100 0x02 0x4f453901 0x00 0x2534539 0x1000000 0x27130 0x39010000 0x279 0x11390100 0x02 0x7a823901 0x00 0x27b9439 0x1000000 0x27d04 0x39010000 0x280 0x4390100 0x02 0x81043901 0x00 0x2821339 0x1000000 0x28431 0x39010000 0x285 0x390100 0x02 0x86003901 0x00 0x2870039 0x1000000 0x29013 0x39010000 0x292 0x31390100 0x02 0x93003901 0x00 0x2940039 0x1000000 0x29500 0x39010000 0x29c 0xf4390100 0x02 0x9d013901 0x00 0x2a01439 0x1000000 0x2a214 0x39010000 0x2a3 0x2390100 0x02 0xa4043901 0x00 0x2a50439 0x1000000 0x2c440 0x39010000 0x2c6 0xc0390100 0x02 0xc9003901 0x00 0x2d98039 0x1000000 0x2e902 0x39010000 0x2ff 0x25390100 0x02 0xfb013901 0x00 0x20f1b39 0x1000000 0x219e4 0x39010000 0x221 0x40390100 0x02 0x66d83901 0x00 0x2685039 0x1000000 0x26910 0x39010000 0x26b 0x390100 0x02 0x6d0d3901 0x00 0x26e4839 0x1000000 0x27241 0x39010000 0x273 0x4a390100 0x02 0x74d03901 0x00 0x2776239 0x1000000 0x2797f 0x39010000 0x27d 0x40390100 0x02 0x7f003901 0x00 0x2800439 0x1000000 0x2840d 0x39010000 0x2cf 0x80390100 0x02 0xd6803901 0x00 0x2d78039 0x1000000 0x2ef20 0x39010000 0x2f0 0x84390100 0x02 0xff263901 0x00 0x2fb0139 0x1000000 0x21504 0x39010000 0x281 0x14390100 0x02 0x83023901 0x00 0x2840339 0x1000000 0x28501 0x39010000 0x286 0x3390100 0x02 0x87013901 0x00 0x2880639 0x1000000 0x28a1a 0x39010000 0x28b 0x11390100 0x02 0x8c243901 0x00 0x28e4239 0x1000000 0x28f11 0x39010000 0x290 0x11390100 0x02 0x91113901 0x00 0x29a8139 0x1000000 0x29b03 0x39010000 0x29c 0x390100 0x02 0x9d003901 0x00 0x29e0039 0x1000000 0x2ff27 0x39010000 0x2fb 0x1390100 0x02 0x1603901 0x00 0x2208139 0x1000000 0x221ea 0x39010000 0x225 0x82390100 0x02 0x261f3901 0x00 0x26e0039 0x1000000 0x26f00 0x39010000 0x270 0x390100 0x02 0x71003901 0x00 0x2720039 0x1000000 0x27500 0x39010000 0x276 0x390100 0x02 0x77003901 0x00 0x27d0939 0x1000000 0x27e5f 0x39010000 0x280 0x23390100 0x02 0x82093901 0x00 0x2835f39 0x1000000 0x28801 0x39010000 0x289 0x10390100 0x02 0xa5103901 0x00 0x2a62339 0x1000000 0x2a701 0x39010000 0x2b6 0x40390100 0x02 0xe3023901 0x00 0x2e4e039 0x1000000 0x2e501 0x39010000 0x2e6 0x70390100 0x02 0xe9033901 0x00 0x2ea2f39 0x1000000 0x2eb01 0x39010000 0x2ec 0x98390100 0x02 0xff2a3901 0x00 0x2fb0139 0x1000000 0x20091 0x39010000 0x203 0x20390100 0x02 0x75a3901 0x00 0x20a7039 0x1000000 0x20d40 0x39010000 0x20e 0x2390100 0x02 0x11f03901 0x00 0x2150f39 0x1000000 0x21665 0x39010000 0x219 0xf390100 0x02 0x1a393901 0x00 0x21b1439 0x1000000 0x21d36 0x39010000 0x21e 0x4f390100 0x02 0x1f4f3901 0x00 0x2204f39 0x1000000 0x228e4 0x39010000 0x229 0x17390100 0x02 0x2af53901 0x00 0x22d0639 0x1000000 0x22f04 0x39010000 0x230 0x54390100 0x02 0x33043901 0x00 0x234e639 0x1000000 0x23532 0x39010000 0x236 0x2390100 0x02 0x37e13901 0x00 0x2383639 0x1000000 0x239fe 0x39010000 0x23a 0x14390100 0x02 0x46403901 0x00 0x2470239 0x1000000 0x24af0 0x39010000 0x24e 0xf390100 0x02 0x4f653901 0x00 0x2520f39 0x1000000 0x25339 0x39010000 0x254 0x14390100 0x02 0x56363901 0x00 0x2577e39 0x1000000 0x2587e 0x39010000 0x259 0x7e390100 0x02 0x60803901 0x00 0x261c939 0x1000000 0x26203 0x39010000 0x263 0xfb390100 0x02 0x64033901 0x00 0x2650539 0x1000000 0x26601 0x39010000 0x267 0x4390100 0x02 0x68913901 0x00 0x26a1939 0x1000000 0x26bcb 0x39010000 0x26c 0x20390100 0x02 0x6de53901 0x00 0x26ec839 0x1000000 0x26f22 0x39010000 0x270 0xe3390100 0x02 0x71043901 0x00 0x27a0739 0x1000000 0x27b40 0x39010000 0x27d 0x1390100 0x02 0x7f2c3901 0x00 0x2830f39 0x1000000 0x28465 0x39010000 0x287 0xf390100 0x02 0x88393901 0x00 0x2891439 0x1000000 0x28b36 0x39010000 0x28c 0x39390100 0x02 0x8d393901 0x00 0x28e3939 0x1000000 0x29580 0x39010000 0x296 0xfd390100 0x02 0x97143901 0x00 0x298b339 0x1000000 0x29901 0x39010000 0x29a 0x8390100 0x02 0x9b023901 0x00 0x29c4c39 0x1000000 0x29dbc 0x39010000 0x29f 0xac390100 0x02 0xa0ff3901 0x00 0x2a24439 0x1000000 0x2a378 0x39010000 0x2a4 0xf8390100 0x02 0xa54a3901 0x00 0x2a67239 0x1000000 0x2a74c 0x39010000 0x2ff 0x2c390100 0x02 0xfb013901 0x00 0x2000239 0x1000000 0x20102 0x39010000 0x202 0x2390100 0x02 0x3163901 0x00 0x2041639 0x1000000 0x20516 0x39010000 0x20d 0x1f390100 0x02 0xe1f3901 0x00 0x2161b39 0x1000000 0x2174b 0x39010000 0x218 0x4b390100 0x02 0x194b3901 0x00 0x22a0339 0x1000000 0x24d16 0x39010000 0x24e 0x2390100 0x02 0x4f2f3901 0x00 0x2530239 0x1000000 0x25402 0x39010000 0x255 0x2390100 0x02 0x560e3901 0x00 0x2580e39 0x1000000 0x2590e 0x39010000 0x261 0x1f390100 0x02 0x621f3901 0x00 0x26a1439 0x1000000 0x26b34 0x39010000 0x26c 0x34390100 0x02 0x6d343901 0x00 0x27e0339 0x1000000 0x29d0e 0x39010000 0x29e 0x2390100 0x02 0x9f023901 0x00 0x2ffe039 0x1000000 0x2fb01 0x39010000 0x2ff 0x20390100 0x02 0xfb013901 0x00 0x11b00000 0x15003f 0x5f007e 0x9700af 0xc33901 0x00 0x11b100d7 0x10a0132 0x16f019e 0x1e5021d 0x21e3901 0x00 0x11b20256 0x29402bc 0x2f10313 0x341034f 0x35f3901 0x00 0xfb30371 0x3840399 0x3b003ca 0x3d70000 0x39010000 0x11b4 0x17 0x460069 0x8c00a5 0xbe00d1 0x39010000 0x11b5 0xe40118 0x140017c 0x1aa01f0 0x2270228 0x39010000 0x11b6 0x25e029b 0x2c302f6 0x3180345 0x3540363 0x39010000 0xfb7 0x3750387 0x39c03b2 0x3ca03d7 0x3901 0x00 0x11b80000 0x180049 0x6b008e 0xa800c1 0xd33901 0x00 0x11b900e5 0x118013f 0x17b01a8 0x1ec0224 0x2263901 0x00 0x11ba025a 0x29702c0 0x2f40315 0x3430351 0x3613901 0x00 0xfbb0372 0x385039a 0x3b103ca 0x3d70000 0x39010000 0x2c6 0x390100 0x02 0xc7003901 0x00 0x2c80039 0x1000000 0x2c900 0x39010000 0x2ca 0x390100 0x02 0xcb003901 0x00 0x2cc0039 0x1000000 0x2cd00 0x39010000 0x2ce 0x390100 0x02 0xcf003901 0x00 0x2d00039 0x1000000 0x2d100 0x39010000 0x2d2 0x390100 0x02 0xd3003901 0x00 0x2d40039 0x1000000 0x2d500 0x39010000 0x2d6 0x390100 0x02 0xd7003901 0x00 0x2d80039 0x1000000 0x2d900 0x39010000 0x2da 0x390100 0x02 0xdb003901 0x00 0x2dc0039 0x1000000 0x2dd00 0x39010000 0x2de 0x390100 0x02 0xdf003901 0x00 0x2e00039 0x1000000 0x2e100 0x39010000 0x2e2 0x390100 0x02 0xe3003901 0x00 0x2e40039 0x1000000 0x2e500 0x39010000 0x2e6 0x390100 0x02 0xe7003901 0x00 0x2e80039 0x1000000 0x2e900 0x39010000 0x2ff 0x21390100 0x02 0xfb013901 0x00 0x11b00000 0x15003f 0x5f007e 0x9700af 0xc33901 0x00 0x11b100d7 0x10a0132 0x16f019e 0x1e5021d 0x21e3901 0x00 0x11b20256 0x29402bc 0x2f10313 0x341034f 0x35f3901 0x00 0xfb30371 0x3840399 0x3b003ca 0x3d70000 0x39010000 0x11b4 0x17 0x460069 0x8c00a5 0xbe00d1 0x39010000 0x11b5 0xe40118 0x140017c 0x1aa01f0 0x2270228 0x39010000 0x11b6 0x25e029b 0x2c302f6 0x3180345 0x3540363 0x39010000 0xfb7 0x3750387 0x39c03b2 0x3ca03d7 0x3901 0x00 0x11b80000 0x180049 0x6b008e 0xa800c1 0xd33901 0x00 0x11b900e5 0x118013f 0x17b01a8 0x1ec0224 0x2263901 0x00 0x11ba025a 0x29702c0 0x2f40315 0x3430351 0x3613901 0x00 0xfbb0372 0x385039a 0x3b103ca 0x3d70000 0x39010000 0x2ff 0x10390100 0x02 0xfb013901 0x00 0x2b00039 0x1000000 0x2c000 0x39010000 0x2ff 0xf0390100 0x02 0xfb013901 0x00 0x21c0139 0x1000000 0x23301 0x39010000 0x25a 0x390100 0x02 0xd2523901 0x00 0x2ffd039 0x1000000 0x2fb01 0x39010000 0x253 0x22390100 0x02 0x54023901 0x00 0x2ffc039 0x1000000 0x2fb01 0x39010000 0x29c 0x11390100 0x02 0x9d113901 0x00 0x2ff2b39 0x1000000 0x2fb01 0x39010000 0x2b7 0xa390100 0x02 0xb81c3901 0x00 0x2c00139 0x1000000 0x2ff10 0x39010000 0x235 0x1390100 0x02 0x51ff3901 0x00 0x2530c39 0x1000000 0x25500 0x5010000 0xc8000111 0x5010000 0x96000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 29 0a 19 09 02 04 00 00 00];
						qcom,display-topology = <0x02 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				qcom,mdss-brightness-max-level = <0x639c>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,display-type = "primary";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,platform-reset-gpio = <0xac 0x00 0x00>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				phandle = <0x5fd>;

				qcom,mdss-dsi-display-timings {

					fhd@0 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0xa4>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x03>;
						qcom,mdss-dsi-v-front-porch = <0x09>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
				};
			};

			ss_dsi_panel_NT36523_PPA957DB1_WQXGA {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_NT36523_PPA957DB1_WQXGA";
				label = "ss_dsi_panel_NT36523_PPA957DB1_WQXGA";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x04>;
				qcom,mdss-dsi-bl-max-level = <0x100>;
				qcom,mdss-brightness-max-level = <0x100>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x94>;
				qcom,mdss-pan-physical-height-dimension = <0xec>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0c 0x00 0x0c 0x01 0x0c>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x44aa20>;
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				qcom,mdss-dsi-panel-status-irq-trigger1 = "rising";
				qcom,dsi-supported-dfps-list = <0x78 0x60 0x3c 0x30>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				samsung,panel-vendor = "CSO";
				samsung,disp-model = "PPA957DB1";
				samsung,support_panel_max = <0x01>;
				samsung,tft-common-support;
				samsung,pll_ssc_disabled;
				samsung,elvss_interpolation_temperature = <0xffffffec>;
				samsung,aot_reset_regulator_late;
				samsung,aot_reset_early_off;
				samsung,lp11_sleep_ms_time = <0x3c>;
				samsung,display_on_tx_cmds_revA = [15 01 00 00 18 00 02 29 00];
				samsung,tft_pwm_tx_cmds_revA = [39 01 00 00 00 00 03 51 00 00];
				samsung,brightness_tx_cmds_revA = [39 01 00 00 00 00 03 51 00 00];
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 21 00];
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 01 01 01];
				samsung,mtp_write_sysfs_tx_cmds_revA = [39 01 00 00 00 00 02 00 00];
				samsung,dfps_tx_cmds_revA = [29 00 00 40 00 00 02 ff 2a 29 00 00 40 00 00 02 fb 01 29 00 00 40 00 00 02 23 0d 29 00 00 40 00 00 02 ff 10 29 01 00 00 00 00 02 fb 01];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x02 0x01 0x01 0x01 0x03 0x02 0x02 0x02 0x04 0x03 0x03 0x03 0x05 0x04 0x04 0x04 0x06 0x05 0x05 0x05 0x07 0x06 0x06 0x06 0x08 0x07 0x07 0x07 0x09 0x08 0x08 0x08 0x0a 0x09 0x09 0x09 0x0b 0x0a 0x0a 0x0a 0x0c 0x0b 0x0b 0x0b 0x0d 0x0c 0x0c 0x0c 0x0e 0x0d 0x0d 0x0d 0x0f 0x0e 0x0e 0x0e 0x10 0x0f 0x0f 0x0f 0x11 0x10 0x10 0x10 0x13 0x11 0x11 0x11 0x14 0x12 0x12 0x12 0x15 0x13 0x13 0x13 0x16 0x14 0x14 0x14 0x18 0x15 0x15 0x15 0x19 0x16 0x16 0x17 0x1b 0x17 0x18 0x19 0x1d 0x18 0x1a 0x1b 0x1e 0x19 0x1c 0x1d 0x20 0x1a 0x1e 0x1f 0x22 0x1b 0x20 0x21 0x25 0x1c 0x22 0x23 0x27 0x1d 0x24 0x25 0x29 0x1e 0x26 0x27 0x2c 0x1f 0x28 0x29 0x2f 0x20 0x2a 0x2b 0x32 0x21 0x2c 0x2d 0x35 0x22 0x2e 0x30 0x38 0x23 0x31 0x33 0x3c 0x24 0x34 0x36 0x40 0x25 0x37 0x39 0x44 0x26 0x3a 0x3c 0x48 0x27 0x3d 0x3f 0x4d 0x28 0x40 0x42 0x52 0x29 0x43 0x45 0x57 0x2a 0x46 0x48 0x5d 0x2b 0x49 0x4c 0x62 0x2c 0x4d 0x50 0x69 0x2d 0x51 0x56 0x6f 0x2e 0x57 0x5b 0x77 0x2f 0x5c 0x61 0x7e 0x30 0x62 0x68 0x86 0x31 0x69 0x6e 0x8f 0x32 0x6f 0x76 0x98 0x33 0x77 0x7d 0xa2 0x34 0x7e 0x85 0xac 0x35 0x86 0x8e 0xb7 0x36 0x8f 0x96 0xc3 0x37 0x97 0xa0 0xcf 0x38 0xa1 0xaa 0xdc 0x39 0xab 0xb5 0xea 0x3a 0xb6 0xc0 0xf9 0x3b 0xc1 0xcb 0x109 0x3c 0xcc 0xd6 0x11a 0x3d 0xd7 0xe1 0x12c 0x3e 0xe2 0xeb 0x13c 0x3f 0xec 0xf5 0x14d 0x40 0xf6 0x100 0x168>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				samsung,ub-con-det = <0xac 0xb3 0x00>;
				samsung,esd-irq-gpio1 = <0xac 0x56 0x00>;
				samsung,panel-backlight-tft-gpio1 = <0xac 0x7b 0x00>;
				samsung,esd-irq-gpio2 = <0xac 0xb3 0x00>;
				qcom,mdss-dsi-panel-status-irq-trigger2 = "rising";
				phandle = <0x534>;

				qcom,mdss-dsi-display-timings {

					wqxga@0 {
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x320>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x1e>;
						qcom,mdss-dsi-h-front-porch = <0x54>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x1a>;
						qcom,mdss-dsi-panel-clockrate = <0x3b7c4580>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 27 2a 0a 19 0a 02 04 00 00 00];
						qcom,mdss-dsi-on-command = [15 00 00 00 00 00 02 ff 10 15 00 00 00 00 00 02 b9 05 15 00 00 00 00 00 02 ff 20 15 00 00 00 00 00 02 18 40 15 00 00 00 00 00 02 ff 10 15 00 00 00 00 00 02 b9 02 15 00 00 00 00 00 02 ff d0 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 00 30 15 00 00 00 00 00 02 09 ee 15 00 00 00 00 00 02 1c aa 15 00 00 00 00 00 02 1d 0a 15 00 00 00 00 00 02 ff f0 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 3a 08 15 00 00 00 00 00 02 ff 20 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 05 09 15 00 00 00 00 00 02 06 c0 15 00 00 00 00 00 02 07 32 15 00 00 00 00 00 02 08 1e 15 00 00 00 00 00 02 0d 23 15 00 00 00 00 00 02 0e 4b 15 00 00 00 00 00 02 0f 37 15 00 00 00 00 00 02 30 10 15 00 00 00 00 00 02 31 02 15 00 00 00 00 00 02 32 42 15 00 00 00 00 00 02 58 60 15 00 00 00 00 00 02 60 bb 15 00 00 00 00 00 02 62 36 15 00 00 00 00 00 02 63 a6 15 00 00 00 00 00 02 69 98 15 00 00 00 00 00 02 6d 66 15 00 00 00 00 00 02 75 b1 15 00 00 00 00 00 02 77 3b 15 00 00 00 00 00 02 94 00 15 00 00 00 00 00 02 95 d7 15 00 00 00 00 00 02 96 d7 15 00 00 00 00 00 02 ff 24 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 00 23 15 00 00 00 00 00 02 01 00 15 00 00 00 00 00 02 02 22 15 00 00 00 00 00 02 03 00 15 00 00 00 00 00 02 04 13 15 00 00 00 00 00 02 05 12 15 00 00 00 00 00 02 06 11 15 00 00 00 00 00 02 07 10 15 00 00 00 00 00 02 08 0f 15 00 00 00 00 00 02 09 0e 15 00 00 00 00 00 02 0a 0d 15 00 00 00 00 00 02 0b 0c 15 00 00 00 00 00 02 0c 00 15 00 00 00 00 00 02 0d 04 15 00 00 00 00 00 02 0e 05 15 00 00 00 00 00 02 0f 28 15 00 00 00 00 00 02 10 00 15 00 00 00 00 00 02 11 27 15 00 00 00 00 00 02 12 00 15 00 00 00 00 00 02 13 26 15 00 00 00 00 00 02 14 00 15 00 00 00 00 00 02 15 27 15 00 00 00 00 00 02 16 23 15 00 00 00 00 00 02 17 00 15 00 00 00 00 00 02 18 22 15 00 00 00 00 00 02 19 00 15 00 00 00 00 00 02 1a 13 15 00 00 00 00 00 02 1b 12 15 00 00 00 00 00 02 1c 11 15 00 00 00 00 00 02 1d 10 15 00 00 00 00 00 02 1e 0f 15 00 00 00 00 00 02 1f 0e 15 00 00 00 00 00 02 20 0d 15 00 00 00 00 00 02 21 0c 15 00 00 00 00 00 02 22 00 15 00 00 00 00 00 02 23 04 15 00 00 00 00 00 02 24 05 15 00 00 00 00 00 02 25 28 15 00 00 00 00 00 02 26 00 15 00 00 00 00 00 02 27 27 15 00 00 00 00 00 02 28 00 15 00 00 00 00 00 02 29 26 15 00 00 00 00 00 02 2a 00 15 00 00 00 00 00 02 2b 27 15 00 00 00 00 00 02 2f 04 15 00 00 00 00 00 02 30 03 15 00 00 00 00 00 02 33 03 15 00 00 00 00 00 02 34 04 15 00 00 00 00 00 02 37 33 15 00 00 00 00 00 02 3a 4a 15 00 00 00 00 00 02 3b 00 15 00 00 00 00 00 02 3d 02 15 00 00 00 00 00 02 4d 43 15 00 00 00 00 00 02 4e 65 15 00 00 00 00 00 02 4f 87 15 00 00 00 00 00 02 50 21 15 00 00 00 00 00 02 51 56 15 00 00 00 00 00 02 52 34 15 00 00 00 00 00 02 53 12 15 00 00 00 00 00 02 54 78 39 00 00 00 00 00 03 55 04 04 15 00 00 00 00 00 02 56 08 15 00 00 00 00 00 02 58 10 15 00 00 00 00 00 02 59 10 15 00 00 00 00 00 02 5a 08 15 00 00 00 00 00 02 5b 4b 15 00 00 00 00 00 02 5c 00 15 00 00 00 00 00 02 5d 00 39 00 00 00 00 00 03 5e 00 04 15 00 00 00 00 00 02 60 c8 15 00 00 00 00 00 02 61 00 15 00 00 00 00 00 02 63 a0 15 00 00 00 00 00 02 91 40 15 00 00 00 00 00 02 92 56 15 00 00 00 00 00 02 93 1a 15 00 00 00 00 00 02 94 08 15 00 00 00 00 00 02 96 62 15 00 00 00 00 00 02 97 c2 15 00 00 00 00 00 02 98 80 15 00 00 00 00 00 02 ab 33 39 00 00 00 00 00 0d b6 05 00 05 00 00 00 00 00 05 05 00 00 15 00 00 00 00 00 02 c2 da 15 00 00 00 00 00 02 c3 00 15 00 00 00 00 00 02 c4 2f 15 00 00 00 00 00 02 db 71 15 00 00 00 00 00 02 dc 58 15 00 00 00 00 00 02 df 01 15 00 00 00 00 00 02 e0 6d 15 00 00 00 00 00 02 e1 01 15 00 00 00 00 00 02 e2 ff 15 00 00 00 00 00 02 e5 01 15 00 00 00 00 00 02 e6 58 15 00 00 00 00 00 02 ff 25 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 05 00 15 00 00 00 00 00 02 13 01 15 00 00 00 00 00 02 14 36 15 00 00 00 00 00 02 19 07 15 00 00 00 00 00 02 1b 11 15 00 00 00 00 00 02 1e 00 15 00 00 00 00 00 02 1f 08 15 00 00 00 00 00 02 20 4b 15 00 00 00 00 00 02 25 00 15 00 00 00 00 00 02 26 08 15 00 00 00 00 00 02 27 4b 15 00 00 00 00 00 02 3f 00 15 00 00 00 00 00 02 40 02 15 00 00 00 00 00 02 43 00 15 00 00 00 00 00 02 48 02 15 00 00 00 00 00 02 49 42 15 00 00 00 00 00 02 5b 00 15 00 00 00 00 00 02 c0 0c 15 00 00 00 00 00 02 c2 40 15 00 00 00 00 00 02 c8 04 15 00 00 00 00 00 02 f1 10 15 00 00 00 00 00 02 ff 26 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 00 a1 15 00 00 00 00 00 02 04 50 15 00 00 00 00 00 02 06 50 15 00 00 00 00 00 02 0a f5 15 00 00 00 00 00 02 0c 08 15 00 00 00 00 00 02 0d 00 15 00 00 00 00 00 02 11 00 15 00 00 00 00 00 02 12 51 15 00 00 00 00 00 02 13 18 15 00 00 00 00 00 02 14 1d 15 00 00 00 00 00 02 16 11 15 00 00 00 00 00 02 19 10 15 00 00 00 00 00 02 1a f0 15 00 00 00 00 00 02 1b 10 15 00 00 00 00 00 02 1c 00 15 00 00 00 00 00 02 1d 00 15 00 00 00 00 00 02 1e 56 15 00 00 00 00 00 02 1f ff 15 00 00 00 00 00 02 20 00 15 00 00 00 00 00 02 21 07 15 00 00 00 00 00 02 2a 10 15 00 00 00 00 00 02 2b f0 15 00 00 00 00 00 02 2f 05 15 00 00 00 00 00 02 30 56 15 00 00 00 00 00 02 33 66 15 00 00 00 00 00 02 34 66 15 00 00 00 00 00 02 35 66 15 00 00 00 00 00 02 39 00 15 00 00 00 00 00 02 8b 50 15 00 00 00 00 00 02 c7 00 15 00 00 00 00 00 02 c8 00 15 00 00 00 00 00 02 ff 27 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 00 00 15 00 00 00 00 00 02 01 19 15 00 00 00 00 00 02 02 02 15 00 00 00 00 00 02 03 a2 15 00 00 00 00 00 02 04 00 15 00 00 00 00 00 02 05 36 15 00 00 00 00 00 02 06 32 15 00 00 00 00 00 02 07 30 15 00 00 00 00 00 02 08 96 15 00 00 00 00 00 02 09 8b 15 00 00 00 00 00 02 0a 96 15 00 00 00 00 00 02 0b 03 15 00 00 00 00 00 02 0c 2a 15 00 00 00 00 00 02 0d 86 15 00 00 00 00 00 02 0e 94 15 00 00 00 00 00 02 0f 03 15 00 00 00 00 00 02 10 2c 15 00 00 00 00 00 02 31 08 15 00 00 00 00 00 02 58 80 15 00 00 00 00 00 02 59 19 15 00 00 00 00 00 02 5a 0a 15 00 00 00 00 00 02 5b 3c 15 00 00 00 00 00 02 5c 00 15 00 00 00 00 00 02 5d 5a 15 00 00 00 00 00 02 5e 32 15 00 00 00 00 00 02 5f 10 15 00 00 00 00 00 02 60 00 15 00 00 00 00 00 02 61 ff 15 00 00 00 00 00 02 62 dc 15 00 00 00 00 00 02 63 09 15 00 00 00 00 00 02 64 32 15 00 00 00 00 00 02 65 fa 15 00 00 00 00 00 02 66 dc 15 00 00 00 00 00 02 67 09 15 00 00 00 00 00 02 68 32 15 00 00 00 00 00 02 75 00 15 00 00 00 00 00 02 76 00 15 00 00 00 00 00 02 77 08 15 00 00 00 00 00 02 78 00 15 00 00 00 00 00 02 95 00 15 00 00 00 00 00 02 96 00 15 00 00 00 00 00 02 97 00 15 00 00 00 00 00 02 c0 00 15 00 00 00 00 00 02 c3 80 15 00 00 00 00 00 02 c4 19 15 00 00 00 00 00 02 c5 0f 15 00 00 00 00 00 02 c6 45 15 00 00 00 00 00 02 c7 00 15 00 00 00 00 00 02 c8 ba 15 00 00 00 00 00 02 c9 32 15 00 00 00 00 00 02 ca 10 15 00 00 00 00 00 02 cb fa 15 00 00 00 00 00 02 cc e5 15 00 00 00 00 00 02 cd fa 15 00 00 00 00 00 02 d0 10 15 00 00 00 00 00 02 d1 04 15 00 00 00 00 00 02 d2 30 15 00 00 00 00 00 02 e5 09 15 00 00 00 00 00 02 e6 62 15 00 00 00 00 00 02 e7 e0 15 00 00 00 00 00 02 e8 f8 15 00 00 00 00 00 02 e9 09 15 00 00 00 00 00 02 ea 64 15 00 00 00 00 00 02 f7 00 15 00 00 00 00 00 02 f8 00 15 00 00 00 00 00 02 f9 08 15 00 00 00 00 00 02 ff 2a 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 22 1f 15 00 00 00 00 00 02 23 0d 15 00 00 00 00 00 02 24 00 15 00 00 00 00 00 02 25 56 15 00 00 00 00 00 02 27 00 15 00 00 00 00 00 02 28 1a 15 00 00 00 00 00 02 29 00 15 00 00 00 00 00 02 2a 1a 15 00 00 00 00 00 02 2b 0a 15 00 00 00 00 00 02 2d 3c 15 00 00 00 00 00 02 2f 00 15 00 00 00 00 00 02 30 56 15 00 00 00 00 00 02 32 00 15 00 00 00 00 00 02 33 1a 15 00 00 00 00 00 02 34 00 15 00 00 00 00 00 02 35 1a 15 00 00 00 00 00 02 36 00 15 00 00 00 00 00 02 37 1a 15 00 00 00 00 00 02 38 00 15 00 00 00 00 00 02 39 56 15 00 00 00 00 00 02 3b 00 15 00 00 00 00 00 02 3d 1a 15 00 00 00 00 00 02 3f 00 15 00 00 00 00 00 02 40 1a 15 00 00 00 00 00 02 41 02 15 00 00 00 00 00 02 42 a2 15 00 00 00 00 00 02 43 00 15 00 00 00 00 00 02 44 56 15 00 00 00 00 00 02 46 00 15 00 00 00 00 00 02 47 1a 15 00 00 00 00 00 02 48 00 15 00 00 00 00 00 02 49 1a 15 00 00 00 00 00 02 4a 0f 15 00 00 00 00 00 02 4b 4d 15 00 00 00 00 00 02 64 41 15 00 00 00 00 00 02 6a 41 15 00 00 00 00 00 02 79 41 15 00 00 00 00 00 02 7c 41 15 00 00 00 00 00 02 7f 41 15 00 00 00 00 00 02 82 41 15 00 00 00 00 00 02 85 41 15 00 00 00 00 00 02 97 3c 15 00 00 00 00 00 02 98 02 15 00 00 00 00 00 02 99 95 15 00 00 00 00 00 02 9a 06 15 00 00 00 00 00 02 9b 00 15 00 00 00 00 00 02 9c 0b 15 00 00 00 00 00 02 9d 0a 15 00 00 00 00 00 02 9e 90 15 00 00 00 00 00 02 a2 30 15 00 00 00 00 00 02 a3 00 15 00 00 00 00 00 02 a4 30 15 00 00 00 00 00 02 e8 15 15 00 00 00 00 00 02 ff 22 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 9f 50 15 00 00 00 00 00 02 ff 23 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 a3 50 15 00 00 00 00 00 02 00 20 15 00 00 00 00 00 02 07 20 15 00 00 00 00 00 02 08 04 15 00 00 00 00 00 02 09 2c 15 00 00 00 00 00 02 11 02 15 00 00 00 00 00 02 12 80 15 00 00 00 00 00 02 15 83 15 00 00 00 00 00 02 16 0c 15 00 00 00 00 00 02 29 80 15 00 00 00 00 00 02 30 ff 15 00 00 00 00 00 02 31 fc 15 00 00 00 00 00 02 32 f9 15 00 00 00 00 00 02 33 f6 15 00 00 00 00 00 02 34 f3 15 00 00 00 00 00 02 35 f1 15 00 00 00 00 00 02 36 ee 15 00 00 00 00 00 02 37 eb 15 00 00 00 00 00 02 38 e9 15 00 00 00 00 00 02 39 e6 15 00 00 00 00 00 02 3a e4 15 00 00 00 00 00 02 3b e1 15 00 00 00 00 00 02 3d df 15 00 00 00 00 00 02 3f dd 15 00 00 00 00 00 02 40 db 15 00 00 00 00 00 02 41 d9 15 00 00 00 00 00 02 ff 10 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 35 00 39 00 00 00 00 00 03 51 00 00 15 00 00 00 00 00 02 53 24 15 00 00 00 00 00 02 55 00 15 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 06 3b 03 08 1a 04 04 15 01 00 00 78 00 02 11 00 15 00 00 00 00 00 02 ff 27 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 d0 11 15 00 00 00 00 00 02 d1 05 15 00 00 00 00 00 02 de ff 15 00 00 00 00 00 02 df ff 15 00 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01];
						qcom,mdss-dsi-off-command = <0x39000000 0x351 0x500 0x00 0x2280005 0x1000000 0x21000>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@0 {
						reg = <0x00>;
						qcom,supply-name = "panel_ldo_en";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x01>;
						qcom,supply-pre-off-sleep = <0x00>;
						qcom,supply-post-off-sleep = <0x02>;
					};

					qcom,panel-supply-entry@1 {
						reg = <0x01>;
						qcom,supply-name = "panel_buck_en";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x14>;
						qcom,supply-post-off-sleep = <0x0a>;
					};

					qcom,panel-supply-entry@5 {
						reg = <0x05>;
						qcom,supply-name = "panel_reset";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x0c>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-pre-off-sleep = <0x0a>;
						qcom,supply-post-off-sleep = <0x01>;
					};
				};
			};

			GTS8_NT36523_TL109BVMS2 {
				qcom,mdss-dsi-panel-name = "GTS8_NT36523_TL109BVMS2";
				label = "GTS8_NT36523_TL109BVMS2";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x04>;
				qcom,mdss-dsi-bl-max-level = <0x100>;
				qcom,mdss-brightness-max-level = <0x100>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x94>;
				qcom,mdss-pan-physical-height-dimension = <0xec>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0c 0x00 0x0c 0x01 0x0c>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x44aa20>;
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				qcom,mdss-dsi-panel-status-irq-trigger1 = "rising";
				qcom,dsi-supported-dfps-list = <0x78 0x60 0x3c 0x30>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				samsung,panel-vendor = "TIA";
				samsung,disp-model = "TL109BVMS2";
				samsung,support_panel_max = <0x01>;
				samsung,tft-common-support;
				samsung,pll_ssc_disabled;
				samsung,elvss_interpolation_temperature = <0xffffffec>;
				samsung,aot_reset_regulator_late;
				samsung,aot_reset_early_off;
				samsung,lp11_sleep_ms_time = <0x3c>;
				samsung,display_on_tx_cmds_revA = [15 01 00 00 29 00 02 29 00];
				samsung,tft_pwm_tx_cmds_revA = [39 00 00 00 00 00 03 51 00 00];
				samsung,brightness_tx_cmds_revA = [39 01 00 00 00 00 03 51 00 00];
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 21 00];
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 01 01 01];
				samsung,mtp_write_sysfs_tx_cmds_revA = [39 01 00 00 00 00 02 00 00];
				samsung,dfps_tx_cmds_revA = [29 00 00 40 00 00 02 ff 2a 29 00 00 40 00 00 02 fb 01 29 00 00 40 00 00 02 23 0d 29 00 00 40 00 00 02 ff 10 29 01 00 00 00 00 02 fb 01];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x02 0x01 0x01 0x01 0x03 0x02 0x02 0x02 0x04 0x03 0x03 0x03 0x05 0x04 0x04 0x04 0x06 0x05 0x05 0x05 0x07 0x06 0x06 0x06 0x08 0x07 0x07 0x07 0x09 0x08 0x08 0x08 0x0a 0x09 0x09 0x09 0x0b 0x0a 0x0a 0x0a 0x0c 0x0b 0x0b 0x0b 0x0d 0x0c 0x0c 0x0c 0x0e 0x0d 0x0d 0x0d 0x0f 0x0e 0x0e 0x0e 0x10 0x0f 0x0f 0x0f 0x11 0x10 0x10 0x10 0x13 0x11 0x11 0x11 0x14 0x12 0x12 0x12 0x15 0x13 0x13 0x13 0x16 0x14 0x14 0x14 0x18 0x15 0x15 0x15 0x19 0x16 0x16 0x17 0x1b 0x17 0x18 0x19 0x1d 0x18 0x1a 0x1b 0x1e 0x19 0x1c 0x1d 0x20 0x1a 0x1e 0x1f 0x22 0x1b 0x20 0x21 0x25 0x1c 0x22 0x23 0x27 0x1d 0x24 0x25 0x29 0x1e 0x26 0x27 0x2c 0x1f 0x28 0x29 0x2f 0x20 0x2a 0x2b 0x32 0x21 0x2c 0x2d 0x35 0x22 0x2e 0x30 0x38 0x23 0x31 0x33 0x3c 0x24 0x34 0x36 0x40 0x25 0x37 0x39 0x44 0x26 0x3a 0x3c 0x48 0x27 0x3d 0x3f 0x4d 0x28 0x40 0x42 0x52 0x29 0x43 0x45 0x57 0x2a 0x46 0x48 0x5d 0x2b 0x49 0x4c 0x62 0x2c 0x4d 0x50 0x69 0x2d 0x51 0x56 0x6f 0x2e 0x57 0x5b 0x77 0x2f 0x5c 0x61 0x7e 0x30 0x62 0x68 0x86 0x31 0x69 0x6e 0x8f 0x32 0x6f 0x76 0x98 0x33 0x77 0x7d 0xa2 0x34 0x7e 0x85 0xac 0x35 0x86 0x8e 0xb7 0x36 0x8f 0x96 0xc3 0x37 0x97 0xa0 0xcf 0x38 0xa1 0xaa 0xdc 0x39 0xab 0xb5 0xea 0x3a 0xb6 0xc0 0xf9 0x3b 0xc1 0xcb 0x109 0x3c 0xcc 0xd6 0x11a 0x3d 0xd7 0xe1 0x12c 0x3e 0xe2 0xeb 0x13c 0x3f 0xec 0xf5 0x14d 0x40 0xf6 0x100 0x168>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,dsi-phy-num = <0x00 0x01>;
				samsung,ub-con-det = <0xac 0xb3 0x00>;
				samsung,esd-irq-gpio1 = <0xac 0x56 0x00>;
				samsung,panel-backlight-tft-gpio1 = <0xac 0x7b 0x00>;
				samsung,esd-irq-gpio2 = <0xac 0xb3 0x00>;
				qcom,mdss-dsi-panel-status-irq-trigger2 = "rising";
				phandle = <0x5fe>;

				qcom,mdss-dsi-display-timings {

					wqxga@0 {
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x320>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-back-porch = <0x1e>;
						qcom,mdss-dsi-h-front-porch = <0x54>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x1a>;
						qcom,mdss-dsi-panel-clockrate = <0x3b7c4580>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 27 2a 0a 19 0a 02 04 00 00 00];
						qcom,mdss-dsi-on-command = [15 00 00 00 00 00 02 ff e0 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 14 60 15 00 00 00 00 00 02 16 c0 15 00 00 00 00 00 02 4f 02 15 00 00 00 00 00 02 ff f0 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 3a 08 15 00 00 00 00 00 02 ff d0 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 00 30 15 00 00 00 00 00 02 09 ee 15 00 00 00 00 00 02 1c 88 15 00 00 00 00 00 02 1d 08 15 00 00 00 00 00 02 ff 27 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 56 00 15 00 00 00 00 00 02 76 a0 15 00 00 00 00 00 02 77 32 15 00 00 00 00 00 02 78 00 15 00 00 00 00 00 02 f8 a0 15 00 00 00 00 00 02 f9 32 15 00 00 00 00 00 02 59 32 15 00 00 00 00 00 02 5b 20 15 00 00 00 00 00 02 ff 10 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 b9 05 15 00 00 00 00 00 02 ff 20 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 18 40 15 00 00 00 00 00 02 ff 24 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 c2 df 15 00 00 00 00 00 02 ff 10 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 b9 02 15 00 00 00 00 00 02 bb 13 39 00 00 00 00 00 06 3b 03 08 1a 04 04 15 00 00 00 00 00 02 35 00 15 00 00 00 00 00 02 ff 23 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 00 20 15 00 00 00 00 00 02 07 20 15 00 00 00 00 00 02 08 04 15 00 00 00 00 00 02 09 2c 15 00 00 00 00 00 02 11 02 15 00 00 00 00 00 02 12 80 15 00 00 00 00 00 02 15 83 15 00 00 00 00 00 02 16 0c 15 00 00 00 00 00 02 29 80 15 00 00 00 00 00 02 30 ff 15 00 00 00 00 00 02 31 fc 15 00 00 00 00 00 02 32 f9 15 00 00 00 00 00 02 33 f6 15 00 00 00 00 00 02 34 f3 15 00 00 00 00 00 02 35 f1 15 00 00 00 00 00 02 36 ee 15 00 00 00 00 00 02 37 eb 15 00 00 00 00 00 02 38 e9 15 00 00 00 00 00 02 39 e6 15 00 00 00 00 00 02 3a e4 15 00 00 00 00 00 02 3b e1 15 00 00 00 00 00 02 3d df 15 00 00 00 00 00 02 3f dd 15 00 00 00 00 00 02 40 db 15 00 00 00 00 00 02 41 d9 15 00 00 00 00 00 02 ff 10 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 53 2c 15 00 00 00 00 00 02 55 00 39 00 00 00 00 00 03 68 00 01 15 01 00 00 79 00 02 11 00 15 00 00 00 00 00 02 ff 27 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 d0 11 15 00 00 00 00 00 02 d1 05 15 00 00 00 00 00 02 de ff 15 00 00 00 00 00 02 df ff 15 00 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01];
						qcom,mdss-dsi-off-command = [05 00 00 00 0b 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@0 {
						reg = <0x00>;
						qcom,supply-name = "panel_ldo_en";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x01>;
						qcom,supply-pre-off-sleep = <0x00>;
						qcom,supply-post-off-sleep = <0x02>;
					};

					qcom,panel-supply-entry@1 {
						reg = <0x01>;
						qcom,supply-name = "panel_buck_en";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x14>;
						qcom,supply-post-off-sleep = <0x0a>;
					};

					qcom,panel-supply-entry@5 {
						reg = <0x05>;
						qcom,supply-name = "panel_reset";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x0c>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-pre-off-sleep = <0x0a>;
						qcom,supply-post-off-sleep = <0x01>;
					};
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			frame-threshold-time-us = <0x320>;
			reg = <0xae94000 0x400 0xaf0f000 0x04 0xae36000 0x300>;
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			interrupt-parent = <0x524>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x147>;
			qcom,split-link-supported;
			clocks = <0x58 0x03 0x58 0x04 0x58 0x06 0x58 0x41 0x58 0x42 0x58 0x37 0x27 0x00>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk\0xo";
			phandle = <0x523>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			label = "dsi-ctrl-1";
			cell-index = <0x01>;
			frame-threshold-time-us = <0x320>;
			reg = <0xae96000 0x400 0xaf0f000 0x04 0xae37000 0x300>;
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			interrupt-parent = <0x524>;
			interrupts = <0x05 0x00>;
			vdda-1p2-supply = <0x147>;
			qcom,split-link-supported;
			clocks = <0x58 0x07 0x58 0x08 0x58 0x0a 0x58 0x43 0x58 0x44 0x58 0x39 0x27 0x00>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk\0xo";
			phandle = <0x52b>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			compatible = "qcom,dsi-phy-v4.3";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94400 0xa00 0xae94900 0x400 0xae94200 0xa0>;
			reg-names = "dsi_phy\0pll_base\0dyn_refresh_base";
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			vdda-0p9-supply = <0x143>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			pll_codes_region = <0x525>;
			phandle = <0x52c>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96900 {
			compatible = "qcom,dsi-phy-v4.3";
			label = "dsi-phy-1";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			reg = <0xae96400 0xa00 0xae96900 0x400 0xae96200 0xa0>;
			reg-names = "dsi_phy\0pll_base\0dyn_refresh_base";
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			vdda-0p9-supply = <0x143>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x52d>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		dsi_pll_codes {
			reg = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			label = "dsi_pll_codes";
			phandle = <0x525>;
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x526>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x5ff>;
			};
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x600>;
		};

		qcom,dp_display@ae90000 {
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			usb-phy = <0x142>;
			qcom,dp-aux-switch = <0x37e>;
			qcom,ext-disp = <0x526>;
			qcom,altmode-dev = <0x317 0x00>;
			usb-controller = <0x3ae>;
			reg = <0xae90000 0xfc 0xae90200 0xc0 0xae90400 0x770 0xae91000 0x98 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf08000 0x1f4 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x98 0xaf09000 0x14>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1\0gdsc";
			interrupt-parent = <0x524>;
			interrupts = <0x0c 0x00>;
			#clock-cells = <0x01>;
			clocks = <0x58 0x0b 0x27 0x00 0x42 0xaf 0x42 0xb3 0x58 0x0e 0x58 0x0f 0x58 0x11 0x58 0x13 0x521 0x01 0x58 0x15 0x58 0x12 0x58 0x14>;
			clock-names = "core_aux_clk\0rpmh_cxo_clk\0core_usb_ref_clk_src\0core_usb_pipe_clk\0link_clk\0link_clk_src\0link_iface_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0strm0_pixel_clk\0strm1_pixel_clk";
			clock-mmrm = <0x00 0x00 0x00 0x00 0x00 0x0f 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,pll-revision = "5nm-v1";
			qcom,phy-version = <0x420>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,widebus-enable;
			qcom,mst-enable;
			qcom,dsc-feature-enable;
			qcom,fec-feature-enable;
			vdda-1p2-supply = <0x147>;
			vdda-0p9-supply = <0x146>;
			vdda_usb-0p9-supply = <0x143>;
			vdd_mx-supply = <0x55>;
			aux-pullup-supply = <0x145>;
			pinctrl-names = "mdss_dp_active\0mdss_dp_sleep";
			pinctrl-0 = <0x527 0x528>;
			pinctrl-1 = <0x529 0x52a>;
			qcom,aux-en-gpio = <0xac 0x7d 0x00>;
			qcom,aux-sel-gpio = <0xac 0x6c 0x00>;
			qcom,usbplug-cc-gpio = <0xac 0x5b 0x00>;
			secdp,redrv = "ps5169";
			secdp,dex-dft-res = "3440x1440";
			secdp,prefer-res;
			secdp,vm-pre-emphasis-0 = <0xd15ff>;
			secdp,vm-pre-emphasis-1 = <0xd15ff>;
			secdp,vm-pre-emphasis-2 = <0xcffff>;
			secdp,vm-pre-emphasis-3 = <0xffffffff>;
			secdp,vm-voltage-swing-0 = <0x70f14ff>;
			secdp,vm-voltage-swing-1 = <0x111d1fff>;
			secdp,vm-voltage-swing-2 = <0x181fffff>;
			secdp,vm-voltage-swing-3 = <0xffffffff>;
			secdp,pre-emp-hbr2-hbr3-0 = <0xe17ff>;
			secdp,pre-emp-hbr2-hbr3-1 = <0xd16ff>;
			secdp,pre-emp-hbr2-hbr3-2 = <0xeffff>;
			secdp,pre-emp-hbr2-hbr3-3 = <0xffffffff>;
			secdp,swing-hbr2-hbr3-0 = <0x91119ff>;
			secdp,swing-hbr2-hbr3-1 = <0x121a1fff>;
			secdp,swing-hbr2-hbr3-2 = <0x1c1fffff>;
			secdp,swing-hbr2-hbr3-3 = <0xffffffff>;
			secdp,pre-emp-hbr-rbr-0 = <0xe17ff>;
			secdp,pre-emp-hbr-rbr-1 = <0xd16ff>;
			secdp,pre-emp-hbr-rbr-2 = <0xeffff>;
			secdp,pre-emp-hbr-rbr-3 = <0xffffffff>;
			secdp,swing-hbr-rbr-0 = <0x91119ff>;
			secdp,swing-hbr-rbr-1 = <0x121a1fff>;
			secdp,swing-hbr-rbr-2 = <0x1c1fffff>;
			secdp,swing-hbr-rbr-3 = <0xffffffff>;
			secdp,redrv-rbr-eq0-0 = <0x20202020>;
			secdp,redrv-rbr-eq0-1 = <0x20202020>;
			secdp,redrv-rbr-eq0-2 = <0x30202020>;
			secdp,redrv-rbr-eq0-3 = <0x20202020>;
			secdp,redrv-rbr-eq1-0 = <0x6060606>;
			secdp,redrv-rbr-eq1-1 = <0x6060606>;
			secdp,redrv-rbr-eq1-2 = <0x4040606>;
			secdp,redrv-rbr-eq1-3 = <0x6060606>;
			secdp,redrv-hbr-eq0-0 = <0x20202020>;
			secdp,redrv-hbr-eq0-1 = <0x20202020>;
			secdp,redrv-hbr-eq0-2 = <0x20202020>;
			secdp,redrv-hbr-eq0-3 = <0x20202020>;
			secdp,redrv-hbr-eq1-0 = <0x6060606>;
			secdp,redrv-hbr-eq1-1 = <0x6060606>;
			secdp,redrv-hbr-eq1-2 = <0x6060606>;
			secdp,redrv-hbr-eq1-3 = <0x6060606>;
			secdp,redrv-hbr2-eq0-0 = <0x20202020>;
			secdp,redrv-hbr2-eq0-1 = <0x20202020>;
			secdp,redrv-hbr2-eq0-2 = <0x20202020>;
			secdp,redrv-hbr2-eq0-3 = <0x20202020>;
			secdp,redrv-hbr2-eq1-0 = <0x4050406>;
			secdp,redrv-hbr2-eq1-1 = <0x6060506>;
			secdp,redrv-hbr2-eq1-2 = <0x3040606>;
			secdp,redrv-hbr2-eq1-3 = <0x6060606>;
			secdp,redrv-hbr3-eq0-0 = <0x20202020>;
			secdp,redrv-hbr3-eq0-1 = <0x20202020>;
			secdp,redrv-hbr3-eq0-2 = <0x20202020>;
			secdp,redrv-hbr3-eq0-3 = <0x20202020>;
			secdp,redrv-hbr3-eq1-0 = <0x6060606>;
			secdp,redrv-hbr3-eq1-1 = <0x6060606>;
			secdp,redrv-hbr3-eq1-2 = <0x6060606>;
			secdp,redrv-hbr3-eq1-3 = <0x6060606>;
			phandle = <0x521>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x7594>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-disable-load = <0x00>;
				};

				qcom,phy-supply-entry@1 {
					reg = <0x01>;
					qcom,supply-name = "vdda_usb-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x4edb8>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,pll-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,pll-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdd_mx";
					qcom,supply-min-voltage = <0x180>;
					qcom,supply-max-voltage = <0xffff>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv\0wrapper";
			qcom,sde-rsc-version = <0x04>;
			qcom,sde-dram-channels = <0x02>;
			vdd-supply = <0x49>;
			clocks = <0x58 0x49 0x58 0x40 0x58 0x48>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			qcom,msm-bus,active-only;
			interconnects = <0x325 0x3e9 0x2a 0x5e8 0x325 0x3e9 0x2a 0x5e8>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-data-bus1";
			phandle = <0x522>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			iommus = <0xa4 0x2800 0x402>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-earlymap;
			dma-coherent;
			phandle = <0x51e>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0xa4 0x2801 0x00 0xa4 0x2c01 0x00>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0x0a>;
			phandle = <0x51f>;
		};

		dsi_panel_pwr_supply_sim {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x608>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "dummy";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x609>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vci";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0x7d0>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
			};

			qcom,panel-supply-entry@3 {
				reg = <0x03>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_avdd {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x60a>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "avdd";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x60b>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_extvdd {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x60c>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vci";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0x7d0>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
			};

			qcom,panel-supply-entry@3 {
				reg = <0x03>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x00>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		qcom,dsi-display-primary {
			compatible = "qcom,dsi-display";
			label = "primary";
			qcom,dsi-ctrl = <0x523 0x52b>;
			qcom,dsi-phy = <0x52c 0x52d>;
			pinctrl-names = "panel_active\0panel_suspend";
			pinctrl-0 = <0x52e 0x52f 0x530>;
			pinctrl-1 = <0x531 0x532 0x533>;
			qcom,platform-te-gpio = <0xac 0x56 0x00>;
			qcom,panel-te-source = <0x00>;
			qcom,mdp = <0x524>;
			qcom,dsi-default-panel = <0x534>;
			qcom,demura-panel-id = <0x122e700 0xb0>;
			clocks = <0x52c 0x00 0x52c 0x01 0x52d 0x02 0x52d 0x03 0x58 0x3c>;
			clock-names = "pll_byte_clk0\0pll_dsi_clk0\0pll_byte_clk1\0pll_dsi_clk1\0mdp_core_clk";
			vddio-supply = <0x344>;
			vci-supply = <0x345>;
			phandle = <0x51c>;
		};

		qcom,dsi-display-secondary {
			compatible = "qcom,dsi-display";
			label = "secondary";
			qcom,dsi-ctrl = <0x523 0x52b>;
			qcom,dsi-phy = <0x52c 0x52d>;
			pinctrl-names = "panel_active\0panel_suspend";
			pinctrl-0 = <0x535 0x536>;
			pinctrl-1 = <0x537 0x538>;
			qcom,platform-te-gpio = <0xac 0x57 0x00>;
			qcom,panel-te-source = <0x01>;
			qcom,mdp = <0x524>;
			qcom,demura-panel-id = <0x00 0x00>;
			clocks = <0x52c 0x00 0x52c 0x01 0x52d 0x02 0x52d 0x03 0x58 0x3c>;
			clock-names = "pll_byte_clk0\0pll_dsi_clk0\0pll_byte_clk1\0pll_dsi_clk1\0mdp_core_clk";
			vddio-supply = <0x344>;
			vci-supply = <0x345>;
			phandle = <0x51d>;
		};

		display_gpio_regulator@1 {
			compatible = "qti-regulator-fixed";
			regulator-name = "display_panel_avdd";
			regulator-min-microvolt = <0x53ec60>;
			regulator-max-microvolt = <0x53ec60>;
			regulator-enable-ramp-delay = <0xe9>;
			enable-active-high;
			regulator-boot-on;
			proxy-supply = <0x539>;
			qcom,proxy-consumer-enable;
			phandle = <0x539>;
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x00>;
			label = "wb_display";
			phandle = <0x520>;
		};

		disp_rdump_region@e1000000 {
			reg = <0xb8000000 0x1500000>;
			label = "disp_rdump_region";
			phandle = <0x60d>;
		};

		gw3x {
			compatible = "goodix,fingerprint";
			reg = <0x00>;
			spi-max-frequency = <0x927c00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			pinctrl-names = "default\0pins_poweron\0pins_poweroff\0pins_poweron_tz\0pins_poweroff_tz";
			pinctrl-0 = <0x544 0x545 0x546>;
			pinctrl-1 = <0x547>;
			pinctrl-2 = <0x546>;
			pinctrl-3 = <0x547>;
			pinctrl-4 = <0x546>;
			goodix,gpio_pwr = <0xac 0x23 0x00>;
			goodix,gpio_reset = <0xac 0x58 0x00>;
			goodix,gpio_irq = <0xac 0x28 0x00>;
			goodix,chip_id = "GW36T1";
			goodix,orient = <0x02>;
			goodix,min_cpufreq_limit = <0x211b00>;
			goodix,spiclk_speed = <0x927c00>;
		};

		pogo_touchpad {
			compatible = "stm,touchpad";
			touchpad,max_coords = <0xa00 0x640>;
			touchpad,invert = <0x00 0x01 0x01>;
		};

		pogo_kpd {
			compatible = "stm,keypad";
			keypad,input_name = "Book Cover Keyboard (EF-DT870)\0Book Cover Keyboard Slim (EF-DT630)";
			keypad,num-rows = <0x08>;
			keypad,num-columns = <0x18>;
			linux,keymap1 = <0x00 0x10000 0x20000 0x30000 0x4002c 0x50056 0x60000 0x7002f 0x80032 0x9006c 0xa0000 0xb0039 0xc0067 0xd0000 0xe0000 0xf0000 0x100000 0x110000 0x120000 0x130000 0x140001 0x150042 0x1602c2 0x170000 0x1000000 0x1010000 0x10201d0 0x103007d 0x104001e 0x105002d 0x1060020 0x1070030 0x1080000 0x1090033 0x10a0034 0x10b0035 0x10c0000 0x10d0000 0x10e0000 0x10f0000 0x1100000 0x1110000 0x1120000 0x1130000 0x114003b 0x1150043 0x1160066 0x1170000 0x2000000 0x2010000 0x202007a 0x2030000 0x2040010 0x2050000 0x206002e 0x2070021 0x2080024 0x2090025 0x20a0026 0x20b0027 0x20c0000 0x20d001c 0x20e0000 0x20f0000 0x2100000 0x2110000 0x2120000 0x2130000 0x214003c 0x2150044 0x2160068 0x2170000 0x3000000 0x3010000 0x3020038 0x3030000 0x304000f 0x3050011 0x3060012 0x3070022 0x3080023 0x3090017 0x30a0028 0x30b0019 0x30c0000 0x30d0000 0x30e0000 0x30f0000 0x3100000 0x3110000 0x3120000 0x3130000 0x314003d 0x3150057 0x316006d 0x3170000 0x400003a 0x4010064 0x4020000 0x4030000 0x4040002 0x4050003 0x4060004 0x4070013 0x4080016 0x4090009 0x40a0018 0x40b000b 0x40c0000 0x40d0000 0x40e0000 0x40f002b 0x4100000 0x4110000 0x4120000 0x4130000 0x414003e 0x4150058 0x416006b 0x4170000 0x5000000 0x501001d 0x5020000 0x503006a 0x5040029 0x505003e 0x5060041 0x5070014 0x5080015 0x5090044 0x50a001a 0x50b000e 0x50c0000 0x50d000c 0x50e0000 0x50f001b 0x5100000 0x5110000 0x5120000 0x5130000 0x514003f 0x51502bd 0x5160000 0x5170000 0x6000036 0x6010069 0x6020000 0x6030000 0x604003b 0x605003d 0x6060040 0x6070005 0x6080008 0x6090043 0x60a000a 0x60b0058 0x60c0031 0x60d0000 0x60e0000 0x60f0000 0x610007d 0x6110000 0x6120000 0x6130000 0x6140040 0x615006f 0x6160000 0x6170000 0x700002a 0x70102bd 0x7020000 0x703001f 0x7040001 0x705003c 0x706003f 0x7070006 0x7080007 0x7090042 0x70a000d 0x70b0057 0x70c0000 0x70d0063 0x70e006f 0x70f0000 0x7100000 0x7110000 0x7120000 0x7130000 0x7140041 0x7150214 0x7160213 0x7170000>;
			linux,keymap2 = <0x00 0x10000 0x20000 0x30000 0x4002c 0x50056 0x60000 0x7002f 0x80032 0x9006c 0xa0000 0xb0039 0xc0067 0xd0000 0xe0000 0xf0000 0x100000 0x110000 0x120000 0x130000 0x140001 0x150042 0x1602c2 0x170000 0x1000000 0x1010000 0x10201d0 0x103007d 0x104001e 0x105002d 0x1060020 0x1070030 0x1080000 0x1090033 0x10a0034 0x10b0035 0x10c0000 0x10d0000 0x10e0000 0x10f0000 0x1100000 0x1110000 0x1120000 0x1130000 0x114003b 0x1150043 0x1160066 0x1170000 0x2000000 0x2010000 0x202007a 0x2030000 0x2040010 0x2050000 0x206002e 0x2070021 0x2080024 0x2090025 0x20a0026 0x20b0027 0x20c0000 0x20d001c 0x20e0000 0x20f0000 0x2100000 0x2110000 0x2120000 0x2130000 0x214003c 0x2150044 0x2160068 0x2170000 0x3000000 0x3010000 0x3020038 0x3030000 0x304000f 0x3050011 0x3060012 0x3070022 0x3080023 0x3090017 0x30a0028 0x30b0019 0x30c0000 0x30d0000 0x30e0000 0x30f0000 0x3100000 0x3110000 0x3120000 0x3130000 0x314003d 0x3150057 0x316006d 0x3170000 0x400003a 0x4010064 0x4020000 0x4030000 0x4040002 0x4050003 0x4060004 0x4070013 0x4080016 0x4090009 0x40a0018 0x40b000b 0x40c0000 0x40d0000 0x40e0000 0x40f002b 0x4100000 0x4110000 0x4120000 0x4130000 0x414003e 0x4150058 0x416006b 0x4170000 0x5000000 0x501001d 0x5020000 0x503006a 0x5040029 0x505003e 0x5060041 0x5070014 0x5080015 0x5090044 0x50a001a 0x50b000e 0x50c0000 0x50d000c 0x50e0000 0x50f001b 0x5100000 0x5110000 0x5120000 0x5130000 0x514003f 0x51502bd 0x5160000 0x5170000 0x6000036 0x6010069 0x6020000 0x6030000 0x604003b 0x605003d 0x6060040 0x6070005 0x6080008 0x6090043 0x60a000a 0x60b0058 0x60c0031 0x60d0000 0x60e0000 0x60f0000 0x610007d 0x6110000 0x6120000 0x6130000 0x6140040 0x6150063 0x6160000 0x6170000 0x700002a 0x70102bd 0x7020000 0x703001f 0x7040001 0x705003c 0x706003f 0x7070006 0x7080007 0x7090042 0x70a000d 0x70b0057 0x70c0000 0x70d006f 0x70e006f 0x70f0000 0x7100000 0x7110000 0x7120000 0x7130000 0x7140041 0x7150000 0x71602c9 0x7170000>;
		};

		sec-cisd {
			ovp_power = <0xac 0x0b 0x00>;
			ovp_signal = <0xac 0x0e 0x00>;
		};

		qcom,dsi-display@0 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
			phandle = <0x626>;
		};

		qcom,dsi-display@1 {
			label = "ss_dsi_panel_NT36523_PPA957DB1_WQXGA";
			phandle = <0x627>;
		};

		qcom,dsi-display@2 {
			label = "GTS8_NT36523_TL109BVMS2";
			phandle = <0x628>;
		};

		samsung,param {
			compatible = "samsung,param";
			status = "okay";
			phandle = <0x629>;

			samsung,qcom-param {
				compatible = "samsung,qcom-param";
				status = "okay";
				sec,bdev_path = "PARTUUID=2da26441-884e-456c-afbb-721626d69933";
				sec,negative_offset = <0x100000>;
				phandle = <0x62a>;
			};
		};

		samsung,reloc_gpio {
			compatible = "samsung,reloc_gpio";
			status = "okay";
			sec,gpio-label = "f000000.pinctrl";
			sec,reloc-base = <0x00>;
			phandle = <0x62b>;
		};

		google,debug-kinfo {
			compatible = "google,debug-kinfo";
			status = "okay";
			memory-region = <0x554>;
			phandle = <0x62d>;
		};

		samsung,sec_debug {
			compatible = "samsung,sec_debug";
			status = "okay";
			sec,panic_notifier-priority = <0x7f>;
			phandle = <0x62e>;
		};

		samsung,debug_region {
			compatible = "samsung,debug_region";
			status = "okay";
			memory-region = <0x555>;
			phandle = <0x62f>;

			samsung,ap_context-sec_vh_ipi_stop {
				compatible = "samsung,ap_context";
				status = "okay";
				sec,name = "ap_context-sec_vh_ipi_stop";
				sec,unique_id = <0x86655958>;
				phandle = <0x630>;
			};

			samsung,qcom-sched_log {
				compatible = "samsung,qcom-logger";
				status = "okay";
				sec,name = "qcom-sched_log";
				sec,unique_id = <0x705e7c9e>;
				phandle = <0x631>;
			};

			samsung,qcom-irq_log {
				compatible = "samsung,qcom-logger";
				status = "okay";
				sec,name = "qcom-irq_log";
				sec,unique_id = <0x811e64d7>;
				phandle = <0x632>;
			};

			samsung,qcom-irq_exit_log {
				compatible = "samsung,qcom-logger";
				status = "okay";
				sec,name = "qcom-irq_exit_log";
				sec,unique_id = <0xcd0bd0e1>;
				phandle = <0x633>;
			};

			samsung,qcom-msg_log {
				compatible = "samsung,qcom-logger";
				status = "disabled";
				sec,name = "qcom-msg_log";
				sec,unique_id = <0x9c414ca6>;
				phandle = <0x634>;
			};
		};

		samsung,fsimd_debug {
			compatible = "samsung,fsimd_debug";
			status = "okay";
			sec,debug_level = <0x494d 0x4948>;
			phandle = <0x635>;
		};

		samsung,reboot_cmd {
			compatible = "samsung,reboot_cmd";
			status = "okay";
			sec,reboot_notifier-priority = <0xfa>;
			sec,restart_handler-priority = <0xdc>;
			phandle = <0x636>;

			samsung,qcom-reboot_cmd {
				compatible = "samsung,qcom-reboot_cmd";
				status = "okay";
				sec,use-on_reboot;
				phandle = <0x637>;
			};
		};

		samsung,upload_cause {
			compatible = "samsung,upload_cause";
			status = "okay";
			sec,panic_notifier-priority = <0xff>;
			phandle = <0x638>;

			samsung,qcom-upload_cause {
				compatible = "samsung,qcom-upload_cause";
				status = "okay";
				phandle = <0x639>;
			};
		};

		samsung,kernel_log_buf {
			compatible = "samsung,kernel_log_buf";
			status = "okay";
			memory-region = <0x556>;
			sec,strategy = <0x03>;
			phandle = <0x63a>;
		};

		samsung,crashkey {
			compatible = "samsung,crashkey";
			status = "okay";
			sec,name = "crashkey";
			sec,panic_msg = "Crash Key";
			sec,debug_level = <0x494d 0x4948>;
			sec,desired_pattern = <0x72 0x01 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00>;
			sec,interval = <0x01>;
			phandle = <0x63b>;
		};

		samsung,crashkey-user {
			compatible = "samsung,crashkey";
			status = "okay";
			sec,name = "crashkey-user";
			sec,panic_msg = "User Crash Key";
			sec,debug_level = <0x4f4c>;
			sec,desired_pattern = <0x72 0x01 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00>;
			sec,interval = <0x13>;
			phandle = <0x63c>;
		};

		samsung,crashkey-long {
			compatible = "samsung,crashkey-long";
			status = "okay";
			sec,expire_msec = <0x19c8>;
			sec,panic_msg = "Long Key Press";
			sec,used_key = <0x72 0x74>;
			phandle = <0x63d>;
		};

		samsung,boot_stat {
			compatible = "samsung,boot_stat";
			status = "okay";
			phandle = <0x63e>;
		};

		samsung,sec_hdm {
			memory-region = <0x557>;
		};

		samsung,pstore_pmsg {
			compatible = "samsung,pstore_pmsg";
			status = "okay";
			memory-region = <0x558>;
			phandle = <0x63f>;
		};

		samsung,qcom-wdt_core {
			compatible = "samsung,qcom-wdt_core";
			status = "okay";
			sec,qcom_wdt_core_dev_name = "hypervisor:qcom,gh-watchdog";
			sec,panic_notifier-priority = <0xffff>;
			phandle = <0x640>;
		};

		samsung,qcom-qcom_reboot_reason {
			compatible = "samsung,qcom-qcom_reboot_reason";
			status = "okay";
			sec,reboot_notifier-priority = <0xdc>;
			nvmem-cells = <0x505 0x559>;
			nvmem-cell-names = "restart_reason\0pon_reason";
			phandle = <0x641>;
		};

		samsung,qcom-debug_partition {
			compatible = "samsung,qcom-debug_partition";
			status = "okay";
			sec,bdev_path = "PARTUUID=a17d0ddb-cec4-4a80-9e22-7d43fec26358";
			sec,part_table = <0x00 0x1000 0x1000 0x1000 0x2000 0x1000 0x3000 0x1000 0x4000 0xa000 0xe000 0x1000 0xf000 0x80000 0x8f000 0x1000 0x90000 0x3000 0x93000 0x1000 0x94000 0x1000 0x95000 0x1000 0xfe000 0x2000 0x100000 0x200000 0x300000 0x200000 0x500000 0x300000>;
			phandle = <0x642>;
		};

		samsung,qcom-summary {
			compatible = "samsung,qcom-summary";
			status = "okay";
			sec,die_notifier-priority = <0xfa>;
			sec,panic_notifier-priority = <0xfa>;
			memory-region = <0x554>;
			memory-region-names = "google,debug_kinfo";
			phandle = <0x643>;
		};

		samsung,qcom-debug {
			compatible = "samsung,qcom-debug";
			status = "okay";
			sec,reboot_notifier-priority = <0xfffffffe>;
			sec,use-cp_dump_encrypt;
			sec,use-store_last_kmsg;
			sec,use-store_lpm_kmsg;
			phandle = <0x644>;
		};

		samsung,qcom-user_reset {
			compatible = "samsung,qcom-user_reset";
			status = "okay";
			phandle = <0x645>;
		};

		samsung,qcom-smem {
			compatible = "samsung,qcom-smem";
			status = "okay";
			sec,vendor0_ver = <0x02>;
			sec,vendor1_ver = <0x07>;
			phandle = <0x646>;
		};

		samsung,qcom-hw_param {
			compatible = "samsung,qcom-hw_param";
			status = "okay";
			phandle = <0x647>;
		};

		samsung,qcom-rst_exinfo {
			compatible = "samsung,qcom-rst_exinfo";
			status = "okay";
			sec,die_notifier-priority = <0xf5>;
			sec,panic_notifier-priority = <0xf5>;
			memory-region = <0x55a>;
			phandle = <0x648>;
		};

		samsung,qcom-soc_id {
			compatible = "samsung,qcom-soc_id";
			status = "okay";
			sec,use-qfprom_jtag;
			sec,qfprom_jtag-addr = <0x221c21b8>;
			sec,use-jtag_id;
			sec,jtag_id-addr = <0x221c8744>;
			phandle = <0x649>;
		};

		samsung,qcom-rdx_bootdev {
			compatible = "samsung,qcom-rdx_bootdev";
			status = "okay";
			memory-region = <0x55b>;
			phandle = <0x64a>;
		};

		qcom,qup_hsuart@99c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x260 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x42 0x64 0x42 0x86 0x42 0x87>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x55d 0x55e>;
			pinctrl-1 = <0x55f 0x560>;
			qcom,wrapper-core = <0xd8>;
			always-on-clock;
			status = "ok";
		};

		usb-notifier {
			compatible = "samsung,usb-notifier";
			qcom,disable_control_en = <0x01>;
			qcom,unsupport_host_en = <0x00>;
			phandle = <0x64c>;
		};

		argos {
			compatible = "samsung,argos";
			#address-cells = <0x01>;

			boot_device@1 {
				net_boost,label = "WIFI TX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x02>;
				net_boost,table = <0x32 0x00 0x00 0x00 0x00 0x223 0x00 0x00 0x00 0x00 0x12c 0x1c6b00 0x00 0x00 0x00 0x223 0x00 0x01 0x01 0x01>;
			};

			boot_device@2 {
				net_boost,label = "WIFI RX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x12c 0x1c6b00 0x00 0x00 0x00 0x223 0x00 0x01 0x01 0x01>;
			};

			boot_device@3 {
				net_boost,label = "SWLAN";
				net_boost,node = "swlan0";
				net_boost,table_size = <0x04>;
				net_boost,table = <0x02 0x189c00 0x00 0x189c00 0x00 0x00 0x00 0x00 0x00 0x00 0x05 0x1c2000 0x00 0x1c2000 0x00 0x00 0x00 0x00 0x00 0x00 0x14 0x1fef00 0x00 0x1fef00 0x00 0x00 0x00 0x01 0x01 0x01 0x32 0x224700 0x00 0x224700 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@4 {
				net_boost,label = "P2P";
				net_boost,node = "p2p-wlan0-0";
				net_boost,table_size = <0x05>;
				net_boost,table = <0x0a 0x10fe00 0x00 0x11df00 0x00 0x00 0x00 0x00 0x00 0x00 0x32 0x127500 0x00 0x135600 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x17bb00 0x00 0x168f00 0x00 0x00 0x00 0x00 0x00 0x00 0x96 0x1cb600 0x00 0x180600 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x203a00 0x00 0x1b3f00 0x00 0x223 0x00 0x01 0x01 0x01>;
			};

			boot_device@5 {
				net_boost,label = "NAN";
				net_boost,node = "aware_data0";
				net_boost,table_size = <0x05>;
				net_boost,table = <0x32 0x127500 0x00 0x135600 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x17bb00 0x00 0x168f00 0x00 0x00 0x00 0x00 0x00 0x00 0x96 0x1cb600 0x00 0x180600 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x203a00 0x00 0x1b3f00 0x00 0x223 0x00 0x01 0x01 0x01 0x258 0x21fc00 0x00 0x1b3f00 0x00 0x223 0x00 0x01 0x01 0x01>;
			};

			boot_device@6 {
				net_boost,label = "UFS";
				net_boost,node = [00];
				net_boost,sysnode = "/sys/kernel/blk_sec_stats/transferred_bytes";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x190 0x00 0x00 0xd9f80 0x00 0x00 0x00 0x00 0x00 0x00>;
				net_boost,interval_idx = <0x01>;
			};
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,csiphy0@ace4000 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v2.1.0\0qcom,csiphy";
			reg = <0xace4000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe4000>;
			interrupt-names = "CSIPHY0";
			interrupts = <0x00 0x1dd 0x01>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			gdscr-supply = <0x321>;
			csi-vdd-1p2-supply = <0x147>;
			csi-vdd-0p9-supply = <0x143>;
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x01>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			clocks = <0x59 0x17 0x59 0x27 0x59 0x19 0x59 0x18>;
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "lowsvs\0nominal";
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			status = "ok";
			phandle = <0x65d>;
		};

		qcom,csiphy1@ace6000 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v2.1.0\0qcom,csiphy";
			reg = <0xace6000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe6000>;
			interrupt-names = "CSIPHY1";
			interrupts = <0x00 0x1de 0x01>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			gdscr-supply = <0x321>;
			csi-vdd-1p2-supply = <0x147>;
			csi-vdd-0p9-supply = <0x143>;
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x01>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			clocks = <0x59 0x17 0x59 0x28 0x59 0x1b 0x59 0x1a>;
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "lowsvs\0nominal";
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			status = "ok";
			phandle = <0x65e>;
		};

		qcom,csiphy2@ace8000 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v2.1.0\0qcom,csiphy";
			reg = <0xace8000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xe8000>;
			interrupt-names = "CSIPHY2";
			interrupts = <0x00 0x1df 0x01>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			gdscr-supply = <0x321>;
			csi-vdd-1p2-supply = <0x147>;
			csi-vdd-0p9-supply = <0x143>;
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x01>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			clocks = <0x59 0x17 0x59 0x29 0x59 0x1d 0x59 0x1c>;
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "lowsvs\0nominal";
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			status = "ok";
			phandle = <0x65f>;
		};

		qcom,csiphy3@acea000 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v2.1.0\0qcom,csiphy";
			reg = <0xacea000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xea000>;
			interrupt-names = "CSIPHY3";
			interrupts = <0x00 0x1c0 0x01>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			gdscr-supply = <0x321>;
			csi-vdd-1p2-supply = <0x147>;
			csi-vdd-0p9-supply = <0x143>;
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x01>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			clocks = <0x59 0x17 0x59 0x2a 0x59 0x1f 0x59 0x1e>;
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "lowsvs\0nominal";
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			status = "ok";
			phandle = <0x660>;
		};

		qcom,csiphy4@acec000 {
			cell-index = <0x04>;
			compatible = "qcom,csiphy-v2.1.0\0qcom,csiphy";
			reg = <0xacec000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xec000>;
			interrupt-names = "CSIPHY4";
			interrupts = <0x00 0x7a 0x01>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			gdscr-supply = <0x321>;
			csi-vdd-1p2-supply = <0x147>;
			csi-vdd-0p9-supply = <0x143>;
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x01>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			clock-names = "cphy_rx_clk_src\0csiphy4_clk\0csi4phytimer_clk_src\0csi4phytimer_clk";
			clocks = <0x59 0x17 0x59 0x2b 0x59 0x21 0x59 0x20>;
			src-clock-name = "csi4phytimer_clk_src";
			clock-cntl-level = "lowsvs\0nominal";
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			status = "ok";
			phandle = <0x661>;
		};

		qcom,csiphy5@acee000 {
			cell-index = <0x05>;
			compatible = "qcom,csiphy-v2.1.0\0qcom,csiphy";
			reg = <0xacee000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0xee000>;
			interrupt-names = "CSIPHY5";
			interrupts = <0x00 0x59 0x01>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			gdscr-supply = <0x321>;
			csi-vdd-1p2-supply = <0x147>;
			csi-vdd-0p9-supply = <0x143>;
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x01>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			clock-names = "cphy_rx_clk_src\0csiphy5_clk\0csi5phytimer_clk_src\0csi5phytimer_clk";
			clocks = <0x59 0x17 0x59 0x2c 0x59 0x23 0x59 0x22>;
			src-clock-name = "csi5phytimer_clk_src";
			clock-cntl-level = "lowsvs\0nominal";
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			status = "ok";
			phandle = <0x662>;
		};

		qcom,cci0@ac15000 {
			cell-index = <0x00>;
			compatible = "qcom,cci\0simple-bus";
			reg = <0xac15000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x15000>;
			interrupt-names = "cci0";
			interrupts = <0x00 0x1cc 0x01>;
			regulator-names = "gdscr";
			gdscr-supply = <0x321>;
			clock-names = "cci_0_clk_src\0cci_0_clk";
			clocks = <0x59 0x08 0x59 0x07>;
			clock-rates = <0x23c3460 0x00>;
			clock-cntl-level = "lowsvs";
			src-clock-name = "cci_0_clk_src";
			pctrl-idx-mapping = <0x00 0x01>;
			pctrl-map-names = "m0\0m1";
			pinctrl-names = "m0_active\0m0_suspend\0m1_active\0m1_suspend";
			pinctrl-0 = <0x561>;
			pinctrl-1 = <0x562>;
			pinctrl-2 = <0x563>;
			pinctrl-3 = <0x564>;
			status = "ok";
			phandle = <0x663>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x664>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x665>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x666>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x667>;
			};

			qcom,cam-sensor2 {
				status = "ok";
				cell-index = <0x02>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x565>;
				led-flash-src = <0x566>;
				cam_clk-supply = <0x321>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x2ab980 0x00>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x2ab980 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x567 0x568 0x569>;
				pinctrl-1 = <0x56a 0x56b 0x56c>;
				gpios = <0xac 0x65 0x00 0xac 0x6a 0x00 0xac 0x6d 0x00 0xac 0x75 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-custom2 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET2\0CAM_LDO_EN2\0CAM_IO_LDO_EN";
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				clocks = <0x59 0x4e>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x668>;
			};

			qcom,cam-sensor0 {
				status = "ok";
				cell-index = <0x00>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x56d>;
				actuator-src = <0x56e>;
				led-flash-src = <0x566>;
				cam_clk-supply = <0x321>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x00>;
				rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x56f 0x570>;
				pinctrl-1 = <0x571 0x572>;
				gpios = <0xac 0x67 0x00 0xac 0x78 0x00 0xac 0x6b 0x00 0xac 0x75 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-custom2 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3\0CAM_LDO_EN\0CAM_IO_LDO_EN";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				clocks = <0x59 0x52>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x01>;
				cam,core_voltage = <0x01>;
				cam,upgrade = <0x02>;
				cam,fw_write = <0x03>;
				cam,fw_dump = <0x01>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x669>;
			};

			qcom,eeprom21 {
				status = "ok";
				compatible = "qcom,eeprom";
				reg = <0x21>;
				slave-addr = <0x42>;
				cell-index = <0x02>;
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				cam_clk-supply = <0x321>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x2ab980 0x00>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x2ab980 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x567 0x568 0x569>;
				pinctrl-1 = <0x56a 0x56b 0x56c>;
				gpios = <0xac 0x65 0x00 0xac 0x6a 0x00 0xac 0x6d 0x00 0xac 0x75 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-custom2 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET2\0CAM_LDO_EN2\0CAM_IO_LDO_EN";
				sensor-mode = <0x00>;
				cci-master = <0x00>;
				clocks = <0x59 0x4e>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x565>;
			};
		};

		qcom,cci1@ac16000 {
			cell-index = <0x01>;
			compatible = "qcom,cci\0simple-bus";
			reg = <0xac16000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x16000>;
			interrupt-names = "cci1";
			interrupts = <0x00 0x10f 0x01>;
			regulator-names = "gdscr";
			gdscr-supply = <0x321>;
			clock-names = "cci_1_clk_src\0cci_1_clk";
			clocks = <0x59 0x0a 0x59 0x09>;
			clock-rates = <0x23c3460 0x00>;
			clock-cntl-level = "lowsvs";
			src-clock-name = "cci_1_clk_src";
			pctrl-idx-mapping = <0x00 0x01>;
			pctrl-map-names = "m0\0m1";
			pinctrl-names = "m0_active\0m0_suspend\0m1_active\0m1_suspend";
			pinctrl-0 = <0x573>;
			pinctrl-1 = <0x574>;
			pinctrl-2 = <0x575>;
			pinctrl-3 = <0x576>;
			status = "ok";
			phandle = <0x66a>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x66b>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x66c>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x66d>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x66e>;
			};

			qcom,cam-sensor1 {
				status = "ok";
				cell-index = <0x01>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x04>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x577>;
				cam_clk-supply = <0x321>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x00>;
				rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x578 0x579 0x57a>;
				pinctrl-1 = <0x57b 0x57c 0x57d>;
				gpios = <0xac 0x68 0x00 0xac 0x18 0x00 0xac 0x19 0x00 0xac 0x75 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-custom2 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4\0CAM_RESET1\0CAM_LDO_EN1\0CAM_IO_LDO_EN";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				clocks = <0x59 0x54>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x66f>;
			};

			qcom,eeprom20 {
				status = "ok";
				compatible = "qcom,eeprom";
				reg = <0x20>;
				slave-addr = <0x40>;
				cell-index = <0x01>;
				csiphy-sd-index = <0x04>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				cam_clk-supply = <0x321>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x00>;
				rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x578 0x579 0x57a>;
				pinctrl-1 = <0x57b 0x57c 0x57d>;
				gpios = <0xac 0x68 0x00 0xac 0x18 0x00 0xac 0x19 0x00 0xac 0x75 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-custom2 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4\0CAM_RESET1\0CAM_LDO_EN1\0CAM_IO_LDO_EN";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				clocks = <0x59 0x54>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x577>;
			};

			qcom,cam-sensor12 {
				status = "ok";
				cell-index = <0x0c>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x04>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x577>;
				cam_clk-supply = <0x321>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x00>;
				rgltr-max-voltage = <0x10c8e0 0x1b7740 0x2ab980 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x578 0x579 0x57a>;
				pinctrl-1 = <0x57b 0x57c 0x57d>;
				gpios = <0xac 0x68 0x00 0xac 0x18 0x00 0xac 0x19 0x00 0xac 0x75 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-custom2 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4\0CAM_RESET1\0CAM_LDO_EN1\0CAM_IO_LDO_EN";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				clocks = <0x59 0x54>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x670>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu\0simple-bus";
			status = "ok";
			force_cache_allocs;
			need_shared_buffer_padding;

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xa4 0x800 0x460 0xa4 0x820 0x460 0xa4 0xc00 0x460 0xa4 0xc20 0x460 0xa4 0x840 0x460 0xa4 0x860 0x460 0xa4 0xc40 0x460 0xa4 0xc60 0x460>;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent;
				cam-smmu-label = "ife\0sfe";
				multiple-client-devices;

				iova-mem-map {
					phandle = <0x671>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xa4 0x20e0 0x400 0xa4 0x24e0 0x400>;
				cam-smmu-label = "jpeg";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent;

				iova-mem-map {
					phandle = <0x672>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xa4 0x2020 0x420 0xa4 0x2000 0x420 0xa4 0x2420 0x420 0xa4 0x2400 0x420 0xa4 0x2040 0x420 0xa4 0x2060 0x420 0xa4 0x2440 0x420 0xa4 0x2460 0x420 0xa4 0x2100 0x420 0xa4 0x2500 0x420 0xa4 0x2080 0x400 0xa4 0x2480 0x400 0xa4 0x2120 0x420 0xa4 0x2520 0x420>;
				cam-smmu-label = "icp";
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				iova-region-discard = <0xe0000000 0x800000>;
				dma-coherent;

				iova-mem-map {
					phandle = <0x673>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x800000>;
						iova-region-len = <0xfc00000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-fwuncached-region {
						iova-region-name = "fw_uncached";
						iova-region-start = <0x10400000>;
						iova-region-len = <0x700000>;
						iova-region-id = <0x06>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xee300000>;
						iova-region-id = <0x03>;
						iova-region-discard = <0xe0000000 0x800000>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xa4 0x20c0 0x400 0xa4 0x24c0 0x400 0xa4 0x20a0 0x400 0xa4 0x24a0 0x400>;
				cam-smmu-label = "cpas-cdm\0rt-cdm";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				dma-coherent;
				multiple-client-devices;

				iova-mem-map {
					phandle = <0x674>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				cam-smmu-label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas@ac13000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			reg-names = "cam_cpas_top\0cam_camnoc\0cam_rpmh";
			reg = <0xac13000 0x1000 0xac19000 0x9000 0xbbf0000 0x1f00>;
			reg-cam-base = <0x13000 0x19000 0xbbf0000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x01>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			clock-names = "gcc_ahb_clk\0gcc_axi_hf_clk\0gcc_axi_sf_clk\0cam_cc_slow_ahb_clk_src\0cpas_ahb_clk\0cpas_core_ahb_clk\0cam_cc_fast_ahb_clk_src\0cam_cc_cpas_fast_ahb_clk\0camnoc_axi_clk_src\0camnoc_axi_clk";
			clocks = <0x42 0x0f 0x42 0x10 0x42 0x11 0x59 0x7b 0x59 0x0c 0x59 0x0b 0x59 0x2d 0x59 0x0e 0x59 0x05 0x59 0x04>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x5f5e100 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0xbebc200 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00>;
			clock-cntl-level = "suspend\0lowsvs\0svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			src-clock-name = "camnoc_axi_clk_src";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			interconnect-names = "cam_ahb";
			interconnects = <0xaa 0x02 0xab 0x204>;
			rpmh-bcm-info = <0x0c 0x04 0x800 0x00 0x04>;
			cam-ahb-num-cases = <0x08>;
			cam-ahb-bw-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x12c00 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			vdd-corner-ahb-mapping = "suspend\0lowsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			client-id-based;
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0csiphy4\0csiphy5\0cci0\0cci1\0csid0\0csid1\0csid2\0csid3\0csid4\0csid5\0csid6\0csid7\0ife0\0ife1\0ife2\0ife3\0ife4\0ife5\0ife6\0ife7\0sfe0\0sfe1\0custom0\0custom1\0ipe0\0cpas-cdm0\0rt-cdm0\0rt-cdm1\0rt-cdm2\0cam-cdm-intf0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0tpg13\0tpg14\0tpg15";
			sys-cache-names = "small-1\0small-2";
			sys-cache-uids = <0x22 0x26>;
			status = "ok";

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x03>;

					level3-rt0-rd-wr-sum {
						cell-index = <0x00>;
						node-name = "level3-rt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						ib-bw-voting-needed;
						phandle = <0x57e>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0x325 0x10 0x2a 0x200>;
						};
					};

					level3-nrt0-rd-wr-sum {
						cell-index = <0x01>;
						node-name = "level3-nrt0-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x57f>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0x325 0x12 0x2a 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x02>;
						node-name = "level3-nrt1-rd-wr-sum";
						traffic-merge-type = <0x00>;
						phandle = <0x580>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0x325 0x11 0x2a 0x200>;
						};
					};
				};

				level2-nodes {
					level-index = <0x02>;
					camnoc-max-needed;

					level2-rt0-wr {
						cell-index = <0x03>;
						node-name = "level2-rt0-wr";
						parent-node = <0x57e>;
						traffic-merge-type = <0x01>;
						phandle = <0x581>;
					};

					level2-rt0-rd {
						cell-index = <0x04>;
						node-name = "level2-rt0-rd";
						parent-node = <0x57e>;
						traffic-merge-type = <0x01>;
						phandle = <0x582>;
					};

					level2-nrt0-wr {
						cell-index = <0x05>;
						node-name = "level2-nrt0-wr";
						parent-node = <0x57f>;
						traffic-merge-type = <0x01>;
						phandle = <0x583>;
					};

					level2-nrt0-rd {
						cell-index = <0x06>;
						node-name = "level2-nrt0-rd";
						parent-node = <0x57f>;
						traffic-merge-type = <0x01>;
						phandle = <0x584>;
					};

					level2-nrt1-rd {
						cell-index = <0x07>;
						node-name = "level2-nrt1-rd";
						parent-node = <0x580>;
						traffic-merge-type = <0x00>;
						bus-width-factor = <0x04>;
						phandle = <0x58f>;
					};
				};

				level1-nodes {
					level-index = <0x01>;
					camnoc-max-needed;

					level1-rt0-wr0 {
						cell-index = <0x08>;
						node-name = "level1-ife-ubwc-wr";
						parent-node = <0x581>;
						traffic-merge-type = <0x00>;
						phandle = <0x585>;
					};

					level1-rt0-wr1 {
						cell-index = <0x09>;
						node-name = "level1-ife-rdi-wr";
						parent-node = <0x581>;
						traffic-merge-type = <0x00>;
						phandle = <0x586>;
					};

					level1-rt0-wr2 {
						cell-index = <0x0a>;
						node-name = "level1-ife-pdaf";
						parent-node = <0x581>;
						traffic-merge-type = <0x00>;
						phandle = <0x587>;
					};

					level1-rt0-wr3 {
						cell-index = <0x0b>;
						node-name = "level1-ife01-linear-stats";
						parent-node = <0x581>;
						traffic-merge-type = <0x00>;
						phandle = <0x588>;
					};

					level1-rt0-wr4 {
						cell-index = <0x0c>;
						node-name = "level1-ife2-linear-stats";
						parent-node = <0x581>;
						traffic-merge-type = <0x00>;
						phandle = <0x589>;
					};

					level1-rt0-wr5 {
						cell-index = <0x0d>;
						node-name = "level1-ifelite";
						parent-node = <0x581>;
						traffic-merge-type = <0x00>;
						phandle = <0x58a>;
					};

					level1-rt0-rd0 {
						cell-index = <0x0e>;
						node-name = "level1-sfe-rd";
						parent-node = <0x582>;
						traffic-merge-type = <0x00>;
						phandle = <0x58b>;
					};

					level1-nrt0-wr0 {
						cell-index = <0x0f>;
						node-name = "level1-nrt0-wr0";
						parent-node = <0x583>;
						traffic-merge-type = <0x00>;
						phandle = <0x58d>;
					};

					level1-nrt0-rd0 {
						cell-index = <0x10>;
						node-name = "level1-nrt0-rd0";
						parent-node = <0x584>;
						traffic-merge-type = <0x00>;
						phandle = <0x58c>;
					};

					level1-nrt0-rd1 {
						cell-index = <0x11>;
						node-name = "level1-nrt0-rd1";
						parent-node = <0x584>;
						traffic-merge-type = <0x00>;
						phandle = <0x58e>;
					};
				};

				level0-nodes {
					level-index = <0x00>;

					ife0-ubwc-wr {
						cell-index = <0x12>;
						node-name = "ife0-ubwc-wr";
						client-name = "ife0";
						traffic-data = <0x106>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02>;
						parent-node = <0x585>;
						phandle = <0x675>;
					};

					ife1-ubwc-wr {
						cell-index = <0x13>;
						node-name = "ife1-ubwc-wr";
						client-name = "ife1";
						traffic-data = <0x106>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02>;
						parent-node = <0x585>;
						phandle = <0x676>;
					};

					ife2-ubwc-wr {
						cell-index = <0x14>;
						node-name = "ife2-ubwc-wr";
						client-name = "ife2";
						traffic-data = <0x106>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x01 0x02>;
						parent-node = <0x585>;
						phandle = <0x677>;
					};

					ife0-rdi-pixel-raw-wr {
						cell-index = <0x15>;
						node-name = "ife0-rdi-pixel-raw-wr";
						client-name = "ife0";
						traffic-data = <0x104>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x586>;
						phandle = <0x678>;
					};

					ife1-rdi-pixel-raw-wr {
						cell-index = <0x16>;
						node-name = "ife1-rdi-pixel-raw-wr";
						client-name = "ife1";
						traffic-data = <0x104>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x586>;
						phandle = <0x679>;
					};

					ife2-rdi-pixel-raw-wr {
						cell-index = <0x17>;
						node-name = "ife2-rdi-pixel-raw-wr";
						client-name = "ife2";
						traffic-data = <0x104>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x09>;
						parent-node = <0x586>;
						phandle = <0x67a>;
					};

					sfe0-rdi-stats-nrdi-wr {
						cell-index = <0x18>;
						node-name = "sfe0-rdi-stats-nrdi-wr";
						client-name = "sfe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						parent-node = <0x586>;
						phandle = <0x67b>;
					};

					sfe1-rdi-stats-nrdi-wr {
						cell-index = <0x19>;
						node-name = "sfe1-rdi-stats-nrdi-wr";
						client-name = "sfe1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						parent-node = <0x586>;
						phandle = <0x67c>;
					};

					custom0-wr {
						cell-index = <0x1a>;
						node-name = "custom0-wr";
						client-name = "custom0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x586>;
						phandle = <0x67d>;
					};

					ife0-pdaf-wr {
						cell-index = <0x1b>;
						node-name = "ife0-pdaf-wr";
						client-name = "ife0";
						traffic-data = <0x08>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x587>;
						phandle = <0x67e>;
					};

					ife1-pdaf-wr {
						cell-index = <0x1c>;
						node-name = "ife1-pdaf-wr";
						client-name = "ife1";
						traffic-data = <0x08>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x587>;
						phandle = <0x67f>;
					};

					ife2-pdaf-wr {
						cell-index = <0x1d>;
						node-name = "ife2-pdaf-wr";
						client-name = "ife2";
						traffic-data = <0x08>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x587>;
						phandle = <0x680>;
					};

					ife0-linear-stats-wr {
						cell-index = <0x1e>;
						node-name = "ife0-linear-stats-wr";
						client-name = "ife0";
						traffic-data = <0x107>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x03>;
						parent-node = <0x588>;
						phandle = <0x681>;
					};

					ife1-linear-stats-wr {
						cell-index = <0x1f>;
						node-name = "ife1-linear-stats-wr";
						client-name = "ife1";
						traffic-data = <0x107>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x03>;
						parent-node = <0x588>;
						phandle = <0x682>;
					};

					ife2-linear-stats-wr {
						cell-index = <0x20>;
						node-name = "ife2-linear-stats-wr";
						client-name = "ife2";
						traffic-data = <0x107>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x00 0x03>;
						parent-node = <0x589>;
						phandle = <0x683>;
					};

					custom1-wr {
						cell-index = <0x21>;
						node-name = "custom1-wr";
						client-name = "custom1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x58a>;
						phandle = <0x684>;
					};

					ife7-rdi-stats-pixel-raw-wr {
						cell-index = <0x22>;
						node-name = "ife7-rdi-stats-pixel-raw-wr";
						client-name = "ife7";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						parent-node = <0x58a>;
						phandle = <0x685>;
					};

					ife6-rdi-stats-pixel-raw-wr {
						cell-index = <0x23>;
						node-name = "ife6-rdi-stats-pixel-raw-wr";
						client-name = "ife6";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						parent-node = <0x58a>;
						phandle = <0x686>;
					};

					ife5-rdi-stats-pixel-raw-wr {
						cell-index = <0x24>;
						node-name = "ife5-rdi-stats-pixel-raw-wr";
						client-name = "ife5";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						parent-node = <0x58a>;
						phandle = <0x687>;
					};

					ife4-rdi-stats-pixel-raw-wr {
						cell-index = <0x25>;
						node-name = "ife4-rdi-stats-pixel-raw-wr";
						client-name = "ife4";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						parent-node = <0x58a>;
						phandle = <0x688>;
					};

					ife3-rdi-stats-pixel-raw-wr {
						cell-index = <0x26>;
						node-name = "ife3-rdi-stats-pixel-raw-wr";
						client-name = "ife3";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						parent-node = <0x58a>;
						phandle = <0x689>;
					};

					sfe0-all-rd {
						cell-index = <0x27>;
						node-name = "sfe0-all-rd";
						client-name = "sfe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						parent-node = <0x58b>;
						phandle = <0x68a>;
					};

					sfe1-all-rd {
						cell-index = <0x28>;
						node-name = "sfe1-all-rd";
						client-name = "sfe1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						parent-node = <0x58b>;
						phandle = <0x68b>;
					};

					custom0-rd {
						cell-index = <0x29>;
						node-name = "custom0-rd";
						client-name = "custom0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58b>;
						phandle = <0x68c>;
					};

					custom1-rd {
						cell-index = <0x2a>;
						node-name = "custom1-rd";
						client-name = "custom1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58b>;
						phandle = <0x68d>;
					};

					ipe0-all-wr {
						cell-index = <0x2b>;
						node-name = "ipe0-all-wr";
						client-name = "ipe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						constituent-paths = <0x22 0x23 0x24>;
						parent-node = <0x583>;
						phandle = <0x68e>;
					};

					bps0-all-wr {
						cell-index = <0x2c>;
						node-name = "bps0-all-wr";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x583>;
						phandle = <0x68f>;
					};

					bps0-all-rd {
						cell-index = <0x2d>;
						node-name = "bps0-all-rd";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x584>;
						phandle = <0x690>;
					};

					jpeg-enc0-all-rd {
						cell-index = <0x2e>;
						node-name = "jpeg-enc0-all-rd";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58c>;
						phandle = <0x691>;
					};

					jpeg-dma0-all-rd {
						cell-index = <0x2f>;
						node-name = "jpeg-dma0-all-rd";
						client-name = "jpeg-dma0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58c>;
						phandle = <0x692>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x30>;
						node-name = "jpeg-enc0-all-wr";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x58d>;
						phandle = <0x693>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x31>;
						node-name = "jpeg-dma0-all-wr";
						client-name = "jpeg-dma0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
						parent-node = <0x58d>;
						phandle = <0x694>;
					};

					ipe0-ref-rd {
						cell-index = <0x32>;
						node-name = "ipe0-ref-rd";
						client-name = "ipe0";
						traffic-data = <0x21>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x584>;
						phandle = <0x695>;
					};

					ipe0-in-rd {
						cell-index = <0x33>;
						node-name = "ipe0-in-rd";
						client-name = "ipe0";
						traffic-data = <0x20>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x584>;
						phandle = <0x696>;
					};

					rt-cdm0-all-rd {
						cell-index = <0x34>;
						node-name = "rt-cdm0-all-rd";
						client-name = "rt-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58e>;
						phandle = <0x697>;
					};

					rt-cdm1-all-rd {
						cell-index = <0x35>;
						node-name = "rt-cdm1-all-rd";
						client-name = "rt-cdm1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58e>;
						phandle = <0x698>;
					};

					rt-cdm2-all-rd {
						cell-index = <0x36>;
						node-name = "rt-cdm2-all-rd";
						client-name = "rt-cdm2";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58e>;
						phandle = <0x699>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x37>;
						node-name = "cpas-cdm0-all-rd";
						client-name = "cpas-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58e>;
						phandle = <0x69a>;
					};

					icp0-all-rd {
						cell-index = <0x38>;
						node-name = "icp0-all-rd";
						client-name = "icp0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
						parent-node = <0x58f>;
						phandle = <0x69b>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe\0jpegdma\0jpegenc";
			status = "ok";
		};

		qcom,cpas-cdm0@ac24000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas-cdm2_1";
			label = "cpas-cdm";
			reg = <0xac24000 0x400>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x24000>;
			interrupt-names = "cpas-cdm";
			interrupts = <0x00 0x1cd 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			clock-names = "cam_cc_cpas_ahb_clk";
			clocks = <0x59 0x0c>;
			clock-rates = <0x00>;
			clock-cntl-level = "svs";
			nrt-device;
			cdm-client-names = "ife3\0ife4\0ife5\0ife6\0ife7";
			config-fifo;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			cam_hw_pid = <0x18>;
			cam-hw-mid = <0x00>;
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm0@ac25000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-rt-cdm2_1";
			label = "rt-cdm";
			reg = <0xac25000 0x400>;
			reg-names = "rt-cdm0";
			reg-cam-base = <0x25000>;
			interrupt-names = "rt-cdm0";
			interrupts = <0x00 0x1c8 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			clock-names = "cam_cc_cpas_ahb_clk";
			clocks = <0x59 0x0c>;
			clock-rates = <0x00>;
			clock-cntl-level = "turbo";
			nrt-device;
			cdm-client-names = "ife0\0dualife0";
			config-fifo;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			cam_hw_pid = <0x19>;
			cam-hw-mid = <0x00>;
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm1@ac26000 {
			cell-index = <0x01>;
			compatible = "qcom,cam-rt-cdm2_1";
			label = "rt-cdm";
			reg = <0xac26000 0x400>;
			reg-names = "rt-cdm1";
			reg-cam-base = <0x26000>;
			interrupt-names = "rt-cdm1";
			interrupts = <0x00 0x11f 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			clock-names = "cam_cc_cpas_ahb_clk";
			clocks = <0x59 0x0c>;
			clock-rates = <0x00>;
			clock-cntl-level = "turbo";
			nrt-device;
			cdm-client-names = "ife1\0dualife1";
			config-fifo;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			cam_hw_pid = <0x1a>;
			cam-hw-mid = <0x00>;
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm2@ac27000 {
			cell-index = <0x02>;
			compatible = "qcom,cam-rt-cdm2_1";
			label = "rt-cdm";
			reg = <0xac27000 0x400>;
			reg-names = "rt-cdm2";
			reg-cam-base = <0x27000>;
			interrupt-names = "rt-cdm2";
			interrupts = <0x00 0x282 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			clock-names = "cam_cc_cpas_ahb_clk";
			clocks = <0x59 0x0c>;
			clock-rates = <0x00>;
			clock-cntl-level = "turbo";
			nrt-device;
			cdm-client-names = "ife2\0dualife2";
			config-fifo;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			cam_hw_pid = <0x1b>;
			cam-hw-mid = <0x00>;
			single-context-cdm;
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,sfe0@ac9e000 {
			cell-index = <0x00>;
			compatible = "qcom,sfe680";
			reg-names = "sfe0\0rt_wrapper";
			reg = <0xac9e000 0x8000 0xac62000 0x64000>;
			reg-cam-base = <0x9e000 0x62000>;
			interrupt-names = "sfe";
			interrupts = <0x00 0x1ce 0x01>;
			regulator-names = "gdsc\0sfe0";
			gdsc-supply = <0x321>;
			sfe0-supply = <0x31f>;
			clock-names = "sfe_0_fast_ahb\0sfe_0_clk_src\0sfe_0_clk\0cam_cc_cpas_sfe_0_clk";
			clocks = <0x59 0x75 0x59 0x74 0x59 0x73 0x59 0x15>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "sfe_0_clk_src";
			cam_hw_pid = <0x0b 0x18>;
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x69c>;
		};

		qcom,sfe1@aca6000 {
			cell-index = <0x01>;
			compatible = "qcom,sfe680";
			reg-names = "sfe1\0rt_wrapper";
			reg = <0xaca6000 0x8000 0xac62000 0x64000>;
			reg-cam-base = <0xa6000 0x62000>;
			interrupt-names = "sfe";
			interrupts = <0x00 0x28d 0x01>;
			regulator-names = "gdsc\0sfe1";
			gdsc-supply = <0x321>;
			sfe1-supply = <0x320>;
			clock-names = "sfe_1_fast_ahb\0sfe_1_clk_src\0sfe_1_clk\0cam_cc_cpas_sfe_1_clk";
			clocks = <0x59 0x78 0x59 0x77 0x59 0x76 0x59 0x16>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "sfe_1_clk_src";
			cam_hw_pid = <0x0c 0x19>;
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x69d>;
		};

		qcom,csid0@acb7000 {
			cell-index = <0x00>;
			compatible = "qcom,csid680";
			reg-names = "csid\0csid_top\0rt_wrapper";
			reg = <0xacb7000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			reg-cam-base = <0xb7000 0xb6000 0x62000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x01 0x00 0x00>;
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			clocks = <0x59 0x25 0x59 0x24 0x59 0x26>;
			clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x69e>;
		};

		qcom,ife0@ac62000 {
			cell-index = <0x00>;
			compatible = "qcom,vfe680";
			reg-names = "ife\0cam_camnoc\0rt_wrapper";
			reg = <0xac62000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			reg-cam-base = <0x62000 0x19000 0x62000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x01>;
			regulator-names = "gdsc\0ife0";
			gdsc-supply = <0x321>;
			ife0-supply = <0x31b>;
			clock-names = "ife_0_fast_ahb\0ife_0_clk_src\0ife_0_clk\0cam_cc_cpas_ife_0_clk";
			clocks = <0x59 0x35 0x59 0x33 0x59 0x32 0x59 0x0f>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_0_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x59 0x34>;
			clock-rates-option = <0x2367b880>;
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x10 0x1c 0x14 0x08>;
			status = "ok";
			phandle = <0x69f>;
		};

		qcom,csid1@acb9000 {
			cell-index = <0x01>;
			compatible = "qcom,csid680";
			reg-names = "csid\0csid_top\0rt_wrapper";
			reg = <0xacb9000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			reg-cam-base = <0xb9000 0xb6000 0x62000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x01 0x00 0x00>;
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			clocks = <0x59 0x25 0x59 0x24 0x59 0x26>;
			clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x6a0>;
		};

		qcom,ife1@ac71000 {
			cell-index = <0x01>;
			compatible = "qcom,vfe680";
			reg-names = "ife\0cam_camnoc\0rt_wrapper";
			reg = <0xac71000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			reg-cam-base = <0x71000 0x19000 0x62000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x01>;
			regulator-names = "gdsc\0ife1";
			gdsc-supply = <0x321>;
			ife1-supply = <0x31c>;
			clock-names = "ife_1_fast_ahb\0ife_1_clk_src\0ife_1_clk\0cam_cc_cpas_ife_1_clk";
			clocks = <0x59 0x39 0x59 0x37 0x59 0x36 0x59 0x10>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_1_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x59 0x38>;
			clock-rates-option = <0x2367b880>;
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x11 0x1d 0x15 0x09>;
			status = "ok";
			phandle = <0x6a1>;
		};

		qcom,csid2@acbb000 {
			cell-index = <0x02>;
			compatible = "qcom,csid680";
			reg-names = "csid\0csid_top\0rt_wrapper";
			reg = <0xacbb000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			reg-cam-base = <0xbb000 0xb6000 0x62000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x280 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x01 0x00 0x00>;
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			clocks = <0x59 0x25 0x59 0x24 0x59 0x26>;
			clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x6a2>;
		};

		qcom,ife2@ac80000 {
			cell-index = <0x02>;
			compatible = "qcom,vfe680";
			reg-names = "ife\0cam_camnoc\0rt_wrapper";
			reg = <0xac80000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			reg-cam-base = <0x80000 0x19000 0x62000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x281 0x01>;
			regulator-names = "gdsc\0ife2";
			gdsc-supply = <0x321>;
			ife2-supply = <0x31d>;
			clock-names = "ife_2_fast_ahb\0ife_2_clk_src\0ife_2_clk\0cam_cc_cpas_ife_2_clk";
			clocks = <0x59 0x3d 0x59 0x3b 0x59 0x3a 0x59 0x11>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2eca2640 0x00 0x00 0x00 0x2eca2640 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_2_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x59 0x3c>;
			clock-rates-option = <0x2367b880>;
			ubwc-static-cfg = <0x1026 0x1036>;
			cam_hw_pid = <0x12 0x1e 0x16 0x0a>;
			status = "ok";
			phandle = <0x6a3>;
		};

		qcom,csid-lite0@acc6000 {
			cell-index = <0x03>;
			compatible = "qcom,csid-lite680";
			reg-names = "csid-lite";
			reg = <0xacc6000 0xa00>;
			reg-cam-base = "\0\f`";
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d4 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x00 0x01 0x00 0x00 0x00 0x00>;
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk_src\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			clocks = <0x59 0x3e 0x59 0x43 0x59 0x42 0x59 0x41 0x59 0x3f 0x59 0x12>;
			clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_lite_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x6a4>;
		};

		qcom,ife-lite0@acc6000 {
			cell-index = <0x03>;
			compatible = "qcom,vfe-lite680";
			reg-names = "ife-lite";
			reg = <0xacc6000 0x2800>;
			reg-cam-base = "\0\f`";
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d5 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x00 0x00 0x00 0x01 0x00 0x00>;
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk_src\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			clocks = <0x59 0x3e 0x59 0x42 0x59 0x41 0x59 0x40 0x59 0x3f 0x59 0x12>;
			clock-rates = <0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_lite_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x00>;
			status = "ok";
			phandle = <0x6a5>;
		};

		qcom,csid-lite1@acca000 {
			cell-index = <0x04>;
			compatible = "qcom,csid-lite680";
			reg-names = "csid-lite";
			reg = <0xacca000 0xa00>;
			reg-cam-base = <0xca000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x167 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x00 0x01 0x00 0x00 0x00 0x00>;
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk_src\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			clocks = <0x59 0x3e 0x59 0x43 0x59 0x42 0x59 0x41 0x59 0x3f 0x59 0x12>;
			clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_lite_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x6a6>;
		};

		qcom,ife-lite1@acca000 {
			cell-index = <0x04>;
			compatible = "qcom,vfe-lite680";
			reg-names = "ife-lite";
			reg = <0xacca000 0x2800>;
			reg-cam-base = <0xca000>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x168 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x00 0x00 0x00 0x01 0x00 0x00>;
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk_src\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			clocks = <0x59 0x3e 0x59 0x42 0x59 0x41 0x59 0x40 0x59 0x3f 0x59 0x12>;
			clock-rates = <0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_lite_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x01>;
			status = "ok";
			phandle = <0x6a7>;
		};

		qcom,tpg13@acf6000 {
			cell-index = <0x0d>;
			phy-id = <0x00>;
			compatible = "qcom,cam-tpg103";
			reg-names = "tpg0\0cam_cpas_top";
			reg = <0xacf6000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf6000 0x13000>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			interrupt-names = "tpg0";
			interrupts = <0x00 0x19d 0x01>;
			shared-clks = <0x01 0x00>;
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			clocks = <0x59 0x17 0x59 0x26>;
			clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "lowsvs\0nominal";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
			phandle = <0x6a8>;
		};

		qcom,tpg14@acf7000 {
			cell-index = <0x0e>;
			phy-id = <0x01>;
			compatible = "qcom,cam-tpg103";
			reg-names = "tpg1\0cam_cpas_top";
			reg = <0xacf7000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf7000 0x13000>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			interrupt-names = "tpg1";
			interrupts = <0x00 0x1a0 0x01>;
			shared-clks = <0x01 0x00>;
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			clocks = <0x59 0x17 0x59 0x26>;
			clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "lowsvs\0nominal";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
			phandle = <0x6a9>;
		};

		qcom,tpg15@acf8000 {
			cell-index = <0x0f>;
			phy-id = <0x02>;
			compatible = "qcom,cam-tpg103";
			reg-names = "tpg2\0cam_cpas_top";
			reg = <0xacf8000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf8000 0x13000>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			interrupt-names = "tpg2";
			interrupts = <0x00 0x1a1 0x01>;
			shared-clks = <0x01 0x00>;
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			clocks = <0x59 0x17 0x59 0x26>;
			clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "lowsvs\0nominal";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
			phandle = <0x6aa>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,lx7\0qcom,ipe0\0qcom,bps";
			num-lx7 = <0x01>;
			num-ipe = <0x01>;
			num-bps = <0x01>;
			status = "ok";
			icp_pc_en;
			icp_use_pil;
			ipe_bps_pc_en;
		};

		qcom,lx7 {
			cell-index = <0x00>;
			compatible = "qcom,cam-lx7";
			reg = <0xac01000 0x400 0xac01800 0x400 0xac04000 0x1000>;
			reg-names = "lx7_csr\0lx7_cirq\0lx7_wd0";
			reg-cam-base = <0x1000 0x1800 0x4000>;
			interrupt-names = "lx7";
			interrupts = <0x00 0x1cf 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			memory-region = <0x270>;
			clock-names = "icp_ahb_clk\0icp_clk_src\0icp_clk\0camcc_debug_clk";
			clocks = <0x59 0x2f 0x59 0x31 0x59 0x30 0x59 0x70>;
			clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			nrt-device;
			src-clock-name = "icp_clk_src";
			clock-control-debugfs = "true";
			fw_name = "CAMERA_ICP";
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			qos-val = <0xa0a>;
			cam_hw_pid = <0x09>;
			status = "ok";
			phandle = <0x6ab>;
		};

		qcom,ipe0@ac42000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe680";
			reg = <0xac42000 0x16000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x42000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x261>;
			clock-names = "ipe_nps_ahb_clk\0ipe_nps_fast_ahb_clk\0ipe_pps_fast_ahb_clk\0ipe_nps_clk_src\0ipe_nps_clk\0ipe_pps_clk\0cam_cc_cpas_ipe_nps_clk";
			clocks = <0x59 0x44 0x59 0x47 0x59 0x49 0x59 0x46 0x59 0x45 0x59 0x48 0x59 0x13>;
			clock-rates = <0x00 0x00 0x00 0x15b23300 0x00 0x00 0x00 0x00 0x00 0x00 0x1dcd6500 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x00 0x00 0x29b92700 0x00 0x00 0x00 0x00 0x00 0x00 0x29b92700 0x00 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			nrt-device;
			src-clock-name = "ipe_nps_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x16 0x17 0x1e>;
			status = "ok";
			phandle = <0x6ac>;
		};

		qcom,bps@ac2c000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps680";
			reg = <0xac2c000 0x7800>;
			reg-names = "bps_top";
			reg-cam-base = <0x2c000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x31a>;
			clock-names = "bps_ahb_clk\0bps_fast_ahb_clk\0bps_clk_src\0bps_clk\0cam_cc_cpas_bps_clk";
			clocks = <0x59 0x00 0x59 0x03 0x59 0x02 0x59 0x01 0x59 0x0d>;
			clock-rates = <0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			nrt-device;
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x0a 0x10>;
			status = "ok";
			phandle = <0x6ad>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc@ac2a000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac2a000 0x1000>;
			reg-cam-base = <0x2a000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x01 0x00>;
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			clocks = <0x59 0x4b 0x59 0x4a>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			nrt-device;
			cam_hw_pid = <0x0c 0x0e>;
			cam_hw_rd_mid = <0x00>;
			cam_hw_wr_mid = <0x01>;
			status = "ok";
			phandle = <0x6ae>;
		};

		qcom,jpegdma@ac2b000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac2b000 0x1000>;
			reg-cam-base = <0x2b000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x01>;
			regulator-names = "gdsc";
			gdsc-supply = <0x321>;
			shared-clks = <0x01 0x00>;
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			clocks = <0x59 0x4b 0x59 0x4a>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			nrt-device;
			cam_hw_pid = <0x0d 0x0f>;
			cam_hw_rd_mid = <0x00>;
			cam_hw_wr_mid = <0x01>;
			status = "ok";
			phandle = <0x6af>;
		};

		bcmdhd_wlan {
			compatible = "android,bcmdhd_wlan";
			status = "disabled";
		};

		qcom,camera-flash0 {
			cell-index = <0x00>;
			compatible = "qcom,camera-flash";
			flash-source = <0x590 0x591>;
			torch-source = <0x592 0x593>;
			switch-source = <0x594>;
			status = "ok";
			phandle = <0x566>;
		};

		qcom,cam-res-mgr {
			status = "ok";
			compatible = "qcom,cam-res-mgr";
			gpios-shared = <0x1a2 0x198>;
			gpios-shared-pinctrl = <0x1a2 0x198>;
			shared-pctrl-gpio-names = "cam_io_ldo_en\0cam_ldo_en";
			pinctrl-names = "cam_io_ldo_en_active\0cam_io_ldo_en_suspend\0cam_ldo_en_active\0cam_ldo_en_suspend";
			pinctrl-0 = <0x595>;
			pinctrl-1 = <0x596>;
			pinctrl-2 = <0x597>;
			pinctrl-3 = <0x598>;
			phandle = <0x6b5>;
		};

		wsa_spkr_en1_pinctrl {
			phandle = <0x6c2>;
			status = "disabled";
			pinctrl-1 = <0x2f2>;
			pinctrl-0 = <0x2f3>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa_spkr_en2_pinctrl {
			phandle = <0x6c3>;
			status = "disabled";
			pinctrl-1 = <0x2f4>;
			pinctrl-0 = <0x2f5>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa2_spkr_en1_pinctrl {
			phandle = <0x6c5>;
			status = "disabled";
			pinctrl-1 = <0x2f6>;
			pinctrl-0 = <0x2f7>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa2_spkr_en2_pinctrl {
			phandle = <0x6c6>;
			status = "disabled";
			pinctrl-1 = <0x2f8>;
			pinctrl-0 = <0x2f9>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		msm_cdc_pinctrl@32 {
			phandle = <0x6c7>;
			status = "disabled";
			pinctrl-1 = <0x2fb>;
			pinctrl-0 = <0x2fa>;
			pinctrl-names = "aud_active\0aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		va_core_clk {
			phandle = <0x6ba>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x307>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x02>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_core_clk {
			phandle = <0x6b9>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x309>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x03>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa2_core_clk {
			phandle = <0x6bb>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x310>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0c>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_core_clk {
			phandle = <0x6b8>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x30e>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-ext-clk-src = <0x05>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_core_tx_clk {
			phandle = <0x6bc>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x312>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0d>;
			compatible = "qcom,audio-ref-clk";
		};

		tx_core_clk {
			phandle = <0x6b7>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x30c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x07>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_core_tx_clk {
			phandle = <0x6bd>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x314>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0e>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa2_core_tx_clk {
			phandle = <0x6be>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x316>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x0f>;
			compatible = "qcom,audio-ref-clk";
		};

		rx_mclk2_2x_clk {
			phandle = <0x6c0>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-clk-id = <0x318>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <0x10>;
			compatible = "qcom,audio-ref-clk";
		};

		sec-audio-sysfs {
			audio,num-amp = <0x04>;
			audio,no-earjack;
			status = "okay";
			compatible = "samsung,audio-sysfs";
		};

		dummy_vreg {
			phandle = <0x6fc>;
			regulator-always-on;
			regulator-name = "dummy_vreg";
			status = "ok";
			compatible = "regulator-fixed";
		};

		cirrus_amps {
			cirrus,amps = <0x6f8 0x6f9 0x6fa 0x6fb>;
			cirrus,num-amps = <0x04>;
			compatible = "cirrus-amp";
		};
	};

	__symbols__ {
		msm_mmrm_test = "/soc/qcom,mmrm-test";
		msm_mmrm = "/soc/qcom,mmrm";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		waipio_snd = "/soc/spf_core_platform/sound";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@3220000";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@3440000";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		spf_core_platform = "/soc/spf_core_platform";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		hostless = "/soc/qcom,msm-pcm-hostless";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		lsm = "/soc/qcom,msm-lsm-client";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		loopback = "/soc/qcom,msm-pcm-loopback";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		afe = "/soc/qcom,msm-pcm-afe";
		stub_codec = "/soc/qcom,msm-stub-codec";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		compr = "/soc/qcom,msm-compr-dsp";
		routing = "/soc/qcom,msm-pcm-routing";
		pcm0 = "/soc/qcom,msm-pcm";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		chosen = "/chosen";
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		xbl_dt_log_mem = "/reserved-memory/xbl_dt_log@80600000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@80640000";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		smem_mem = "/reserved-memory/smem_region@80900000";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap_region@80c00000";
		video_mem = "/reserved-memory/video_region@85700000";
		adsp_mem = "/reserved-memory/adsp_region@85e00000";
		slpi_mem = "/reserved-memory/slpi_region@88000000";
		cdsp_mem = "/reserved-memory/cdsp_region@89900000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@8b900000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@8b910000";
		gpu_micro_code_mem = "/reserved-memory/gpu_micro_code_region@8b91a000";
		spss_region_mem = "/reserved-memory/spss_region_region@8ba00000";
		spu_tz_shared_mem = "/reserved-memory/spu_tz_shared_mem@8bb80000";
		spu_modem_shared_mem = "/reserved-memory/spu_modem_shared_mem@8bbe0000";
		mpss_mem = "/reserved-memory/mpss_region@8bc00000";
		cvp_mem = "/reserved-memory/cvp_region@9ee00000";
		camera_mem = "/reserved-memory/camera_region@9f500000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		oem_vm_mem = "/reserved-memory/oem_vm_region@bb000000";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		trust_ui_vm_dump = "/reserved-memory/trust_ui_vm_dump@e50f2000";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e50f3000";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e50fc000";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5100000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		qtee_mem = "/reserved-memory/qtee_region@e9b00000";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		demura_heap_memory = "/reserved-memory/demura_heap_region";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		sp_mem = "/reserved-memory/sp_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		cdsp_eva_mem = "/reserved-memory/cdsp_eva_region";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		sdsp_mem = "/reserved-memory/sdsp_region";
		ramoops_mem = "/reserved-memory/ramoops_region";
		system_cma = "/reserved-memory/linux,cma";
		dump_mem = "/reserved-memory/mem_dump_region";
		aliases = "/aliases";
		sram = "/sram@17D09400";
		cpu_scp_lpri = "/sram@17D09400/scp-shmem@0";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		SILVER_OFF = "/idle-states/silver-c4";
		GOLD_OFF = "/idle-states/gold-c4";
		CLUSTER_PWR_DN = "/idle-states/cluster-d4";
		APSS_OFF = "/idle-states/cluster-e3";
		soc = "/soc";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		slimbam = "/soc/bamdma@3304000";
		slim_msm = "/soc/slim@3340000";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		intc = "/soc/interrupt-controller@17100000";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@17140000";
		arch_timer = "/soc/timer";
		memtimer = "/soc/timer@17420000";
		rimps = "/soc/qcom,rimps@17400000";
		scmi = "/soc/qcom,scmi";
		scmi_memlat = "/soc/qcom,scmi/protocol@80";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		scmi_pmu = "/soc/qcom,scmi/protocol@86";
		scmi_c1dcvs = "/soc/qcom,scmi/protocol@87";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		cpu_pmu = "/soc/cpu-pmu";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		tlmm = "/soc/pinctrl@f000000";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		qupv3_se7_2uart_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se15_i3c_pins = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins";
		qupv3_se15_i3c_active = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_active";
		qupv3_se15_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_sleep";
		qupv3_se15_i3c_disable = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_disable";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se18_i2c_pins = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins";
		qupv3_se18_i2c_active = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se18_spi_pins = "/soc/pinctrl@f000000/qupv3_se18_spi_pins";
		qupv3_se18_spi_active = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		qupv3_se18_spi_sleep = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		qupv3_se20_i2c_pins = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins";
		qupv3_se20_i2c_active = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins/qupv3_se20_i2c_active";
		qupv3_se20_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins/qupv3_se20_i2c_sleep";
		qupv3_se20_spi_pins = "/soc/pinctrl@f000000/qupv3_se20_spi_pins";
		qupv3_se20_spi_active = "/soc/pinctrl@f000000/qupv3_se20_spi_pins/qupv3_se20_spi_active";
		qupv3_se20_spi_sleep = "/soc/pinctrl@f000000/qupv3_se20_spi_pins/qupv3_se20_spi_sleep";
		qupv3_se21_i2c_pins = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins";
		qupv3_se21_i2c_active = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins/qupv3_se21_i2c_active";
		qupv3_se21_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins/qupv3_se21_i2c_sleep";
		qupv3_se21_spi_pins = "/soc/pinctrl@f000000/qupv3_se21_spi_pins";
		qupv3_se21_spi_active = "/soc/pinctrl@f000000/qupv3_se21_spi_pins/qupv3_se21_spi_active";
		qupv3_se21_spi_sleep = "/soc/pinctrl@f000000/qupv3_se21_spi_pins/qupv3_se21_spi_sleep";
		qupv3_se20_4uart_pins = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins";
		qupv3_se20_default_cts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_cts";
		qupv3_se20_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_rtsrx";
		qupv3_se20_default_tx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_tx";
		qupv3_se20_cts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_cts";
		qupv3_se20_rts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rts";
		qupv3_se20_tx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_tx";
		qupv3_se20_rx_wake = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rx_wake";
		qupv3_se20_rx_active = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rx_active";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		pm8008i_active = "/soc/pinctrl@f000000/pm8008i_active";
		pm8008j_active = "/soc/pinctrl@f000000/pm8008j_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr2_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr2_1_sd_n/spkr2_1_sd_n_sleep";
		spkr2_1_sd_n_active = "/soc/pinctrl@f000000/spkr2_1_sd_n/spkr2_1_sd_n_active";
		spkr2_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr2_2_sd_n/spkr2_2_sd_n_sleep";
		spkr2_2_sd_n_active = "/soc/pinctrl@f000000/spkr2_2_sd_n/spkr2_2_sd_n_active";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		sde_dsi1_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_suspend";
		pmx_sde_te = "/soc/pinctrl@f000000/pmx_sde_te";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		ap2mdm_active = "/soc/pinctrl@f000000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@f000000/ap2mdm/ap2mdm_sleep";
		mdm2ap_active = "/soc/pinctrl@f000000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@f000000/mdm2ap/mdm2ap_sleep";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		slpi_pas = "/soc/remoteproc-slpi@02400000";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		modem_pas = "/soc/remoteproc-mss@04080000";
		spss_pas = "/soc/remoteproc-spss@1880000";
		spss_utils = "/soc/qcom,spss_utils";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		smb1394_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug/spmi@1/qcom,smb1394-debug@9";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		eud = "/soc/qcom,msm-eud@88e0000";
		xo_board = "/soc/clocks/xo_board";
		sleep_clk = "/soc/clocks/sleep_clk";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		tcsr = "/soc/syscon@1fc0000";
		aoss_qmp = "/soc/power-controller@c300000";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@adf0004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@adf1004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@adf2004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@adf2050";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@adf0078";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@adf00d0";
		cam_cc_sfe_0_gdsc = "/soc/qcom,gdsc@adf3050";
		cam_cc_sfe_1_gdsc = "/soc/qcom,gdsc@adf3098";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@adf31dc";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf809c";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf804c";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf80c0";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8074";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_videocc = "/soc/qcom,videocc@aaf0000";
		clock_camcc = "/soc/qcom,camcc@ade0000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gpucc = "/soc/qcom,gpucc@3d90000";
		clock_apsscc = "/soc/syscon@17A80000";
		clock_mccc = "/soc/syscon@190ba000";
		clock_debugcc = "/soc/qcom,cc-debug";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		clk_virt = "/soc/interconnect@0";
		mc_virt = "/soc/interconnect@1";
		config_noc = "/soc/interconnect@1500000";
		system_noc = "/soc/interconnect@1680000";
		pcie_noc = "/soc/interconnect@16c0000";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		mmss_noc = "/soc/interconnect@1740000";
		gem_noc = "/soc/interconnect@19100000";
		nsp_noc = "/soc/interconnect@320C0000";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		thermal_zones = "/soc/thermal-zones";
		thermal_ss_config0 = "/soc/thermal-zones/cpuss-0/trips/thermal-ss-config";
		thermal_ss_config1 = "/soc/thermal-zones/cpuss-1/trips/thermal-ss-config";
		thermal_ss_config2 = "/soc/thermal-zones/cpuss-2/trips/thermal-ss-config";
		thermal_ss_config3 = "/soc/thermal-zones/cpuss-3/trips/thermal-ss-config";
		thermal_ss_config10 = "/soc/thermal-zones/cpu-1-0/trips/thermal-ss-config";
		cpu4_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu4-emerg0-cfg";
		thermal_ss_config11 = "/soc/thermal-zones/cpu-1-1/trips/thermal-ss-config";
		cpu4_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu4-emerg1-cfg";
		thermal_ss_config12 = "/soc/thermal-zones/cpu-1-2/trips/thermal-ss-config";
		cpu5_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu5-emerg0-cfg";
		thermal_ss_config13 = "/soc/thermal-zones/cpu-1-3/trips/thermal-ss-config";
		cpu5_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu5-emerg1-cfg";
		thermal_ss_config14 = "/soc/thermal-zones/cpu-1-4/trips/thermal-ss-config";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-4/trips/cpu6-emerg0-cfg";
		thermal_ss_config15 = "/soc/thermal-zones/cpu-1-5/trips/thermal-ss-config";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-5/trips/cpu6-emerg1-cfg";
		thermal_ss_config16 = "/soc/thermal-zones/cpu-1-6/trips/thermal-ss-config";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-6/trips/cpu7-emerg0-cfg";
		thermal_ss_config17 = "/soc/thermal-zones/cpu-1-7/trips/thermal-ss-config";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-7/trips/cpu7-emerg1-cfg";
		thermal_ss_config18 = "/soc/thermal-zones/cpu-1-8/trips/thermal-ss-config";
		cpu7_emerg2 = "/soc/thermal-zones/cpu-1-8/trips/cpu7-emerg2-cfg";
		gpu0_tj_cfg = "/soc/thermal-zones/gpuss-0/trips/tj_cfg";
		gpu1_tj_cfg = "/soc/thermal-zones/gpuss-1/trips/tj_cfg";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		nspss_0_config = "/soc/thermal-zones/nspss-0/trips/junction-config";
		nspss_1_config = "/soc/thermal-zones/nspss-1/trips/junction-config";
		nspss_2_config = "/soc/thermal-zones/nspss-2/trips/junction-config";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		mdmss0_config0 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config0";
		mdmss0_config1 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config1";
		mdmss1_config0 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config0";
		mdmss1_config1 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config1";
		mdmss2_config0 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config0";
		mdmss2_config1 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config1";
		mdmss3_config0 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config0";
		mdmss3_config1 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config1";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config1";
		cx_pe_config2 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config2";
		cx_pe_config3 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config3";
		cx_pe_config4 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config4";
		cx_pe_config5 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config5";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config1";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config2";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config3";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		qcom_tzlog = "/soc/tz-log@146AA720";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_rng = "/soc/qrng@10c3000";
		smem = "/soc/qcom,smem";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2 = "/soc/sdhci@8804000";
		pdc = "/soc/interrupt-controller@b220000";
		apps_rsc = "/soc/rsc@17a00000";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		clock_rpmh = "/soc/rsc@17a00000/qcom,rpmhclk";
		dcvs_fp = "/soc/rsc@17a00000/qcom,dcvs-fp";
		VDD_GFX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		S5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		pm8350_s5_level = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		L8B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		pm8350_l8_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		S4C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		pm8350c_s4_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		S6C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		pm8350c_s6_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		S6C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		pm8350c_s6_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-mmcx-sup-level";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		S2H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		pm8450_s2_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		VDD_MMCX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		VDD_MM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		S4H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		pm8450_s4_level = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		VDD_MM_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		S4H_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		pm8450_s4_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		VDD_MXC_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		S2C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		pm8350c_s2_level = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		S2C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		pm8350c_s2_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-gfx-voter-level";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-gfx-voter-level";
		VDD_MXA_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		S6H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		pm8450_s6_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		S6H_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		pm8450_s6_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		L1H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		pm8450_l1_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		S10B = "/soc/rsc@17a00000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		pm8350_s10 = "/soc/rsc@17a00000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		S11B = "/soc/rsc@17a00000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		pm8350_s11 = "/soc/rsc@17a00000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		S12B = "/soc/rsc@17a00000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		pm8350_s12 = "/soc/rsc@17a00000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		pm8350_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		L2B = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		pm8350_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		pm8350_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		L5B = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		pm8350_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		L5B_AO = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		pm8350_l5_ao = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		pm8350_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		L6B_AO = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6-ao";
		pm8350_l6_ao = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6-ao";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		pm8350_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		pm8350_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		S1C = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		S10C = "/soc/rsc@17a00000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		pm8350c_s10 = "/soc/rsc@17a00000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		L1C = "/soc/rsc@17a00000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L2C = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L3C = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L4C = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L5C = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L6C = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L7C = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L8C = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l8 = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L9C = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		L10C = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L11C = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L12C = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L13C = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		BOB = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_bob = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		BOB_AO = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		pm8350c_bob_ao = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		L1D = "/soc/rsc@17a00000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		pm8350b_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		S1E = "/soc/rsc@17a00000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		pmr735a_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		S2E = "/soc/rsc@17a00000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735a_s2 = "/soc/rsc@17a00000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		S3E = "/soc/rsc@17a00000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		pmr735a_s3 = "/soc/rsc@17a00000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		L1E = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		pmr735a_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		L2E = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		L7E = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pmr735a_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		L1F = "/soc/rsc@17a00000/rpmh-regulator-ldof1/regulator-pmr735b-l1";
		pmr735b_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldof1/regulator-pmr735b-l1";
		L2F = "/soc/rsc@17a00000/rpmh-regulator-ldof2/regulator-pmr735b-l2";
		pmr735b_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldof2/regulator-pmr735b-l2";
		L4F = "/soc/rsc@17a00000/rpmh-regulator-ldof4/regulator-pmr735b-l4";
		pmr735b_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldof4/regulator-pmr735b-l4";
		L5F = "/soc/rsc@17a00000/rpmh-regulator-ldof5/regulator-pmr735b-l5";
		pmr735b_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldof5/regulator-pmr735b-l5";
		L6F = "/soc/rsc@17a00000/rpmh-regulator-ldof6/regulator-pmr735b-l6";
		pmr735b_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldof6/regulator-pmr735b-l6";
		S3H = "/soc/rsc@17a00000/rpmh-regulator-smph3/regulator-pm8450-s3";
		pm8450_s3 = "/soc/rsc@17a00000/rpmh-regulator-smph3/regulator-pm8450-s3";
		L2H = "/soc/rsc@17a00000/rpmh-regulator-ldoh2/regulator-pm8450-l2";
		pm8450_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoh2/regulator-pm8450-l2";
		L3H = "/soc/rsc@17a00000/rpmh-regulator-ldoh3/regulator-pm8450-l3";
		pm8450_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoh3/regulator-pm8450-l3";
		L4H = "/soc/rsc@17a00000/rpmh-regulator-ldoh4/regulator-pm8450-l4";
		pm8450_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoh4/regulator-pm8450-l4";
		disp_rsc = "/soc/rsc@af20000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		bluetooth = "/soc/bt_qca6490";
		llcc_pmu = "/soc/llcc-pmu@19095000";
		qcom_pmu = "/soc/qcom,pmu";
		ddr_freq_table = "/soc/ddr-freq-table";
		llcc_freq_table = "/soc/llcc-freq-table";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		qcom_memlat = "/soc/qcom,memlat";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@190b6400";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e50fc000";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_se7_2uart = "/soc/qcom,qup_uart@99c000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se2_i2c = "/soc/i2c@988000";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se5_i2c = "/soc/i2c@994000";
		fsa4480 = "/soc/i2c@994000/fsa4480@42";
		qupv3_se5_spi = "/soc/spi@994000";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se14_i2c = "/soc/i2c@a98000";
		qupv3_se14_spi = "/soc/spi@a98000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		qupv3_se15_i2c = "/soc/i2c@880000";
		qupv3_se15_spi = "/soc/spi@880000";
		i3c0 = "/soc/i3c-master@880000";
		qupv3_se16_i2c = "/soc/i2c@884000";
		qupv3_se16_spi = "/soc/spi@884000";
		qupv3_se17_i2c = "/soc/i2c@888000";
		qupv3_se17_spi = "/soc/spi@888000";
		qupv3_se18_i2c = "/soc/i2c@88c000";
		qupv3_se18_spi = "/soc/spi@88c000";
		qupv3_se19_i2c = "/soc/i2c@890000";
		qupv3_se19_spi = "/soc/spi@890000";
		qupv3_se20_i2c = "/soc/i2c@894000";
		qupv3_se20_spi = "/soc/spi@894000";
		qupv3_se21_i2c = "/soc/i2c@898000";
		qupv3_se21_spi = "/soc/spi@898000";
		qupv3_se20_4uart = "/soc/qcom,qup_uart@894000";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3de9000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3ded000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151d1000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151d5000";
		cam_0_tbu = "/soc/apps-smmu@15000000/cam_0_tbu@151d9000";
		cam_1_tbu = "/soc/apps-smmu@15000000/cam_1_tbu@151dd000";
		compute_1_tbu = "/soc/apps-smmu@15000000/compute_1_tbu@151e1000";
		compute_0_tbu = "/soc/apps-smmu@15000000/compute_0_tbu@151e5000";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151e9000";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151ed000";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151f1000";
		sf_1_tbu = "/soc/apps-smmu@15000000/sf_1_tbu@151f5000";
		mdp_0_tbu = "/soc/apps-smmu@15000000/mdp_0_tbu@151f9000";
		mdp_1_tbu = "/soc/apps-smmu@15000000/mdp_1_tbu@151fd000";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		ssc_etm0_out_funnel_ssc = "/soc/ssc_etm0/out-ports/port/endpoint";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		sensor_stm = "/soc/sensor_stm";
		sensor_stm_out_funnel_ssc = "/soc/sensor_stm/out-ports/port/endpoint";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_ddr_ch02 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@10d30000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@10d30000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_ddr_dl0_0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@10d01000";
		tpdm_ddr_dl0_1_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_video = "/soc/tpdm@10830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_mdss_out_funnel_multimedia = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		tpdm_mm = "/soc/tpdm@10c08000";
		tpdm_dlmm_out_funnel_multimedia = "/soc/tpdm@10c08000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@10c38000";
		tpdm_dlwt0_out_funnel_dl_west = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		tpdm_rdpm_mx = "/soc/tpdm@10c39000";
		tpdm_dlwt1_out_funnel_dl_west = "/soc/tpdm@10c39000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@10980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		tpdm_turing_llm = "/soc/tpdm_turing_llm";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm_turing_llm/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@10900000";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_23 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@10c28000";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing_dup = "/soc/turing_etm0/out-ports/port/endpoint";
		tpdm_spss = "/soc/tpdm@10880000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@10880000/out-ports/port/endpoint";
		tpda_spss = "/soc/tpda@10882000";
		tpda_spss_out_funnel_spss = "/soc/tpda@10882000/out-ports/port/endpoint";
		tpda_spss_in_tpdm_spss = "/soc/tpda@10882000/in-ports/port@0/endpoint";
		tpdm_dl_south = "/soc/tpdm@109c0000";
		tpdm_dl_south_out_tpda_dl_south_2 = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@10ac0000";
		tpdm_dl_north_out_tpda_dl_north_2 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		tpdm_llm_gold_out_tpda_apss_1 = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		tpdm_apss_llm = "/soc/tpdm@138c0000";
		tpdm_apss_llm_out_tpda_apss_2 = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@13860000";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@13860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@13861000";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@13861000/out-ports/port/endpoint";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpdm_sdcc2 = "/soc/tpdm@10c21000";
		tpdm_sdcc2_out_tpda_dl_north_1 = "/soc/tpdm@10c21000/out-ports/port/endpoint";
		tpdm_sdcc4 = "/soc/tpdm@10c20000";
		tpdm_sdcc4_out_tpda_dl_south_1 = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_tmess_0 = "/soc/tpdm@10cc1000";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_tmess_1 = "/soc/tpdm@10cc0000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		funnel_ssc = "/soc/funnel@10b24000";
		funnel_ssc_in_ssc_etm0 = "/soc/funnel@10b24000/in-ports/port@0/endpoint";
		funnel_ssc_in_sensor_stm = "/soc/funnel@10b24000/in-ports/port@1/endpoint";
		funnel_ssc_out_funnel_aoss = "/soc/funnel@10b24000/out-ports/port/endpoint";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		funnel_gfx_dl_out_tpda_dl_center_17 = "/soc/funnel@10902000/out-ports/port/endpoint";
		funnel_video = "/soc/funnel@10832000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port/endpoint";
		funnel_video_out_funnel_multimedia = "/soc/funnel@10832000/out-ports/port/endpoint";
		funnel_multimedia = "/soc/funnel@10c0b000";
		funnel_multimedia_in_funnel_video = "/soc/funnel@10c0b000/in-ports/port@0/endpoint";
		funnel_multimedia_in_tpdm_mdss = "/soc/funnel@10c0b000/in-ports/port@1/endpoint";
		funnel_multimedia_in_tpdm_dlmm = "/soc/funnel@10c0b000/in-ports/port@3/endpoint";
		funnel_multimedia_out_funnel_dl_west = "/soc/funnel@10c0b000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		funnel_lpass_out_tpda_dl_center_4 = "/soc/funnel@10846000/out-ports/port/endpoint";
		funnel_ddr_ch02 = "/soc/funnel@10d22000";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_ddr_ch02_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		funnel_ddr_ch13 = "/soc/funnel@10d32000";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@10d32000/in-ports/port/endpoint";
		funnel_ddr_ch13_out_funnel_ddr_dl0 = "/soc/funnel@10d32000/out-ports/port/endpoint";
		gladiator = "/soc/gladiator";
		gladiator_out_funnel_ddr_dl1 = "/soc/gladiator/out-ports/port/endpoint";
		funnel_ddr_dl1 = "/soc/funnel@10d0f000";
		funnel_ddr_dl1_in_gladiator = "/soc/funnel@10d0f000/in-ports/port@6/endpoint";
		funnel_ddr_dl1_out_funnel_ddr_dl0 = "/soc/funnel@10d0f000/out-ports/port@0/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d05000";
		funnel_ddr_dl0_in_funnel_ddr_ch13 = "/soc/funnel@10d05000/in-ports/port@1/endpoint";
		funnel_ddr_dl0_in_funnel_ddr_ch02 = "/soc/funnel@10d05000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_1 = "/soc/funnel@10d05000/in-ports/port@3/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_0 = "/soc/funnel@10d05000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_funnel_ddr_dl1 = "/soc/funnel@10d05000/in-ports/port@4/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_5 = "/soc/funnel@10d05000/out-ports/port@0/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_6 = "/soc/funnel@10d05000/out-ports/port@1/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_7 = "/soc/funnel@10d05000/out-ports/port@2/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_8 = "/soc/funnel@10d05000/out-ports/port@3/endpoint";
		funnel_ddr_dl0_out_funnel_dl_center = "/soc/funnel@10d05000/out-ports/port@4/endpoint";
		funnel_turing_dup = "/soc/funnel@10986000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10986000/in-ports/port@3/endpoint";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10986000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10985000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10985000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10985000/in-ports/port@1/endpoint";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10985000/in-ports/port@4/endpoint";
		funnel_turing_out_tpda_dl_center_15 = "/soc/funnel@10985000/out-ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center_16 = "/soc/funnel@10985000/out-ports/port@1/endpoint";
		funnel_turing_out_funnel_dl_center = "/soc/funnel@10985000/out-ports/port@2/endpoint";
		funnel_spss = "/soc/funnel@10883000";
		funnel_spss_in_tpda_spss = "/soc/funnel@10883000/in-ports/port/endpoint";
		funnel_spss_out_funnel_dl_north = "/soc/funnel@10883000/out-ports/port/endpoint";
		funnel_dl_west = "/soc/funnel@10c3a000";
		funnel_dl_west_in_funnel_multimedia = "/soc/funnel@10c3a000/in-ports/port@0/endpoint";
		funnel_dl_west_in_tpdm_dlwt0 = "/soc/funnel@10c3a000/in-ports/port@1/endpoint";
		funnel_dl_west_in_tpdm_dlwt1 = "/soc/funnel@10c3a000/in-ports/port@2/endpoint";
		funnel_dl_west_out_tpda_dl_center_9 = "/soc/funnel@10c3a000/out-ports/port@0/endpoint";
		funnel_dl_west_out_tpda_dl_center_10 = "/soc/funnel@10c3a000/out-ports/port@1/endpoint";
		funnel_dl_west_out_tpda_dl_center_12 = "/soc/funnel@10c3a000/out-ports/port@2/endpoint";
		funnel_dl_west_out_tpda_dl_center_13 = "/soc/funnel@10c3a000/out-ports/port@3/endpoint";
		funnel_dl_west_out_tpda_dl_center_14 = "/soc/funnel@10c3a000/out-ports/port@4/endpoint";
		tpda_dl_south = "/soc/tpda@109c1000";
		tpda_dl_south_1_in_tpdm_sdcc4 = "/soc/tpda@109c1000/in-ports/port@1/endpoint";
		tpda_dl_south_2_in_tpdm_dl_south = "/soc/tpda@109c1000/in-ports/port@2/endpoint";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@109c1000/out-ports/port/endpoint";
		funnel_dl_south = "/soc/funnel@109c2000";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@109c2000/in-ports/port/endpoint";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@109c2000/out-ports/port/endpoint";
		tpda_tmess = "/soc/tpda@10cc7000";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc7000/in-ports/port@1/endpoint";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc7000/in-ports/port@0/endpoint";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc7000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc7000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc8000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc8000/in-ports/port/endpoint";
		funnel_tmess_out_funnel_dl_north = "/soc/funnel@10cc8000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@10ac1000";
		tpda_dl_north_1_in_tpdm_sdcc2 = "/soc/tpda@10ac1000/in-ports/port@1/endpoint";
		tpda_dl_north_2_in_tpdm_dl_north = "/soc/tpda@10ac1000/in-ports/port@2/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@10ac1000/out-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@10ac2000";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@10ac2000/in-ports/port@0/endpoint";
		funnel_dl_north_in_funnel_spss = "/soc/funnel@10ac2000/in-ports/port@3/endpoint";
		funnel_dl_north_in_funnel_tmess = "/soc/funnel@10ac2000/in-ports/port@4/endpoint";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@10ac2000/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@10804000";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@13863000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@13863000/in-ports/port@0/endpoint";
		tpda_apss_1_in_tpdm_llm_gold = "/soc/tpda@13863000/in-ports/port@1/endpoint";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@13863000/in-ports/port@3/endpoint";
		tpda_apss_2_in_tpdm_apss_llm = "/soc/tpda@13863000/in-ports/port@2/endpoint";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@13863000/in-ports/port@4/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13863000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@13810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@2/endpoint";
		funnel_apss_out_funnel_in1 = "/soc/funnel@13810000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2e000";
		tpda_dl_center_10_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@a/endpoint";
		tpda_dl_center_13_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@d/endpoint";
		tpda_dl_center_12_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@c/endpoint";
		tpda_dl_center_15_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@f/endpoint";
		tpda_dl_center_14_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@e/endpoint";
		tpda_dl_center_17_in_funnel_gfx_dl = "/soc/tpda@10c2e000/in-ports/port@11/endpoint";
		tpda_dl_center_16_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@10/endpoint";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2e000/in-ports/port@13/endpoint";
		tpda_dl_center_23_in_tpdm_ipa = "/soc/tpda@10c2e000/in-ports/port@17/endpoint";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2e000/in-ports/port@16/endpoint";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2e000/in-ports/port@1a/endpoint";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2e000/in-ports/port@14/endpoint";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2e000/in-ports/port@1b/endpoint";
		tpda_dl_center_5_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@5/endpoint";
		tpda_dl_center_4_in_funnel_lpass = "/soc/tpda@10c2e000/in-ports/port@4/endpoint";
		tpda_dl_center_7_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@7/endpoint";
		tpda_dl_center_6_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@6/endpoint";
		tpda_dl_center_9_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@9/endpoint";
		tpda_dl_center_8_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@8/endpoint";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2e000/in-ports/port@19/endpoint";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2e000/in-ports/port@15/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2e000/out-ports/port/endpoint";
		funnel_dl_center = "/soc/funnel@10c2f000";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2f000/in-ports/port@0/endpoint";
		funnel_dl_center_in_funnel_ddr_dl0 = "/soc/funnel@10c2f000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_turing = "/soc/funnel@10c2f000/in-ports/port@6/endpoint";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2f000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@10042000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@10042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_apss = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		funnel_qdss = "/soc/funnel@10045000";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_ssc = "/soc/funnel@10b04000/in-ports/port@3/endpoint";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		csr = "/soc/csr@10001000";
		swao_csr = "/soc/csr@10b11000";
		qc_cti = "/soc/cti@10010000";
		cti0 = "/soc/cti@10c2a000";
		cti1 = "/soc/cti@10c2b000";
		dlmm_cti0 = "/soc/cti@10c09000";
		dlmm_cti1 = "/soc/cti@10c0a000";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_0_cti_1 = "/soc/cti@10d03000";
		ddr_dl_0_cti_2 = "/soc/cti@10d04000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		ddr_dl_1_cti_1 = "/soc/cti@10d0d000";
		ddr_dl_1_cti_2 = "/soc/cti@10d0e000";
		ddr_ch02_dl_cti_0 = "/soc/cti@10d21000";
		ddr_ch13_dl_cti_0 = "/soc/cti@10d31000";
		lpass_dl_cti = "/soc/cti@10845000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_cortex_m3 = "/soc/cti@10962000";
		iris_dl_cti = "/soc/cti@10831000";
		mdss_dl_cti = "/soc/cti@10c61000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		turing_dl_cti_2 = "/soc/cti@10984000";
		turing_q6_cti = "/soc/cti@1098b000";
		swao_cti = "/soc/cti@10b00000";
		ssc_cti_noc = "/soc/cti@10b2e000";
		ssc_cti0_q6 = "/soc/cti@10b2b000";
		ssc_cti1 = "/soc/cti@10b21000";
		ssc_cortex_m3 = "/soc/cti@10b20000";
		cortex_m3 = "/soc/cti@10b13000";
		lpass_lpi_cti = "/soc/cti@10b41000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		apss_cti0 = "/soc/cti@138e0000";
		apss_cti1 = "/soc/cti@138f0000";
		apss_cti2 = "/soc/cti@13900000";
		riscv_cti = "/soc/cti@1382b000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tmess_cti_2 = "/soc/cti@10cc4000";
		tmess_cti_3 = "/soc/cti@10cc5000";
		tmess_cti_4 = "/soc/cti@10cc6000";
		tmess_cpu = "/soc/cti@10cd1000";
		modem_tp_cti = "/soc/cti@10802000";
		apss_atb_cti = "/soc/cti@13862000";
		ddrss_shrm2 = "/soc/cti@10d11000";
		sp_sc300 = "/soc/cti@10884000";
		spss_cti = "/soc/cti@10881000";
		cpu0 = "/soc/cti@12010000";
		cpu1 = "/soc/cti@12020000";
		cpu2 = "/soc/cti@12030000";
		cpu3 = "/soc/cti@12040000";
		cpu4 = "/soc/cti@12050000";
		cpu5 = "/soc/cti@112060000";
		cpu6 = "/soc/cti@12070000";
		cpu7 = "/soc/cti@12080000";
		ipcb_tgu = "/soc/tgu@10b0e000";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		dcc = "/soc/dcc_v2@100ff000";
		mem_dump = "/soc/mem_dump";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17110040";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		pcie1_msi = "/soc/qcom,pcie1_msi@17110040";
		pcie1_edma = "/soc/qcom,pcie1_edma@40002000";
		pcie_ep = "/soc/qcom,pcie@40002000";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@3d69000";
		tsens0 = "/soc/thermal-sensor@c263000";
		tsens1 = "/soc/thermal-sensor@c265000";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		APC1_pause = "/soc/qcom,cpu-pause/apc1-pause";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		apc1_cluster = "/soc/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		qmi_tmd = "/soc/qmi-tmd-devices";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp_kr";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/mmodem_lte_dsc_kr";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc_kr";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc_kr";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc_kr";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc_kr";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc_kr";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc_kr";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc_kr";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc_kr";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc_kr";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc_kr";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_kr";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg_kr";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc_kr";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc_kr";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc_kr";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc_kr";
		mmw_ific_dsc = "/soc/qmi-tmd-devices/modem/mmw_ific_dsc_kr";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		cx_pe = "/soc/cx_rdpm_pe@635000";
		mx_pe = "/soc/mx_rdpm_pe@637000";
		qmi_sensor = "/soc/qmi-ts-sensors";
	};

	samsung_mobile_device {
		compatible = "simple-bus";
		phandle = <0x59a>;

		max77705-charger {
			charger,fac_vsys = <0x1130>;
			charger,factory_wcin_irq;
			charger,enable_sysovlo_irq;
			charger,fsw = <0x00>;
			phandle = <0x59b>;
		};

		battery {
			battery,fgsrc_switch_name = "max77705-charger";
			battery,otg_name = "max77705-otg";
			status = "okay";
			compatible = "samsung,sec-battery";
			battery,vendor = "Battery";
			battery,charger_name = "sec-direct-charger";
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,technology = <0x02>;
			battery,chip_vendor = "QCOM";
			battery,batt_data_version = <0x01>;
			battery,adc_check_count = <0x05>;
			battery,temp_check_type = <0x02>;
			battery,usb_temp_check_type = <0x00>;
			battery,chg_temp_check_type = <0x02>;
			battery,wpc_temp_check_type = <0x00>;
			battery,lrp_temp_check_type = <0x00>;
			battery,thermal_source = <0x02>;
			battery,usb_thermal_source = <0x00>;
			battery,chg_thermal_source = <0x02>;
			battery,wpc_thermal_source = <0x00>;
			battery,inbat_ocv_type = <0x00>;
			battery,polling_time = <0x0a 0x1e 0x1e 0x1e 0xe10>;
			battery,cable_check_type = <0x04>;
			battery,cable_source_type = <0x01>;
			battery,polling_type = <0x01>;
			battery,monitor_initial_count = <0x00>;
			battery,battery_check_type = <0x00>;
			battery,ovp_uvlo_check_type = <0x03>;
			battery,temp_check_count = <0x01>;
			battery,overheatlimit_threshold = <0x2bc>;
			battery,overheatlimit_recovery = <0x2a8>;
			battery,wire_warm_overheat_thresh = <0x1f4>;
			battery,wire_normal_warm_thresh = <0x1a4>;
			battery,wire_cool1_normal_thresh = <0x96>;
			battery,wire_cool2_cool1_thresh = <0x96>;
			battery,wire_cool3_cool2_thresh = <0x32>;
			battery,wire_cold_cool3_thresh = <0x00>;
			battery,wireless_warm_overheat_thresh = <0x1c2>;
			battery,wireless_normal_warm_thresh = <0x1a4>;
			battery,wireless_cool1_normal_thresh = <0xb4>;
			battery,wireless_cool2_cool1_thresh = <0x96>;
			battery,wireless_cool3_cool2_thresh = <0x32>;
			battery,wireless_cold_cool3_thresh = <0x00>;
			battery,tx_high_threshold = <0x1c2>;
			battery,tx_high_recovery = <0x190>;
			battery,tx_low_threshold = <0x00>;
			battery,tx_low_recovery = <0x32>;
			battery,wire_warm_current = <0xabe>;
			battery,wire_cool1_current = <0xc4a>;
			battery,wire_cool2_current = <0x73a>;
			battery,wire_cool3_current = <0x2ee>;
			battery,wireless_warm_current = <0x418>;
			battery,wireless_cool1_current = <0xc4a>;
			battery,wireless_cool2_current = <0x418>;
			battery,wireless_cool3_current = <0x1b5>;
			battery,full_check_type = <0x02>;
			battery,full_check_type_2nd = <0x02>;
			battery,full_check_count = <0x01>;
			battery,chg_gpio_full_check = <0x00>;
			battery,chg_polarity_full_check = <0x01>;
			battery,chg_high_temp = <0x320>;
			battery,chg_high_temp_recovery = <0x302>;
			battery,chg_input_limit_current = <0x3e8>;
			battery,chg_charging_limit_current = <0x76c>;
			battery,dchg_high_temp = <0x28a>;
			battery,dchg_high_temp_recovery = <0x1a4>;
			battery,dchg_high_batt_temp = <0x384>;
			battery,dchg_high_batt_temp_recovery = <0x186>;
			battery,dchg_input_limit_current = <0x3e8>;
			battery,dchg_charging_limit_current = <0x7d0>;
			battery,wpc_temp_control_source = <0x01>;
			battery,wpc_high_temp = <0x190>;
			battery,wpc_high_temp_recovery = <0x17c>;
			battery,wpc_input_limit_current = <0x258>;
			battery,wpc_charging_limit_current = <0x3e8>;
			battery,wpc_temp_lcd_on_control_source = <0x01>;
			battery,wpc_lcd_on_high_temp = <0x190>;
			battery,wpc_lcd_on_high_temp_rec = <0x17c>;
			battery,wpc_lcd_on_input_limit_current = <0x1c2>;
			battery,wpc_store_high_temp = <0x168>;
			battery,wpc_store_high_temp_recovery = <0x154>;
			battery,wpc_store_charging_limit_current = <0x190>;
			battery,wpc_store_lcd_on_high_temp = <0x168>;
			battery,wpc_store_lcd_on_high_temp_rec = <0x12c>;
			battery,wpc_store_lcd_on_charging_limit_current = <0x190>;
			battery,fcc_by_tx = <0x4b0>;
			battery,sleep_mode_limit_current = <0x320>;
			battery,wc_full_input_limit_current = <0x64>;
			battery,ta_alert_wa;
			battery,mix_high_temp = <0x1a4>;
			battery,mix_high_chg_temp = <0x1f4>;
			battery,mix_high_temp_recovery = <0x186>;
			battery,full_condition_type = <0x09>;
			battery,full_condition_soc = <0x5d>;
			battery,full_condition_vcell = <0x10ea>;
			battery,recharge_check_count = <0x01>;
			battery,recharge_condition_type = <0x04>;
			battery,recharge_condition_soc = <0x62>;
			battery,recharge_condition_vcell = <0x10d6>;
			battery,charging_reset_time = <0x00>;
			battery,chg_float_voltage = <0x111c>;
			battery,pre_afc_work_delay = <0x7d0>;
			battery,pre_wc_afc_work_delay = <0xfa0>;
			battery,pre_afc_input_current = <0x1f4>;
			battery,pre_wc_afc_input_current = <0x1f4>;
			battery,prepare_ta_delay = <0x00>;
			battery,swelling_high_rechg_voltage = <0xfa0>;
			battery,swelling_low_rechg_voltage = <0x1086>;
			battery,siop_icl = <0x4b0>;
			battery,siop_fcc = <0x708>;
			battery,siop_hv_icl = <0x2bc>;
			battery,siop_hv_icl_2nd = <0x226>;
			battery,siop_hv_fcc = <0x708>;
			battery,siop_apdo_icl = <0x758>;
			battery,siop_apdo_fcc = <0xeb0>;
			battery,siop_wpc_icl = <0x258>;
			battery,siop_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,siop_hv_wpc_icl = <0x2bc>;
			battery,siop_hv_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,siop_store_hv_wpc_icl = <0x1c2>;
			battery,store_mode_buckoff;
			battery,temp_table_LRP_45W = <0x181 0x16d>;
			battery,rp_current_rp1 = <0x1f4>;
			battery,rp_current_rp2 = <0x5dc>;
			battery,rp_current_rp3 = <0xbb8>;
			battery,rp_current_rdu_rp3 = <0x834>;
			battery,rp_current_abnormal_rp3 = <0x708>;
			battery,pd_charging_charge_power = <0x3a98>;
			battery,max_charging_current = <0xc4e>;
			battery,store_mode_charging_max = <0x46>;
			battery,store_mode_charging_min = <0x3c>;
			battery,wireless_cc_cv = <0x55>;
			battery,wireless_otg_input_current = <0x384>;
			battery,age_data = <0x00 0x111c 0x10d6 0x10ea 0x5d 0x12c 0x1108 0x10c2 0x10d6 0x5c 0x190 0x10f4 0x10ae 0x10c2 0x5b 0x2bc 0x10e0 0x109a 0x10ae 0x5a 0x3e8 0x10ae 0x1068 0x107c 0x59>;
			battery,max_input_voltage = <0x2328>;
			battery,max_input_current = <0xbb8>;
			battery,cisd_alg_index = <0x08>;
			battery,cisd_max_voltage_thr = <0x1162>;
			battery,ignore_cisd_index = <0x00 0x00>;
			battery,ignore_cisd_index_d = <0x00 0x50>;
			battery,expired_time = <0x2a30>;
			battery,recharging_expired_time = <0x1518>;
			battery,battery_full_capacity = <0x1e50>;
			battery,ttf_capacity = <0x18ed>;
			battery,cv_data = <0x12cd 0x320 0x528 0x11fb 0x32a 0x4ec 0x1133 0x334 0x4b0 0x1064 0x33e 0x474 0xf56 0x348 0x438 0xde3 0x352 0x3fc 0xd1d 0x35c 0x398 0xc4a 0x366 0x35c 0xb5e 0x370 0x320 0xa48 0x37a 0x2e4 0x943 0x384 0x2bc 0x855 0x38e 0x280 0x754 0x398 0x1f4 0x704 0x3a2 0x1a4 0x6a0 0x3ac 0x168 0x62a 0x3b6 0xf0 0x5f3 0x3c0 0xb4 0x5c3 0x3ca 0x78 0x5a4 0x3d4 0x3c 0x57e 0x3de 0x1e 0x549 0x3e8 0x00>;
			io-channels = <0x4e5 0x145 0x4e5 0x146 0x4e5 0x148>;
			io-channel-names = "adc-temp\0adc-blkt-temp\0adc-chg-temp\0n/a\0n/a";
			pinctrl-names = "default";
			pinctrl-0 = <0x4e6 0x4e7 0x4e8>;
			battery,temp_adc_type = <0x01>;
			battery,blkt_temp_check_type = <0x02>;
			battery,dchg_temp_check_type = <0x02>;
			battery,blkt_thermal_source = <0x02>;
			battery,dchg_thermal_source = <0x03>;
			battery,temp_table_adc = <0x11e8f 0x15022 0x18aee 0x1d013 0x22133 0x2804f 0x2f0fd 0x3741d 0x40883 0x4b441 0x571b5 0x64436 0x7276b 0x817d4 0x90f0d 0xa07c8 0xaf958 0xbdab4 0xca912 0xd5f3b 0xdfb29 0xe7f49 0xee9b3>;
			battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,blkt_temp_table_adc = <0x1199e 0x14bc4 0x18670 0x1cc92 0x21c1a 0x27a5a 0x2eadd 0x36e2b 0x40292 0x4afbf 0x56de1 0x6413e 0x725a8 0x81740 0x90f6e 0xa08bd 0xaf9a8 0xbdba5 0xcaac2 0xd610c 0xdfd29 0xe80ae 0xeea9e>;
			battery,blkt_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,chg_temp_table_adc = <0xec4b 0x12160 0x15cd5 0x1a7a3 0x1e588 0x232a5 0x2a304 0x32468 0x3ba57 0x464f1 0x521eb 0x5f470 0x6d8cf 0x7cb4a 0x8c52c 0x9c407 0xabaa9 0xba12c 0xc7a4c 0xd3429 0xdd74d 0xe6239 0xed23a>;
			battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,dchg_temp_table_adc = <0x70 0x7e 0x93 0xaf 0xd2 0xfc 0x12d 0x165 0x1a6 0x1ef 0x242 0x2a4 0x306 0x371 0x3dc 0x44c 0x4b7 0x51d 0x576 0x5cb 0x612 0x64c 0x67b>;
			battery,dchg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,high_temp_float = <0x1036>;
			battery,low_temp_float = <0x111c>;
			battery,standard_curr = <0x15cc>;
			battery,max_charging_charge_power = <0xafc8>;
			battery,chg_ocp_current = <0x1838>;
			battery,chg_ocp_dtc = <0x64>;
			battery,siop_scenarios = <0x46>;
			battery,siop_curr_type_num = <0x04>;
			battery,siop_icl_70 = <0xffff 0xffff 0xffff 0x758>;
			battery,siop_fcc_70 = <0xffff 0xffff 0xffff 0xeb0>;
			battery,store_mode_max_input_power = <0x2328>;
			battery,health_condition = <0x384 0x4b 0x4b0 0x41 0x5dc 0x37>;
			battery,step_chg_type = <0x00>;
			battery,dc_step_chg_type = <0x6b>;
			battery,dc_step_chg_charge_power = <0x55f0>;
			battery,dc_step_chg_step = <0x03>;
			battery,dc_step_chg_cond_vol = <0xffa 0x105e 0x111c>;
			battery,dc_step_chg_cond_iin = <0xda2 0xae6 0x00>;
			battery,dc_step_chg_iin_check_cnt = <0x03>;
			battery,dc_step_chg_cond_soc = <0x0f 0x37 0x64 0x0f 0x37 0x64 0x0f 0x37 0x64 0x0f 0x37 0x64 0x0f 0x37 0x64>;
			battery,dc_step_chg_val_vfloat = <0xffa 0x105e 0x111c>;
			battery,dc_step_chg_val_iout = <0x1f40 0x1b44 0x15cc>;
			battery,dis_auto_shipmode_temp_ctrl;
			battery,d2d_check_type = <0x02>;
			battery,ttf_hv_charge_current = <0xa3f>;
			battery,ttf_dc25_charge_current = <0x108c>;
			battery,ttf_dc45_charge_current = <0x14a0>;
			phandle = <0x4f1>;
		};

		input_booster {
			status = "okay";
			compatible = "input_booster";
			resValcount = "2";
			max_resource_count = "4";
			max_cluster_count = "3";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			cpu_cluster_policy = "7,4,0";
			ib_release_values = "-1,0,-2,0";
			allowed_resources = "0,1,2,3";

			booster_key@1 {
				input_booster,label = "key";
				input_booster,type = <0x00>;
				input_booster,head_time = <0x1f4>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@2 {
				input_booster,label = "touchkey";
				input_booster,type = <0x01>;
				input_booster,head_time = <0x01>;
				input_booster,tail_time = <0x1f4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@3 {
				input_booster,label = "touch";
				input_booster,type = <0x02>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x11df00 0x106800>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x3f9 0x3f9>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};

			booster_key@4 {
				input_booster,label = "multitouch";
				input_booster,type = <0x03>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x320>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x1e2d00 0x156300>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@5 {
				input_booster,label = "keyboard";
				input_booster,type = <0x04>;
				input_booster,head_time = <0x82>;
				input_booster,tail_time = <0x82>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x122a00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@6 {
				input_booster,label = "MOUSE";
				input_booster,type = <0x05>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x12c>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x77880>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@7 {
				input_booster,label = "mouse_wheel";
				input_booster,type = <0x06>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x00>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0x00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@8 {
				input_booster,label = "pen_hover";
				input_booster,type = <0x07>;
				input_booster,head_time = <0x82>;
				input_booster,tail_time = <0x1f4>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x122a00 0xe5b00>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x00>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x00 0x00>;
					};
				};
			};

			booster_key@9 {
				input_booster,label = "pen";
				input_booster,type = <0x08>;
				input_booster,head_time = <0xc8>;
				input_booster,tail_time = <0x258>;

				inputbooster,resource {
					compatible = "resource";

					resource@1 {
						resource,label = "CPU";
						resource,value = <0x18e700 0xea600>;
					};

					resource@2 {
						resource,label = "DDR";
						resource,value = <0x00 0x00>;
					};

					resource@3 {
						resource,label = "HMP";
						resource,value = <0x02 0x02>;
					};

					resource@4 {
						resource,label = "LPM";
						resource,value = <0x05 0x05>;
					};
				};
			};
		};

		vibrator_info {
			status = "okay";
			compatible = "samsung,vib-info";
			functions = [00];
			samsung,intensities;
			samsung,haptic_intensities;
			phandle = <0x59c>;
		};

		sec_abc {
			compatible = "samsung,sec_abc";
			status = "okay";

			abc_spec_type1 {
				module_list = "gpu\0gpu_qc\0gpu_qc\0camera\0camera";
				name_list = "gpu_fault\0gpu_fault\0gpu_page_fault\0mipi_overflow\0i2c_fail";
				spec_cnt_list = <0x01 0x01 0x01 0x02 0x02>;
				th_cnt_list0 = <0x14 0x02 0x14 0x01 0x01>;
				th_time_list0 = <0x4b0 0x4b0 0x4b0 0x00 0x00>;
				th_cnt_list1 = <0x14 0x02 0x14 0x03 0x02>;
				th_time_list1 = <0x4b0 0x4b0 0x4b0 0x00 0x00>;
			};
		};

		abc_hub {
			compatible = "samsung,abc_hub";
			status = "okay";

			bootc {
				bootc,time_spec_user = <0x186a0>;
				bootc,time_spec_eng = <0x249f0>;
				bootc,time_spec_fac = <0x186a0>;
			};
		};

		dc_vibrator {
			compatible = "samsung,dc_vibrator";
			status = "okay";
			dc_vib,motor_type = "COINDC";
			dc_vib,gpio_en = <0xac 0x5d 0x00>;
		};

		max77705-fuelgauge {
			status = "okay";
			fuelgauge,fuel_alert_soc = <0x01>;
			fuelgauge,jig_gpio = <0xac 0xb5 0x00>;
			fuelgauge,jig_low_active;
			fuelgauge,capacity_max = <0x3e8>;
			fuelgauge,capacity_max_margin = <0x12c>;
			fuelgauge,capacity_min = <0x00>;
			fuelgauge,capacity_calculation_type = <0x5c>;
			fuelgauge,repeated_fuelalert;
			fuelgauge,using_temp_compensation;
			fuelgauge,low_temp_limit = <0x64>;
			fuelgauge,vempty_recover_time = <0xb4>;
			fuelgauge,using_hw_vempty;
			fuelgauge,sw_v_empty_voltage = <0xc80>;
			fuelgauge,sw_v_empty_voltage_cisd = <0xc1c>;
			fuelgauge,sw_v_empty_recover_voltage = <0xd98>;
			fuelgauge,fg_resistor = <0x05>;
			fuelgauge,lost_soc_trig_soc = <0x3e8>;
			fuelgauge,lost_soc_trig_d_soc = <0x14>;
			fuelgauge,lost_soc_trig_scale = <0x02>;
			fuelgauge,lost_soc_guarantee_soc = <0x1e>;
			fuelgauge,lost_soc_min_vol = <0xc80>;
			phandle = <0x59d>;

			battery_params {
				battery0,v_empty = <0xa7e2>;
				battery0,v_empty_origin = <0x7d54>;
				battery0,capacity = <0xb40>;
				battery0,fg_reset_wa_data = <0xb40 0x3200 0x2d0 0x3e 0x233f>;
				battery1,v_empty = <0xa7e2>;
				battery1,v_empty_origin = <0x7d54>;
				battery1,capacity = <0xfff>;
				battery1,fg_reset_wa_data = <0xfff 0x3200 0x3fb 0x3a 0x2534>;
				battery0,data_ver = <0x04>;
				battery0,selected_reg = <0x02 0x7f80 0x12 0x6700 0x1e 0x8c0 0x21 0x6200 0x22 0x2e80 0x2a 0x23c 0x2c 0xe3e1 0x2d 0x290e 0x2e 0x400 0x2f 0x01 0x32 0x1200 0x33 0xffff 0x37 0x5e0 0x42 0x1000 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
			};
		};

		hall_ic {
			status = "okay";
			compatible = "hall_ic";
			pinctrl-names = "default";
			pinctrl-0 = <0x4e9 0x4ea>;

			hall {
				event = <0x15>;
				gpios = <0xac 0xa9 0x01>;
				phandle = <0x59e>;
			};

			hall_wacom {
				event = <0x1e>;
				gpios = <0xac 0x17 0x01>;
				phandle = <0x59f>;
			};
		};

		hall_logical {
			status = "okay";
			compatible = "hall_logical";
		};

		fixed_regulator@4 {
			compatible = "regulator-fixed";
			regulator-name = "fixed_regulator4";
			gpio = <0xac 0x46 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x4eb>;
			enable-active-high;
			phandle = <0x550>;
		};

		fixed_regulator@2 {
			compatible = "regulator-fixed";
			regulator-name = "panel_buck_en";
			gpio = <0xac 0x02 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x4ec>;
			enable-active-high;
			regulator-boot-on;
			phandle = <0x5a0>;
		};

		fixed_regulator@3 {
			compatible = "regulator-fixed";
			regulator-name = "panel_reset";
			gpio = <0xac 0x00 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x4ed>;
			enable-active-high;
			regulator-boot-on;
			phandle = <0x5a1>;
		};

		fixed_regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "panel_ldo_en";
			gpio = <0xac 0x22 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x4ee>;
			enable-active-high;
			regulator-boot-on;
			phandle = <0x5a2>;
		};

		fixed_regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "fixed_regulator0";
			gpio = <0xac 0xa7 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x4ef>;
			enable-active-high;
			phandle = <0x553>;
		};

		sec-direct-charger {
			status = "okay";
			compatible = "samsung,sec-direct-charger";
			charger,battery_name = "battery";
			charger,main_charger = "max77705-charger";
			charger,direct_charger = "sm5440-charger";
			charger,dchg_min_current = <0x7d0>;
			charger,ta_alert_wa;
			charger,dchg_min_vbat = <0xd48>;
		};

		pass-through {
			start_delay = <0x1388>;
			init_delay = <0x1388>;
			min_cap = <0xc8>;
			fixed_sc_cap = <0x384>;
			max_icl = <0xbb8>;
			vfloat = <0x1130>;
		};

		sec_thermistor@1 {
			compatible = "samsung,sec-thermistor";
			status = "okay";
			thermistor_name = "sec-wf-thermistor";
			id = <0x01>;
			io-channels = <0x4e5 0x14a>;
			io-channel-names = "wf_therm";
			io-channel-ranges;
			use_iio_processed;
			pinctrl-names = "default";
			pinctrl-0 = <0x4f0>;
			adc_array = <0x1139b 0x14656 0x1816d 0x1c863 0x215e5 0x27199 0x2e2b6 0x36629 0x3faac 0x4a70c 0x5651f 0x63867 0x71cb4 0x80e4f 0x90703 0xa009a 0xaf20a 0xbd4d2 0xca524 0xd5bfe 0xdf8e9 0xe7d3f 0xee79a>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			phandle = <0x5a3>;
		};

		sec_thermistor@0 {
			compatible = "samsung,sec-thermistor";
			status = "okay";
			thermistor_name = "sec-ap-thermistor";
			id = <0x00>;
			io-channels = <0x4e5 0x144>;
			io-channel-names = "ap_therm";
			io-channel-ranges;
			use_iio_processed;
			adc_array = <0xbd91 0xf5b3 0x13a97 0x17951 0x1c44a 0x21fc8 0x28764 0x303df 0x39129 0x4349f 0x4e6d4 0x5b5f8 0x692aa 0x77ec8 0x87187 0x96d66 0xa68ad 0xb541e 0xc302e 0xcf03e 0xd9dc2 0xe316d 0xeaa50>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			phandle = <0x5a4>;
		};

		cable-info {
			default_input_current = <0x708>;
			default_charging_current = <0x834>;
			full_check_current_1st = <0x60e>;
			full_check_current_2nd = <0x190>;
			phandle = <0x5a5>;

			current_group_1 {
				cable_number = <0x02 0x13 0x15 0x16 0x17 0x1e>;
				input_current = <0x1f4>;
				charging_current = <0x1f4>;
			};

			current_group_2 {
				cable_number = <0x19 0x1f>;
				input_current = <0x3e8>;
				charging_current = <0x3e8>;
			};

			current_group_3 {
				cable_number = <0x05 0x20>;
				input_current = <0x5dc>;
				charging_current = <0x5dc>;
			};

			current_group_4 {
				cable_number = <0x06 0x07 0x08>;
				input_current = <0x672>;
				charging_current = <0xc4e>;
			};

			current_group_5 {
				cable_number = <0x09>;
				input_current = <0x672>;
				charging_current = <0xc4e>;
			};

			current_group_6 {
				cable_number = <0x0a 0x0c 0x0f 0x1b 0x24>;
				input_current = <0x320>;
				charging_current = <0x92e>;
			};

			current_group_7 {
				cable_number = <0x0d>;
				input_current = <0x2bc>;
				charging_current = <0x92e>;
			};

			current_group_8 {
				cable_number = <0x18>;
				input_current = <0x3e8>;
				charging_current = <0x1c2>;
			};

			current_group_9 {
				cable_number = <0x1a>;
				input_current = <0x7d0>;
				charging_current = <0x708>;
			};

			current_group_10 {
				cable_number = <0x0b 0x0e 0x10 0x1c 0x23>;
				input_current = <0x28a>;
				charging_current = <0x92e>;
			};

			current_group_11 {
				cable_number = <0x1d 0x25>;
				input_current = <0x1f4>;
				charging_current = <0x4b0>;
			};

			current_group_12 {
				cable_number = <0x01 0x04>;
				input_current = <0x1db>;
				charging_current = <0x226>;
			};

			current_group_13 {
				cable_number = <0x22>;
				input_current = <0x4b0>;
				charging_current = <0x92e>;
			};

			current_group_14 {
				cable_number = <0x21>;
				input_current = <0x320>;
				charging_current = <0x92e>;
			};

			current_group_15 {
				cable_number = <0x27>;
				input_current = <0x640>;
				charging_current = <0x834>;
			};

			current_group_16 {
				cable_number = <0x28>;
				input_current = <0x640>;
				charging_current = <0xaf0>;
			};
		};

		wireless-power-info {
			count = <0x05>;
			phandle = <0x5a6>;

			current_group_0 {
				wireless_power_class = <0x02>;
				vout = <0x2328>;
				input_current_limit = <0x339>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x5dc>;
				rx_power = <0x1d4c>;
			};

			current_group_1 {
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x2ee>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x5dc>;
				rx_power = <0x1d4c>;
			};

			current_group_2 {
				wireless_power_class = <0x02>;
				vout = <0x2328>;
				input_current_limit = <0x4b0>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x87f>;
				rx_power = <0x2ee0>;
			};

			current_group_3 {
				wireless_power_class = <0x02>;
				vout = <0x2af8>;
				input_current_limit = <0x44c>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x834>;
				rx_power = <0x2ee0>;
			};

			current_group_4 {
				wireless_power_class = <0x02>;
				vout = <0x2af8>;
				input_current_limit = <0x514>;
				fast_charging_current = <0xc4e>;
				ttf_charge_current = <0x8fc>;
				rx_power = <0x3a98>;
			};
		};

		cpufreq_limit {
			status = "okay";
			compatible = "cpufreq_limit";
			limit,vol_based_clk;
		};

		sec_ext_tm {
			compatible = "samsung,ext-tm";
			status = "okay";
			batt_node = <0x4f1>;
			types = <0x00 0x00>;
			chans = <0x145 0x00>;
		};
	};

	i2c@35 {
		cell-index = <0x23>;
		compatible = "i2c-gpio";
		gpios = <0xac 0xba 0x00 0xac 0xbb 0x00>;
		#i2c-gpio,delay-us = <0x02>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x53a 0x53b 0x53c>;
		status = "okay";
		clock-frequency = <0x186a0>;
		phandle = <0x613>;

		isg6320@28 {
			compatible = "isg6320";
			reg = <0x28>;
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <0x53d>;
			interrupt-parent = <0xac>;
			interrupts = <0xb6 0x00>;
			isg6320,irq-gpio = <0xac 0xb6 0x00>;
			isg6320,reg_num = <0x69>;
			isg6320,multi_use = <0x01>;
			isg6320,hallic_detect = <0x00>;
			isg6320,hallic_cert_detect = <0x00>;
			isg6320,set_reg = [31 00 17 34 18 2f 19 00 1a 1a 1b 12 1c 1a 1d 2d 1e 00 1f 05 20 12 21 12 22 20 23 2d 24 05 25 20 26 2d 27 05 28 12 2b 27 38 31 60 15 61 19 62 09 91 09 65 32 67 58 68 34 69 3e 6a 80 6c 80 6d 84 6e 44 6f 08 70 60 71 80 72 40 73 00 74 ed 75 f6 76 ed 77 de 78 a0 79 f0 7c 15 7d 1a 89 01 8a 69 8b 7d 8c 7d 94 05 95 15 96 09 c5 09 99 32 9b 58 9c 34 9d 3e 9e 80 a0 80 a1 95 a2 44 a3 08 a4 60 a5 80 a6 40 a7 00 a8 ed a9 f6 aa ed ab de ac a0 ad f0 b0 15 b1 1a bd 01 be 69 bf 7d c0 7d 51 04 52 10 55 10 56 20 59 20 5a 14 d1 04 d2 10 d5 10 d6 20 d9 20 da 14 37 33 90 13 c4 13 05 b8 06 80 07 0d 08 01 09 80 11 06 12 08 14 33 15 13 16 13 2c 03];
			phandle = <0x614>;
		};
	};

	i2c@37 {
		cell-index = <0x25>;
		compatible = "i2c-gpio";
		gpios = <0xac 0xaf 0x00 0xac 0xb0 0x00>;
		#i2c-gpio,delay-us = <0x02>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x53e 0x53f>;
		status = "okay";
		#clock-frequency = <0x186a0>;
		phandle = <0x615>;

		isg6320-sub@28 {
			compatible = "isg6320_sub";
			reg = <0x28>;
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <0x540>;
			interrupt-parent = <0xac>;
			interrupts = <0x74 0x00>;
			isg6320_sub,irq-gpio = <0xac 0x74 0x00>;
			isg6320_sub,reg_num = <0x69>;
			isg6320_sub,multi_use = <0x01>;
			isg6320_sub,hallic_detect = <0x00>;
			isg6320_sub,hallic_cert_detect = <0x00>;
			isg6320_sub,set_reg = [31 00 17 37 18 33 19 00 1a 1c 1b 14 1c 1c 1d 30 1e 00 1f 06 20 14 21 14 22 22 23 30 24 06 25 22 26 30 27 06 28 14 2b 28 38 31 60 25 61 1b 62 09 91 09 65 22 67 58 68 34 69 3e 6a 80 6c 80 6d 84 6e 44 6f 08 70 60 71 80 72 40 73 00 74 ed 75 40 76 ed 77 80 78 a0 79 a0 7c 15 7d 1a 89 01 8a 69 8b 7d 8c 7d 94 05 95 15 96 09 c5 09 99 22 9b 58 9c 34 9d 3e 9e 80 a0 80 a1 95 a2 44 a3 08 a4 60 a5 80 a6 40 a7 00 a8 ed a9 40 aa ed ab 80 ac a0 ad a0 b0 15 b1 1a bd 01 be 69 bf 7d c0 7d 51 04 52 10 55 10 56 20 59 10 5a 14 d1 04 d2 10 d5 10 d6 20 d9 20 da 14 37 33 90 13 c4 13 05 b8 06 80 07 0d 08 01 09 80 11 06 12 08 14 33 15 13 16 13 2c 03];
			phandle = <0x616>;
		};
	};

	i2c@38 {
		cell-index = <0x26>;
		compatible = "i2c-gpio";
		gpios = <0xac 0x38 0x00 0xac 0x39 0x00>;
		#i2c-gpio,delay-us = <0x02>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x541 0x542>;
		status = "okay";
		#clock-frequency = <0x186a0>;
		phandle = <0x617>;

		isg6320-wifi@28 {
			compatible = "isg6320_wifi";
			reg = <0x28>;
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <0x543>;
			interrupt-parent = <0xac>;
			interrupts = <0x20 0x00>;
			isg6320_wifi,irq-gpio = <0xac 0x20 0x00>;
			isg6320_wifi,reg_num = <0x69>;
			isg6320_wifi,multi_use = <0x01>;
			isg6320_wifi,hallic_detect = <0x00>;
			isg6320_wifi,hallic_cert_detect = <0x00>;
			isg6320_wifi,set_reg = [31 00 17 35 18 31 19 00 1a 1b 1b 13 1c 1b 1d 2e 1e 00 1f 06 20 13 21 13 22 21 23 2e 24 06 25 21 26 2e 27 06 28 13 2b 28 38 31 60 25 61 1e 62 00 91 00 65 22 67 58 68 34 69 3e 6a 80 6c 80 6d 42 6e 44 6f 08 70 60 71 80 72 40 73 00 74 ed 75 40 76 ed 77 80 78 a0 79 a0 7c 15 7d 1a 89 01 8a 69 8b 7d 8c 7d 94 25 95 1e 96 00 c5 00 99 22 9b 58 9c 34 9d 3e 9e 80 a0 80 a1 42 a2 44 a3 08 a4 60 a5 80 a6 40 a7 00 a8 ed a9 40 aa ed ab 80 ac a0 ad a0 b0 15 b1 1a bd 01 be 69 bf 7d c0 7d 51 04 52 10 55 10 56 20 59 10 5a 14 d1 04 d2 10 d5 10 d6 20 d9 10 da 14 37 33 90 13 c4 13 05 b8 06 80 07 0d 08 01 09 80 11 06 12 08 14 33 15 13 16 13 2c 03];
			phandle = <0x618>;
		};
	};

	sec_pm_debug {
		compatible = "samsung,sec-ap-pmic";
		status = "okay";
		chg_det_gpio = <0x519 0x05 0x01>;
		mboxes = <0x43 0x00>;
		mbox-names = "sec-pm-debug";
		phandle = <0x619>;
	};

	muic {
		status = "okay";
		muic,support-list = "TA\0USB\0CDP\0JIG UART OFF\0JIG UART OFF/VB\0JIG UART ON\0JIG UART ON/VB\0JIG USB OFF\0JIG USB ON\0OTG\0Unofficial TA\0DCD Timeout\0AFC Charger";
	};

	hypervisor {
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		compatible = "qcom,gunyah-hypervisor-1.0\0qcom,gunyah-hypervisor\0simple-bus";

		qcom,gunyah-vm {
			compatible = "qcom,gunyah-vm-id-1.0\0qcom,gunyah-vm-id";
			qcom,vmid = <0x03>;
			qcom,vendor = "Qualcomm";
		};

		qcom,gh-watchdog {
			compatible = "qcom,gh-watchdog";
			interrupts = <0x00 0x00 0x01>;
		};

		qcom,resource-manager-rpc@15e0d090b9de7a5a {
			compatible = "qcom,resource-manager-1-0\0qcom,resource-manager\0qcom,gunyah-message-queue\0qcom,gunyah-capability";
			reg = <0x15e0d090 0xb9de7a5a 0x15e0d090 0xb9de674c>;
			interrupts = <0x00 0x3a0 0x01 0x00 0x3a1 0x01>;
			qcom,free-irq-start = <0x3c0>;
			qcom,is-full-duplex;
			qcom,tx-message-size = <0xf0>;
			qcom,rx-message-size = <0xf0>;
			qcom,tx-queue-depth = <0x08>;
			qcom,rx-queue-depth = <0x08>;
		};
	};
};
