
Custom bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003218  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  080033a0  080033a0  000043a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800361c  0800361c  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800361c  0800361c  0000461c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003624  08003624  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003624  08003624  00004624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003628  08003628  00004628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800362c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          00000068  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000c4  200000c4  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009295  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e0f  00000000  00000000  0000e321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000840  00000000  00000000  00010130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000639  00000000  00000000  00010970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002074d  00000000  00000000  00010fa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b088  00000000  00000000  000316f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2810  00000000  00000000  0003c77e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fef8e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001fc8  00000000  00000000  000fefd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00100f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003388 	.word	0x08003388

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08003388 	.word	0x08003388

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Multiply>:
  0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63, 0x55, 0x21, 0x0c, 0x7d };

static const uint8_t Rcon[11] = { 0x8d, 0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80, 0x1b, 0x36 };

// --- MATEMATİKSEL YARDIMCI FONKSİYONLAR ---
static uint8_t Multiply(uint8_t x, uint8_t y) {
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	460a      	mov	r2, r1
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	4613      	mov	r3, r2
 8000512:	71bb      	strb	r3, [r7, #6]
  uint8_t p = 0;
 8000514:	2300      	movs	r3, #0
 8000516:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < 8; i++) {
 8000518:	2300      	movs	r3, #0
 800051a:	73bb      	strb	r3, [r7, #14]
 800051c:	e01c      	b.n	8000558 <Multiply+0x54>
    if (y & 1) p ^= x;
 800051e:	79bb      	ldrb	r3, [r7, #6]
 8000520:	f003 0301 	and.w	r3, r3, #1
 8000524:	2b00      	cmp	r3, #0
 8000526:	d003      	beq.n	8000530 <Multiply+0x2c>
 8000528:	7bfa      	ldrb	r2, [r7, #15]
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	4053      	eors	r3, r2
 800052e:	73fb      	strb	r3, [r7, #15]
    uint8_t hb = (x & 0x80);
 8000530:	79fb      	ldrb	r3, [r7, #7]
 8000532:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000536:	737b      	strb	r3, [r7, #13]
    x <<= 1;
 8000538:	79fb      	ldrb	r3, [r7, #7]
 800053a:	005b      	lsls	r3, r3, #1
 800053c:	71fb      	strb	r3, [r7, #7]
    if (hb) x ^= 0x1b;
 800053e:	7b7b      	ldrb	r3, [r7, #13]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d003      	beq.n	800054c <Multiply+0x48>
 8000544:	79fb      	ldrb	r3, [r7, #7]
 8000546:	f083 031b 	eor.w	r3, r3, #27
 800054a:	71fb      	strb	r3, [r7, #7]
    y >>= 1;
 800054c:	79bb      	ldrb	r3, [r7, #6]
 800054e:	085b      	lsrs	r3, r3, #1
 8000550:	71bb      	strb	r3, [r7, #6]
  for (uint8_t i = 0; i < 8; i++) {
 8000552:	7bbb      	ldrb	r3, [r7, #14]
 8000554:	3301      	adds	r3, #1
 8000556:	73bb      	strb	r3, [r7, #14]
 8000558:	7bbb      	ldrb	r3, [r7, #14]
 800055a:	2b07      	cmp	r3, #7
 800055c:	d9df      	bls.n	800051e <Multiply+0x1a>
  }
  return p;
 800055e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000560:	4618      	mov	r0, r3
 8000562:	3714      	adds	r7, #20
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr

0800056c <KeyExpansion>:

static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key) {
 800056c:	b480      	push	{r7}
 800056e:	b089      	sub	sp, #36	@ 0x24
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
  uint32_t i, j, k;
  uint8_t tempa[4];
  for (i = 0; i < 8; ++i) {
 8000576:	2300      	movs	r3, #0
 8000578:	61fb      	str	r3, [r7, #28]
 800057a:	e030      	b.n	80005de <KeyExpansion+0x72>
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 800057c:	69fb      	ldr	r3, [r7, #28]
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	683a      	ldr	r2, [r7, #0]
 8000582:	441a      	add	r2, r3
 8000584:	69fb      	ldr	r3, [r7, #28]
 8000586:	009b      	lsls	r3, r3, #2
 8000588:	6879      	ldr	r1, [r7, #4]
 800058a:	440b      	add	r3, r1
 800058c:	7812      	ldrb	r2, [r2, #0]
 800058e:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 8000590:	69fb      	ldr	r3, [r7, #28]
 8000592:	009b      	lsls	r3, r3, #2
 8000594:	3301      	adds	r3, #1
 8000596:	683a      	ldr	r2, [r7, #0]
 8000598:	441a      	add	r2, r3
 800059a:	69fb      	ldr	r3, [r7, #28]
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	3301      	adds	r3, #1
 80005a0:	6879      	ldr	r1, [r7, #4]
 80005a2:	440b      	add	r3, r1
 80005a4:	7812      	ldrb	r2, [r2, #0]
 80005a6:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 80005a8:	69fb      	ldr	r3, [r7, #28]
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	3302      	adds	r3, #2
 80005ae:	683a      	ldr	r2, [r7, #0]
 80005b0:	441a      	add	r2, r3
 80005b2:	69fb      	ldr	r3, [r7, #28]
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	3302      	adds	r3, #2
 80005b8:	6879      	ldr	r1, [r7, #4]
 80005ba:	440b      	add	r3, r1
 80005bc:	7812      	ldrb	r2, [r2, #0]
 80005be:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 80005c0:	69fb      	ldr	r3, [r7, #28]
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	3303      	adds	r3, #3
 80005c6:	683a      	ldr	r2, [r7, #0]
 80005c8:	441a      	add	r2, r3
 80005ca:	69fb      	ldr	r3, [r7, #28]
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	3303      	adds	r3, #3
 80005d0:	6879      	ldr	r1, [r7, #4]
 80005d2:	440b      	add	r3, r1
 80005d4:	7812      	ldrb	r2, [r2, #0]
 80005d6:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8; ++i) {
 80005d8:	69fb      	ldr	r3, [r7, #28]
 80005da:	3301      	adds	r3, #1
 80005dc:	61fb      	str	r3, [r7, #28]
 80005de:	69fb      	ldr	r3, [r7, #28]
 80005e0:	2b07      	cmp	r3, #7
 80005e2:	d9cb      	bls.n	800057c <KeyExpansion+0x10>
  }
  for (i = 8; i < 60; ++i) {
 80005e4:	2308      	movs	r3, #8
 80005e6:	61fb      	str	r3, [r7, #28]
 80005e8:	e09a      	b.n	8000720 <KeyExpansion+0x1b4>
    k = (i - 1) * 4;
 80005ea:	69fb      	ldr	r3, [r7, #28]
 80005ec:	3b01      	subs	r3, #1
 80005ee:	009b      	lsls	r3, r3, #2
 80005f0:	61bb      	str	r3, [r7, #24]
    tempa[0] = RoundKey[k + 0]; tempa[1] = RoundKey[k + 1];
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	69bb      	ldr	r3, [r7, #24]
 80005f6:	4413      	add	r3, r2
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	733b      	strb	r3, [r7, #12]
 80005fc:	69bb      	ldr	r3, [r7, #24]
 80005fe:	3301      	adds	r3, #1
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	4413      	add	r3, r2
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	737b      	strb	r3, [r7, #13]
    tempa[2] = RoundKey[k + 2]; tempa[3] = RoundKey[k + 3];
 8000608:	69bb      	ldr	r3, [r7, #24]
 800060a:	3302      	adds	r3, #2
 800060c:	687a      	ldr	r2, [r7, #4]
 800060e:	4413      	add	r3, r2
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	73bb      	strb	r3, [r7, #14]
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	3303      	adds	r3, #3
 8000618:	687a      	ldr	r2, [r7, #4]
 800061a:	4413      	add	r3, r2
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	73fb      	strb	r3, [r7, #15]
    if (i % 8 == 0) {
 8000620:	69fb      	ldr	r3, [r7, #28]
 8000622:	f003 0307 	and.w	r3, r3, #7
 8000626:	2b00      	cmp	r3, #0
 8000628:	d125      	bne.n	8000676 <KeyExpansion+0x10a>
      uint8_t u8tmp = tempa[0];
 800062a:	7b3b      	ldrb	r3, [r7, #12]
 800062c:	75fb      	strb	r3, [r7, #23]
      tempa[0] = tempa[1]; tempa[1] = tempa[2]; tempa[2] = tempa[3]; tempa[3] = u8tmp;
 800062e:	7b7b      	ldrb	r3, [r7, #13]
 8000630:	733b      	strb	r3, [r7, #12]
 8000632:	7bbb      	ldrb	r3, [r7, #14]
 8000634:	737b      	strb	r3, [r7, #13]
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	73bb      	strb	r3, [r7, #14]
 800063a:	7dfb      	ldrb	r3, [r7, #23]
 800063c:	73fb      	strb	r3, [r7, #15]
      tempa[0] = sbox[tempa[0]]; tempa[1] = sbox[tempa[1]];
 800063e:	7b3b      	ldrb	r3, [r7, #12]
 8000640:	461a      	mov	r2, r3
 8000642:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <KeyExpansion+0x1cc>)
 8000644:	5c9b      	ldrb	r3, [r3, r2]
 8000646:	733b      	strb	r3, [r7, #12]
 8000648:	7b7b      	ldrb	r3, [r7, #13]
 800064a:	461a      	mov	r2, r3
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <KeyExpansion+0x1cc>)
 800064e:	5c9b      	ldrb	r3, [r3, r2]
 8000650:	737b      	strb	r3, [r7, #13]
      tempa[2] = sbox[tempa[2]]; tempa[3] = sbox[tempa[3]];
 8000652:	7bbb      	ldrb	r3, [r7, #14]
 8000654:	461a      	mov	r2, r3
 8000656:	4b38      	ldr	r3, [pc, #224]	@ (8000738 <KeyExpansion+0x1cc>)
 8000658:	5c9b      	ldrb	r3, [r3, r2]
 800065a:	73bb      	strb	r3, [r7, #14]
 800065c:	7bfb      	ldrb	r3, [r7, #15]
 800065e:	461a      	mov	r2, r3
 8000660:	4b35      	ldr	r3, [pc, #212]	@ (8000738 <KeyExpansion+0x1cc>)
 8000662:	5c9b      	ldrb	r3, [r3, r2]
 8000664:	73fb      	strb	r3, [r7, #15]
      tempa[0] ^= Rcon[i / 8];
 8000666:	7b3a      	ldrb	r2, [r7, #12]
 8000668:	69fb      	ldr	r3, [r7, #28]
 800066a:	08db      	lsrs	r3, r3, #3
 800066c:	4933      	ldr	r1, [pc, #204]	@ (800073c <KeyExpansion+0x1d0>)
 800066e:	5ccb      	ldrb	r3, [r1, r3]
 8000670:	4053      	eors	r3, r2
 8000672:	b2db      	uxtb	r3, r3
 8000674:	733b      	strb	r3, [r7, #12]
    }
    if (i % 8 == 4) {
 8000676:	69fb      	ldr	r3, [r7, #28]
 8000678:	f003 0307 	and.w	r3, r3, #7
 800067c:	2b04      	cmp	r3, #4
 800067e:	d113      	bne.n	80006a8 <KeyExpansion+0x13c>
      tempa[0] = sbox[tempa[0]]; tempa[1] = sbox[tempa[1]];
 8000680:	7b3b      	ldrb	r3, [r7, #12]
 8000682:	461a      	mov	r2, r3
 8000684:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <KeyExpansion+0x1cc>)
 8000686:	5c9b      	ldrb	r3, [r3, r2]
 8000688:	733b      	strb	r3, [r7, #12]
 800068a:	7b7b      	ldrb	r3, [r7, #13]
 800068c:	461a      	mov	r2, r3
 800068e:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <KeyExpansion+0x1cc>)
 8000690:	5c9b      	ldrb	r3, [r3, r2]
 8000692:	737b      	strb	r3, [r7, #13]
      tempa[2] = sbox[tempa[2]]; tempa[3] = sbox[tempa[3]];
 8000694:	7bbb      	ldrb	r3, [r7, #14]
 8000696:	461a      	mov	r2, r3
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <KeyExpansion+0x1cc>)
 800069a:	5c9b      	ldrb	r3, [r3, r2]
 800069c:	73bb      	strb	r3, [r7, #14]
 800069e:	7bfb      	ldrb	r3, [r7, #15]
 80006a0:	461a      	mov	r2, r3
 80006a2:	4b25      	ldr	r3, [pc, #148]	@ (8000738 <KeyExpansion+0x1cc>)
 80006a4:	5c9b      	ldrb	r3, [r3, r2]
 80006a6:	73fb      	strb	r3, [r7, #15]
    }
    j = i * 4; k = (i - 8) * 4;
 80006a8:	69fb      	ldr	r3, [r7, #28]
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	613b      	str	r3, [r7, #16]
 80006ae:	69fb      	ldr	r3, [r7, #28]
 80006b0:	3b08      	subs	r3, #8
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	61bb      	str	r3, [r7, #24]
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	69bb      	ldr	r3, [r7, #24]
 80006ba:	4413      	add	r3, r2
 80006bc:	7819      	ldrb	r1, [r3, #0]
 80006be:	7b3a      	ldrb	r2, [r7, #12]
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	4403      	add	r3, r0
 80006c6:	404a      	eors	r2, r1
 80006c8:	b2d2      	uxtb	r2, r2
 80006ca:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 80006cc:	69bb      	ldr	r3, [r7, #24]
 80006ce:	3301      	adds	r3, #1
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	4413      	add	r3, r2
 80006d4:	7819      	ldrb	r1, [r3, #0]
 80006d6:	7b7a      	ldrb	r2, [r7, #13]
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	3301      	adds	r3, #1
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	4403      	add	r3, r0
 80006e0:	404a      	eors	r2, r1
 80006e2:	b2d2      	uxtb	r2, r2
 80006e4:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 80006e6:	69bb      	ldr	r3, [r7, #24]
 80006e8:	3302      	adds	r3, #2
 80006ea:	687a      	ldr	r2, [r7, #4]
 80006ec:	4413      	add	r3, r2
 80006ee:	7819      	ldrb	r1, [r3, #0]
 80006f0:	7bba      	ldrb	r2, [r7, #14]
 80006f2:	693b      	ldr	r3, [r7, #16]
 80006f4:	3302      	adds	r3, #2
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	4403      	add	r3, r0
 80006fa:	404a      	eors	r2, r1
 80006fc:	b2d2      	uxtb	r2, r2
 80006fe:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 8000700:	69bb      	ldr	r3, [r7, #24]
 8000702:	3303      	adds	r3, #3
 8000704:	687a      	ldr	r2, [r7, #4]
 8000706:	4413      	add	r3, r2
 8000708:	7819      	ldrb	r1, [r3, #0]
 800070a:	7bfa      	ldrb	r2, [r7, #15]
 800070c:	693b      	ldr	r3, [r7, #16]
 800070e:	3303      	adds	r3, #3
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	4403      	add	r3, r0
 8000714:	404a      	eors	r2, r1
 8000716:	b2d2      	uxtb	r2, r2
 8000718:	701a      	strb	r2, [r3, #0]
  for (i = 8; i < 60; ++i) {
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	3301      	adds	r3, #1
 800071e:	61fb      	str	r3, [r7, #28]
 8000720:	69fb      	ldr	r3, [r7, #28]
 8000722:	2b3b      	cmp	r3, #59	@ 0x3b
 8000724:	f67f af61 	bls.w	80005ea <KeyExpansion+0x7e>
  }
}
 8000728:	bf00      	nop
 800072a:	bf00      	nop
 800072c:	3724      	adds	r7, #36	@ 0x24
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	080033f8 	.word	0x080033f8
 800073c:	080035f8 	.word	0x080035f8

08000740 <InvCipher>:

// --- AES ÇÖZME ADIMLARI ---
static void InvCipher(uint8_t* state, const uint8_t* RoundKey) {
 8000740:	b590      	push	{r4, r7, lr}
 8000742:	b089      	sub	sp, #36	@ 0x24
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
  // AddRoundKey(14)
  for (uint8_t i = 0; i < 16; ++i) state[i] ^= RoundKey[(14 * 16) + i];
 800074a:	2300      	movs	r3, #0
 800074c:	77fb      	strb	r3, [r7, #31]
 800074e:	e012      	b.n	8000776 <InvCipher+0x36>
 8000750:	7ffb      	ldrb	r3, [r7, #31]
 8000752:	687a      	ldr	r2, [r7, #4]
 8000754:	4413      	add	r3, r2
 8000756:	7819      	ldrb	r1, [r3, #0]
 8000758:	7ffb      	ldrb	r3, [r7, #31]
 800075a:	33e0      	adds	r3, #224	@ 0xe0
 800075c:	461a      	mov	r2, r3
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	4413      	add	r3, r2
 8000762:	781a      	ldrb	r2, [r3, #0]
 8000764:	7ffb      	ldrb	r3, [r7, #31]
 8000766:	6878      	ldr	r0, [r7, #4]
 8000768:	4403      	add	r3, r0
 800076a:	404a      	eors	r2, r1
 800076c:	b2d2      	uxtb	r2, r2
 800076e:	701a      	strb	r2, [r3, #0]
 8000770:	7ffb      	ldrb	r3, [r7, #31]
 8000772:	3301      	adds	r3, #1
 8000774:	77fb      	strb	r3, [r7, #31]
 8000776:	7ffb      	ldrb	r3, [r7, #31]
 8000778:	2b0f      	cmp	r3, #15
 800077a:	d9e9      	bls.n	8000750 <InvCipher+0x10>

  for (int round = 13; round > 0; --round) {
 800077c:	230d      	movs	r3, #13
 800077e:	61bb      	str	r3, [r7, #24]
 8000780:	e136      	b.n	80009f0 <InvCipher+0x2b0>
    // InvShiftRows
    uint8_t tmp;
    tmp = state[13]; state[13] = state[9]; state[9] = state[5]; state[5] = state[1]; state[1] = tmp;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	7b5b      	ldrb	r3, [r3, #13]
 8000786:	747b      	strb	r3, [r7, #17]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	330d      	adds	r3, #13
 800078c:	687a      	ldr	r2, [r7, #4]
 800078e:	7a52      	ldrb	r2, [r2, #9]
 8000790:	701a      	strb	r2, [r3, #0]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	3309      	adds	r3, #9
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	7952      	ldrb	r2, [r2, #5]
 800079a:	701a      	strb	r2, [r3, #0]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3305      	adds	r3, #5
 80007a0:	687a      	ldr	r2, [r7, #4]
 80007a2:	7852      	ldrb	r2, [r2, #1]
 80007a4:	701a      	strb	r2, [r3, #0]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	3301      	adds	r3, #1
 80007aa:	7c7a      	ldrb	r2, [r7, #17]
 80007ac:	701a      	strb	r2, [r3, #0]
    tmp = state[2]; state[2] = state[10]; state[10] = tmp;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	789b      	ldrb	r3, [r3, #2]
 80007b2:	747b      	strb	r3, [r7, #17]
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3302      	adds	r3, #2
 80007b8:	687a      	ldr	r2, [r7, #4]
 80007ba:	7a92      	ldrb	r2, [r2, #10]
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	330a      	adds	r3, #10
 80007c2:	7c7a      	ldrb	r2, [r7, #17]
 80007c4:	701a      	strb	r2, [r3, #0]
    tmp = state[6]; state[6] = state[14]; state[14] = tmp;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	799b      	ldrb	r3, [r3, #6]
 80007ca:	747b      	strb	r3, [r7, #17]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	3306      	adds	r3, #6
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	7b92      	ldrb	r2, [r2, #14]
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	330e      	adds	r3, #14
 80007da:	7c7a      	ldrb	r2, [r7, #17]
 80007dc:	701a      	strb	r2, [r3, #0]
    tmp = state[3]; state[3] = state[7]; state[7] = state[11]; state[11] = state[15]; state[15] = tmp;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	78db      	ldrb	r3, [r3, #3]
 80007e2:	747b      	strb	r3, [r7, #17]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	3303      	adds	r3, #3
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	79d2      	ldrb	r2, [r2, #7]
 80007ec:	701a      	strb	r2, [r3, #0]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	3307      	adds	r3, #7
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	7ad2      	ldrb	r2, [r2, #11]
 80007f6:	701a      	strb	r2, [r3, #0]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	330b      	adds	r3, #11
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	7bd2      	ldrb	r2, [r2, #15]
 8000800:	701a      	strb	r2, [r3, #0]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	330f      	adds	r3, #15
 8000806:	7c7a      	ldrb	r2, [r7, #17]
 8000808:	701a      	strb	r2, [r3, #0]

    // InvSubBytes
    for (uint8_t i = 0; i < 16; ++i) state[i] = rsbox[state[i]];
 800080a:	2300      	movs	r3, #0
 800080c:	75fb      	strb	r3, [r7, #23]
 800080e:	e00d      	b.n	800082c <InvCipher+0xec>
 8000810:	7dfb      	ldrb	r3, [r7, #23]
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	4619      	mov	r1, r3
 800081a:	7dfb      	ldrb	r3, [r7, #23]
 800081c:	687a      	ldr	r2, [r7, #4]
 800081e:	4413      	add	r3, r2
 8000820:	4aaf      	ldr	r2, [pc, #700]	@ (8000ae0 <InvCipher+0x3a0>)
 8000822:	5c52      	ldrb	r2, [r2, r1]
 8000824:	701a      	strb	r2, [r3, #0]
 8000826:	7dfb      	ldrb	r3, [r7, #23]
 8000828:	3301      	adds	r3, #1
 800082a:	75fb      	strb	r3, [r7, #23]
 800082c:	7dfb      	ldrb	r3, [r7, #23]
 800082e:	2b0f      	cmp	r3, #15
 8000830:	d9ee      	bls.n	8000810 <InvCipher+0xd0>

    // AddRoundKey
    for (uint8_t i = 0; i < 16; ++i) state[i] ^= RoundKey[(round * 16) + i];
 8000832:	2300      	movs	r3, #0
 8000834:	75bb      	strb	r3, [r7, #22]
 8000836:	e014      	b.n	8000862 <InvCipher+0x122>
 8000838:	7dbb      	ldrb	r3, [r7, #22]
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	4413      	add	r3, r2
 800083e:	7819      	ldrb	r1, [r3, #0]
 8000840:	69bb      	ldr	r3, [r7, #24]
 8000842:	011a      	lsls	r2, r3, #4
 8000844:	7dbb      	ldrb	r3, [r7, #22]
 8000846:	4413      	add	r3, r2
 8000848:	461a      	mov	r2, r3
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	4413      	add	r3, r2
 800084e:	781a      	ldrb	r2, [r3, #0]
 8000850:	7dbb      	ldrb	r3, [r7, #22]
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	4403      	add	r3, r0
 8000856:	404a      	eors	r2, r1
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	7dbb      	ldrb	r3, [r7, #22]
 800085e:	3301      	adds	r3, #1
 8000860:	75bb      	strb	r3, [r7, #22]
 8000862:	7dbb      	ldrb	r3, [r7, #22]
 8000864:	2b0f      	cmp	r3, #15
 8000866:	d9e7      	bls.n	8000838 <InvCipher+0xf8>

    // InvMixColumns
    uint8_t a, b, c, d;
    for (uint8_t i = 0; i < 4; ++i) {
 8000868:	2300      	movs	r3, #0
 800086a:	757b      	strb	r3, [r7, #21]
 800086c:	e0b9      	b.n	80009e2 <InvCipher+0x2a2>
      a = state[i * 4 + 0]; b = state[i * 4 + 1]; c = state[i * 4 + 2]; d = state[i * 4 + 3];
 800086e:	7d7b      	ldrb	r3, [r7, #21]
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	461a      	mov	r2, r3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4413      	add	r3, r2
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	743b      	strb	r3, [r7, #16]
 800087c:	7d7b      	ldrb	r3, [r7, #21]
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	3301      	adds	r3, #1
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	4413      	add	r3, r2
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	73fb      	strb	r3, [r7, #15]
 800088a:	7d7b      	ldrb	r3, [r7, #21]
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	3302      	adds	r3, #2
 8000890:	687a      	ldr	r2, [r7, #4]
 8000892:	4413      	add	r3, r2
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	73bb      	strb	r3, [r7, #14]
 8000898:	7d7b      	ldrb	r3, [r7, #21]
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	3303      	adds	r3, #3
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	737b      	strb	r3, [r7, #13]
      state[i * 4 + 0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 80008a6:	7c3b      	ldrb	r3, [r7, #16]
 80008a8:	210e      	movs	r1, #14
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fe2a 	bl	8000504 <Multiply>
 80008b0:	4603      	mov	r3, r0
 80008b2:	461c      	mov	r4, r3
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
 80008b6:	210b      	movs	r1, #11
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff fe23 	bl	8000504 <Multiply>
 80008be:	4603      	mov	r3, r0
 80008c0:	4063      	eors	r3, r4
 80008c2:	b2dc      	uxtb	r4, r3
 80008c4:	7bbb      	ldrb	r3, [r7, #14]
 80008c6:	210d      	movs	r1, #13
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fe1b 	bl	8000504 <Multiply>
 80008ce:	4603      	mov	r3, r0
 80008d0:	4063      	eors	r3, r4
 80008d2:	b2dc      	uxtb	r4, r3
 80008d4:	7b7b      	ldrb	r3, [r7, #13]
 80008d6:	2109      	movs	r1, #9
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff fe13 	bl	8000504 <Multiply>
 80008de:	4603      	mov	r3, r0
 80008e0:	461a      	mov	r2, r3
 80008e2:	7d7b      	ldrb	r3, [r7, #21]
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	4619      	mov	r1, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	440b      	add	r3, r1
 80008ec:	4062      	eors	r2, r4
 80008ee:	b2d2      	uxtb	r2, r2
 80008f0:	701a      	strb	r2, [r3, #0]
      state[i * 4 + 1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 80008f2:	7c3b      	ldrb	r3, [r7, #16]
 80008f4:	2109      	movs	r1, #9
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff fe04 	bl	8000504 <Multiply>
 80008fc:	4603      	mov	r3, r0
 80008fe:	461c      	mov	r4, r3
 8000900:	7bfb      	ldrb	r3, [r7, #15]
 8000902:	210e      	movs	r1, #14
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fdfd 	bl	8000504 <Multiply>
 800090a:	4603      	mov	r3, r0
 800090c:	4063      	eors	r3, r4
 800090e:	b2dc      	uxtb	r4, r3
 8000910:	7bbb      	ldrb	r3, [r7, #14]
 8000912:	210b      	movs	r1, #11
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff fdf5 	bl	8000504 <Multiply>
 800091a:	4603      	mov	r3, r0
 800091c:	4063      	eors	r3, r4
 800091e:	b2dc      	uxtb	r4, r3
 8000920:	7b7b      	ldrb	r3, [r7, #13]
 8000922:	210d      	movs	r1, #13
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff fded 	bl	8000504 <Multiply>
 800092a:	4603      	mov	r3, r0
 800092c:	4619      	mov	r1, r3
 800092e:	7d7b      	ldrb	r3, [r7, #21]
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	3301      	adds	r3, #1
 8000934:	687a      	ldr	r2, [r7, #4]
 8000936:	4413      	add	r3, r2
 8000938:	ea84 0201 	eor.w	r2, r4, r1
 800093c:	b2d2      	uxtb	r2, r2
 800093e:	701a      	strb	r2, [r3, #0]
      state[i * 4 + 2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 8000940:	7c3b      	ldrb	r3, [r7, #16]
 8000942:	210d      	movs	r1, #13
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff fddd 	bl	8000504 <Multiply>
 800094a:	4603      	mov	r3, r0
 800094c:	461c      	mov	r4, r3
 800094e:	7bfb      	ldrb	r3, [r7, #15]
 8000950:	2109      	movs	r1, #9
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff fdd6 	bl	8000504 <Multiply>
 8000958:	4603      	mov	r3, r0
 800095a:	4063      	eors	r3, r4
 800095c:	b2dc      	uxtb	r4, r3
 800095e:	7bbb      	ldrb	r3, [r7, #14]
 8000960:	210e      	movs	r1, #14
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff fdce 	bl	8000504 <Multiply>
 8000968:	4603      	mov	r3, r0
 800096a:	4063      	eors	r3, r4
 800096c:	b2dc      	uxtb	r4, r3
 800096e:	7b7b      	ldrb	r3, [r7, #13]
 8000970:	210b      	movs	r1, #11
 8000972:	4618      	mov	r0, r3
 8000974:	f7ff fdc6 	bl	8000504 <Multiply>
 8000978:	4603      	mov	r3, r0
 800097a:	4619      	mov	r1, r3
 800097c:	7d7b      	ldrb	r3, [r7, #21]
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	3302      	adds	r3, #2
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	4413      	add	r3, r2
 8000986:	ea84 0201 	eor.w	r2, r4, r1
 800098a:	b2d2      	uxtb	r2, r2
 800098c:	701a      	strb	r2, [r3, #0]
      state[i * 4 + 3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 800098e:	7c3b      	ldrb	r3, [r7, #16]
 8000990:	210b      	movs	r1, #11
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff fdb6 	bl	8000504 <Multiply>
 8000998:	4603      	mov	r3, r0
 800099a:	461c      	mov	r4, r3
 800099c:	7bfb      	ldrb	r3, [r7, #15]
 800099e:	210d      	movs	r1, #13
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fdaf 	bl	8000504 <Multiply>
 80009a6:	4603      	mov	r3, r0
 80009a8:	4063      	eors	r3, r4
 80009aa:	b2dc      	uxtb	r4, r3
 80009ac:	7bbb      	ldrb	r3, [r7, #14]
 80009ae:	2109      	movs	r1, #9
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff fda7 	bl	8000504 <Multiply>
 80009b6:	4603      	mov	r3, r0
 80009b8:	4063      	eors	r3, r4
 80009ba:	b2dc      	uxtb	r4, r3
 80009bc:	7b7b      	ldrb	r3, [r7, #13]
 80009be:	210e      	movs	r1, #14
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff fd9f 	bl	8000504 <Multiply>
 80009c6:	4603      	mov	r3, r0
 80009c8:	4619      	mov	r1, r3
 80009ca:	7d7b      	ldrb	r3, [r7, #21]
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	3303      	adds	r3, #3
 80009d0:	687a      	ldr	r2, [r7, #4]
 80009d2:	4413      	add	r3, r2
 80009d4:	ea84 0201 	eor.w	r2, r4, r1
 80009d8:	b2d2      	uxtb	r2, r2
 80009da:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; ++i) {
 80009dc:	7d7b      	ldrb	r3, [r7, #21]
 80009de:	3301      	adds	r3, #1
 80009e0:	757b      	strb	r3, [r7, #21]
 80009e2:	7d7b      	ldrb	r3, [r7, #21]
 80009e4:	2b03      	cmp	r3, #3
 80009e6:	f67f af42 	bls.w	800086e <InvCipher+0x12e>
  for (int round = 13; round > 0; --round) {
 80009ea:	69bb      	ldr	r3, [r7, #24]
 80009ec:	3b01      	subs	r3, #1
 80009ee:	61bb      	str	r3, [r7, #24]
 80009f0:	69bb      	ldr	r3, [r7, #24]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	f73f aec5 	bgt.w	8000782 <InvCipher+0x42>
    }
  }
  // Son Round
  uint8_t tmp;
  tmp = state[13]; state[13] = state[9]; state[9] = state[5]; state[5] = state[1]; state[1] = tmp;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	7b5b      	ldrb	r3, [r3, #13]
 80009fc:	74bb      	strb	r3, [r7, #18]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	330d      	adds	r3, #13
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	7a52      	ldrb	r2, [r2, #9]
 8000a06:	701a      	strb	r2, [r3, #0]
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	3309      	adds	r3, #9
 8000a0c:	687a      	ldr	r2, [r7, #4]
 8000a0e:	7952      	ldrb	r2, [r2, #5]
 8000a10:	701a      	strb	r2, [r3, #0]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	3305      	adds	r3, #5
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	7852      	ldrb	r2, [r2, #1]
 8000a1a:	701a      	strb	r2, [r3, #0]
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	7cba      	ldrb	r2, [r7, #18]
 8000a22:	701a      	strb	r2, [r3, #0]
  tmp = state[2]; state[2] = state[10]; state[10] = tmp;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	789b      	ldrb	r3, [r3, #2]
 8000a28:	74bb      	strb	r3, [r7, #18]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	3302      	adds	r3, #2
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	7a92      	ldrb	r2, [r2, #10]
 8000a32:	701a      	strb	r2, [r3, #0]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	330a      	adds	r3, #10
 8000a38:	7cba      	ldrb	r2, [r7, #18]
 8000a3a:	701a      	strb	r2, [r3, #0]
  tmp = state[6]; state[6] = state[14]; state[14] = tmp;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	799b      	ldrb	r3, [r3, #6]
 8000a40:	74bb      	strb	r3, [r7, #18]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	3306      	adds	r3, #6
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	7b92      	ldrb	r2, [r2, #14]
 8000a4a:	701a      	strb	r2, [r3, #0]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	330e      	adds	r3, #14
 8000a50:	7cba      	ldrb	r2, [r7, #18]
 8000a52:	701a      	strb	r2, [r3, #0]
  tmp = state[3]; state[3] = state[7]; state[7] = state[11]; state[11] = state[15]; state[15] = tmp;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	78db      	ldrb	r3, [r3, #3]
 8000a58:	74bb      	strb	r3, [r7, #18]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	3303      	adds	r3, #3
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	79d2      	ldrb	r2, [r2, #7]
 8000a62:	701a      	strb	r2, [r3, #0]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3307      	adds	r3, #7
 8000a68:	687a      	ldr	r2, [r7, #4]
 8000a6a:	7ad2      	ldrb	r2, [r2, #11]
 8000a6c:	701a      	strb	r2, [r3, #0]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	330b      	adds	r3, #11
 8000a72:	687a      	ldr	r2, [r7, #4]
 8000a74:	7bd2      	ldrb	r2, [r2, #15]
 8000a76:	701a      	strb	r2, [r3, #0]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	330f      	adds	r3, #15
 8000a7c:	7cba      	ldrb	r2, [r7, #18]
 8000a7e:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 16; ++i) state[i] = rsbox[state[i]];
 8000a80:	2300      	movs	r3, #0
 8000a82:	753b      	strb	r3, [r7, #20]
 8000a84:	e00d      	b.n	8000aa2 <InvCipher+0x362>
 8000a86:	7d3b      	ldrb	r3, [r7, #20]
 8000a88:	687a      	ldr	r2, [r7, #4]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	4619      	mov	r1, r3
 8000a90:	7d3b      	ldrb	r3, [r7, #20]
 8000a92:	687a      	ldr	r2, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	4a12      	ldr	r2, [pc, #72]	@ (8000ae0 <InvCipher+0x3a0>)
 8000a98:	5c52      	ldrb	r2, [r2, r1]
 8000a9a:	701a      	strb	r2, [r3, #0]
 8000a9c:	7d3b      	ldrb	r3, [r7, #20]
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	753b      	strb	r3, [r7, #20]
 8000aa2:	7d3b      	ldrb	r3, [r7, #20]
 8000aa4:	2b0f      	cmp	r3, #15
 8000aa6:	d9ee      	bls.n	8000a86 <InvCipher+0x346>
  for (uint8_t i = 0; i < 16; ++i) state[i] ^= RoundKey[i];
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	74fb      	strb	r3, [r7, #19]
 8000aac:	e010      	b.n	8000ad0 <InvCipher+0x390>
 8000aae:	7cfb      	ldrb	r3, [r7, #19]
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	7819      	ldrb	r1, [r3, #0]
 8000ab6:	7cfb      	ldrb	r3, [r7, #19]
 8000ab8:	683a      	ldr	r2, [r7, #0]
 8000aba:	4413      	add	r3, r2
 8000abc:	781a      	ldrb	r2, [r3, #0]
 8000abe:	7cfb      	ldrb	r3, [r7, #19]
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	4403      	add	r3, r0
 8000ac4:	404a      	eors	r2, r1
 8000ac6:	b2d2      	uxtb	r2, r2
 8000ac8:	701a      	strb	r2, [r3, #0]
 8000aca:	7cfb      	ldrb	r3, [r7, #19]
 8000acc:	3301      	adds	r3, #1
 8000ace:	74fb      	strb	r3, [r7, #19]
 8000ad0:	7cfb      	ldrb	r3, [r7, #19]
 8000ad2:	2b0f      	cmp	r3, #15
 8000ad4:	d9eb      	bls.n	8000aae <InvCipher+0x36e>
}
 8000ad6:	bf00      	nop
 8000ad8:	bf00      	nop
 8000ada:	3724      	adds	r7, #36	@ 0x24
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd90      	pop	{r4, r7, pc}
 8000ae0:	080034f8 	.word	0x080034f8

08000ae4 <AES_init_ctx_iv>:

void AES_init_ctx_iv(struct AES_ctx* ctx, const uint8_t* key, const uint8_t* iv) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
  KeyExpansion(ctx->RoundKey, key);
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	68b9      	ldr	r1, [r7, #8]
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff fd39 	bl	800056c <KeyExpansion>
  memcpy(ctx->Iv, iv, 16);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	33f0      	adds	r3, #240	@ 0xf0
 8000afe:	2210      	movs	r2, #16
 8000b00:	6879      	ldr	r1, [r7, #4]
 8000b02:	4618      	mov	r0, r3
 8000b04:	f002 fc32 	bl	800336c <memcpy>
}
 8000b08:	bf00      	nop
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <AES_CBC_decrypt_buffer>:

void AES_CBC_decrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, uint32_t length) {
 8000b10:	b5b0      	push	{r4, r5, r7, lr}
 8000b12:	b08a      	sub	sp, #40	@ 0x28
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
  uint8_t next_iv[16];
  for (uint32_t i = 0; i < length; i += 16) {
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b20:	e041      	b.n	8000ba6 <AES_CBC_decrypt_buffer+0x96>
    memcpy(next_iv, &buf[i], 16);
 8000b22:	68ba      	ldr	r2, [r7, #8]
 8000b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b26:	4413      	add	r3, r2
 8000b28:	f107 0410 	add.w	r4, r7, #16
 8000b2c:	6818      	ldr	r0, [r3, #0]
 8000b2e:	6859      	ldr	r1, [r3, #4]
 8000b30:	689a      	ldr	r2, [r3, #8]
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    InvCipher(&buf[i], ctx->RoundKey);
 8000b36:	68ba      	ldr	r2, [r7, #8]
 8000b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b3a:	4413      	add	r3, r2
 8000b3c:	68fa      	ldr	r2, [r7, #12]
 8000b3e:	4611      	mov	r1, r2
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fdfd 	bl	8000740 <InvCipher>
    for (uint8_t j = 0; j < 16; ++j) buf[i + j] ^= ctx->Iv[j];
 8000b46:	2300      	movs	r3, #0
 8000b48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000b4c:	e01a      	b.n	8000b84 <AES_CBC_decrypt_buffer+0x74>
 8000b4e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b54:	4413      	add	r3, r2
 8000b56:	68ba      	ldr	r2, [r7, #8]
 8000b58:	4413      	add	r3, r2
 8000b5a:	7819      	ldrb	r1, [r3, #0]
 8000b5c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b60:	68fa      	ldr	r2, [r7, #12]
 8000b62:	4413      	add	r3, r2
 8000b64:	f893 20f0 	ldrb.w	r2, [r3, #240]	@ 0xf0
 8000b68:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 8000b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b6e:	4403      	add	r3, r0
 8000b70:	68b8      	ldr	r0, [r7, #8]
 8000b72:	4403      	add	r3, r0
 8000b74:	404a      	eors	r2, r1
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	701a      	strb	r2, [r3, #0]
 8000b7a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b7e:	3301      	adds	r3, #1
 8000b80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000b84:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000b88:	2b0f      	cmp	r3, #15
 8000b8a:	d9e0      	bls.n	8000b4e <AES_CBC_decrypt_buffer+0x3e>
    memcpy(ctx->Iv, next_iv, 16);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	33f0      	adds	r3, #240	@ 0xf0
 8000b90:	461d      	mov	r5, r3
 8000b92:	f107 0410 	add.w	r4, r7, #16
 8000b96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b98:	6028      	str	r0, [r5, #0]
 8000b9a:	6069      	str	r1, [r5, #4]
 8000b9c:	60aa      	str	r2, [r5, #8]
 8000b9e:	60eb      	str	r3, [r5, #12]
  for (uint32_t i = 0; i < length; i += 16) {
 8000ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba2:	3310      	adds	r3, #16
 8000ba4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d3b9      	bcc.n	8000b22 <AES_CBC_decrypt_buffer+0x12>
  }
}
 8000bae:	bf00      	nop
 8000bb0:	bf00      	nop
 8000bb2:	3728      	adds	r7, #40	@ 0x28
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bdb0      	pop	{r4, r5, r7, pc}

08000bb8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b088      	sub	sp, #32
 8000bbc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbe:	f107 030c 	add.w	r3, r7, #12
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	4b30      	ldr	r3, [pc, #192]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	4a2f      	ldr	r2, [pc, #188]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bde:	4b2d      	ldr	r3, [pc, #180]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	607b      	str	r3, [r7, #4]
 8000bee:	4b29      	ldr	r3, [pc, #164]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	4a28      	ldr	r2, [pc, #160]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000bf4:	f043 0308 	orr.w	r3, r3, #8
 8000bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfa:	4b26      	ldr	r3, [pc, #152]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	f003 0308 	and.w	r3, r3, #8
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	603b      	str	r3, [r7, #0]
 8000c0a:	4b22      	ldr	r3, [pc, #136]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4a21      	ldr	r2, [pc, #132]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000c10:	f043 0302 	orr.w	r3, r3, #2
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c16:	4b1f      	ldr	r3, [pc, #124]	@ (8000c94 <MX_GPIO_Init+0xdc>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	f003 0302 	and.w	r3, r3, #2
 8000c1e:	603b      	str	r3, [r7, #0]
 8000c20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000c22:	2200      	movs	r2, #0
 8000c24:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c28:	481b      	ldr	r0, [pc, #108]	@ (8000c98 <MX_GPIO_Init+0xe0>)
 8000c2a:	f001 f951 	bl	8001ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2180      	movs	r1, #128	@ 0x80
 8000c32:	481a      	ldr	r0, [pc, #104]	@ (8000c9c <MX_GPIO_Init+0xe4>)
 8000c34:	f001 f94c 	bl	8001ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	f107 030c 	add.w	r3, r7, #12
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4815      	ldr	r0, [pc, #84]	@ (8000ca0 <MX_GPIO_Init+0xe8>)
 8000c4c:	f000 ff8c 	bl	8001b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c56:	2301      	movs	r3, #1
 8000c58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c62:	f107 030c 	add.w	r3, r7, #12
 8000c66:	4619      	mov	r1, r3
 8000c68:	480b      	ldr	r0, [pc, #44]	@ (8000c98 <MX_GPIO_Init+0xe0>)
 8000c6a:	f000 ff7d 	bl	8001b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c6e:	2380      	movs	r3, #128	@ 0x80
 8000c70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c72:	2301      	movs	r3, #1
 8000c74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7e:	f107 030c 	add.w	r3, r7, #12
 8000c82:	4619      	mov	r1, r3
 8000c84:	4805      	ldr	r0, [pc, #20]	@ (8000c9c <MX_GPIO_Init+0xe4>)
 8000c86:	f000 ff6f 	bl	8001b68 <HAL_GPIO_Init>

}
 8000c8a:	bf00      	nop
 8000c8c:	3720      	adds	r7, #32
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40020c00 	.word	0x40020c00
 8000c9c:	40020400 	.word	0x40020400
 8000ca0:	40020000 	.word	0x40020000

08000ca4 <Bootloader_Menu>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* --- BOOTLOADER MANTIĞI --- */
void Bootloader_Menu(void) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
    uint8_t rx_byte;
    char *msg = "\r\n--- STM32 Bootloader Beklemede ---\r\n'W' tuşuna basarak yazılımı gönderin...\r\n";
 8000caa:	4b12      	ldr	r3, [pc, #72]	@ (8000cf4 <Bootloader_Menu+0x50>)
 8000cac:	607b      	str	r3, [r7, #4]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); // Turuncu LED: Bootloader Aktif
 8000cae:	2201      	movs	r2, #1
 8000cb0:	2180      	movs	r1, #128	@ 0x80
 8000cb2:	4811      	ldr	r0, [pc, #68]	@ (8000cf8 <Bootloader_Menu+0x54>)
 8000cb4:	f001 f90c 	bl	8001ed0 <HAL_GPIO_WritePin>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff fa85 	bl	80001c8 <strlen>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	2364      	movs	r3, #100	@ 0x64
 8000cc4:	6879      	ldr	r1, [r7, #4]
 8000cc6:	480d      	ldr	r0, [pc, #52]	@ (8000cfc <Bootloader_Menu+0x58>)
 8000cc8:	f001 fed2 	bl	8002a70 <HAL_UART_Transmit>

    while(1) {
        if (HAL_UART_Receive(&huart2, &rx_byte, 1, HAL_MAX_DELAY) == HAL_OK) {
 8000ccc:	1cf9      	adds	r1, r7, #3
 8000cce:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4809      	ldr	r0, [pc, #36]	@ (8000cfc <Bootloader_Menu+0x58>)
 8000cd6:	f001 ff56 	bl	8002b86 <HAL_UART_Receive>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d1f5      	bne.n	8000ccc <Bootloader_Menu+0x28>
        	/* main.c - Bootloader_Menu Fonksiyonu İçinde */
        	if (rx_byte == 'W' || rx_byte == 'w') {
 8000ce0:	78fb      	ldrb	r3, [r7, #3]
 8000ce2:	2b57      	cmp	r3, #87	@ 0x57
 8000ce4:	d002      	beq.n	8000cec <Bootloader_Menu+0x48>
 8000ce6:	78fb      	ldrb	r3, [r7, #3]
 8000ce8:	2b77      	cmp	r3, #119	@ 0x77
 8000cea:	d1ef      	bne.n	8000ccc <Bootloader_Menu+0x28>
        	    // ESKİ: Bootloader_Handle_Write(); -> Bunu sil
        	    Bootloader_Handle_Secure_Write(); // YENİ: Güvenli versiyonu çağır
 8000cec:	f000 f822 	bl	8000d34 <Bootloader_Handle_Secure_Write>
        if (HAL_UART_Receive(&huart2, &rx_byte, 1, HAL_MAX_DELAY) == HAL_OK) {
 8000cf0:	e7ec      	b.n	8000ccc <Bootloader_Menu+0x28>
 8000cf2:	bf00      	nop
 8000cf4:	080033a0 	.word	0x080033a0
 8000cf8:	40020400 	.word	0x40020400
 8000cfc:	20000078 	.word	0x20000078

08000d00 <Flash_Erase_Application>:
        }
    }


/* --- FLASH SİLME FONKSİYONU --- */
void Flash_Erase_Application(void) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8000d06:	f000 fcad 	bl	8001664 <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError;

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	607b      	str	r3, [r7, #4]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Sector = FLASH_SECTOR_2; // Sektör 2 (0x08008000)
 8000d12:	2302      	movs	r3, #2
 8000d14:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.NbSectors = 6;           // Uygulama alanını kapsayan sektörleri sil
 8000d16:	2306      	movs	r3, #6
 8000d18:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 8000d1a:	463a      	mov	r2, r7
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	4611      	mov	r1, r2
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 fe01 	bl	8001928 <HAL_FLASHEx_Erase>
        // Hata durumunda NACK gönderilebilir
    }
    HAL_FLASH_Lock();
 8000d26:	f000 fcbf 	bl	80016a8 <HAL_FLASH_Lock>
}
 8000d2a:	bf00      	nop
 8000d2c:	3718      	adds	r7, #24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <Bootloader_Handle_Secure_Write>:
/**
 * @brief AES-256 Şifreli ve CRC-16 Korumalı Yazılım Güncelleme
 * Bu fonksiyon her paketi çözer, doğrular ve Flash belleğe yazar.
 */
void Bootloader_Handle_Secure_Write(void) {
 8000d34:	b5b0      	push	{r4, r5, r7, lr}
 8000d36:	b0e8      	sub	sp, #416	@ 0x1a0
 8000d38:	af00      	add	r7, sp, #0
    uint8_t rx_buffer[130];        // 128 Byte Şifreli Veri + 2 Byte CRC
    uint32_t current_addr = APP_ADDRESS; // 0x08008000
 8000d3a:	4b57      	ldr	r3, [pc, #348]	@ (8000e98 <Bootloader_Handle_Secure_Write+0x164>)
 8000d3c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    struct AES_ctx ctx;
    uint8_t ack = ACK;             // 0x06
 8000d40:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8000d44:	f2a3 1399 	subw	r3, r3, #409	@ 0x199
 8000d48:	2206      	movs	r2, #6
 8000d4a:	701a      	strb	r2, [r3, #0]
    uint8_t nack = NACK;           // 0x15
 8000d4c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8000d50:	f5a3 73cd 	sub.w	r3, r3, #410	@ 0x19a
 8000d54:	2215      	movs	r2, #21
 8000d56:	701a      	strb	r2, [r3, #0]

    // 1. ADIM: Uygulama alanını temizle
    Flash_Erase_Application();
 8000d58:	f7ff ffd2 	bl	8000d00 <Flash_Erase_Application>

    // 2. ADIM: Python'a "Hazırım, gönder" onayı ver
    HAL_UART_Transmit(&huart2, &ack, 1, 10);
 8000d5c:	1df9      	adds	r1, r7, #7
 8000d5e:	230a      	movs	r3, #10
 8000d60:	2201      	movs	r2, #1
 8000d62:	484e      	ldr	r0, [pc, #312]	@ (8000e9c <Bootloader_Handle_Secure_Write+0x168>)
 8000d64:	f001 fe84 	bl	8002a70 <HAL_UART_Transmit>

    while(1) {
        // 3. ADIM: Paketi bekle (Timeout süresini 10sn yaparak senkronizasyonu koru)
        HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, rx_buffer, 130, 10000);
 8000d68:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000d6c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000d70:	2282      	movs	r2, #130	@ 0x82
 8000d72:	484a      	ldr	r0, [pc, #296]	@ (8000e9c <Bootloader_Handle_Secure_Write+0x168>)
 8000d74:	f001 ff07 	bl	8002b86 <HAL_UART_Receive>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

        if (status == HAL_OK) {
 8000d7e:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d17a      	bne.n	8000e7c <Bootloader_Handle_Secure_Write+0x148>
            // 4. ADIM: CRC-16 Kontrolü (Veri yolda bozuldu mu?)
            uint16_t received_crc = *(uint16_t*)(&rx_buffer[128]);
 8000d86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000d8a:	3380      	adds	r3, #128	@ 0x80
 8000d8c:	881b      	ldrh	r3, [r3, #0]
 8000d8e:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194
            if (Compute_CRC16(rx_buffer, 128) != received_crc) {
 8000d92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000d96:	2180      	movs	r1, #128	@ 0x80
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 f93b 	bl	8001014 <Compute_CRC16>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	461a      	mov	r2, r3
 8000da2:	f8b7 3194 	ldrh.w	r3, [r7, #404]	@ 0x194
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d006      	beq.n	8000db8 <Bootloader_Handle_Secure_Write+0x84>
                HAL_UART_Transmit(&huart2, &nack, 1, 10);
 8000daa:	1db9      	adds	r1, r7, #6
 8000dac:	230a      	movs	r3, #10
 8000dae:	2201      	movs	r2, #1
 8000db0:	483a      	ldr	r0, [pc, #232]	@ (8000e9c <Bootloader_Handle_Secure_Write+0x168>)
 8000db2:	f001 fe5d 	bl	8002a70 <HAL_UART_Transmit>
                continue; // Paketi tekrar bekle
 8000db6:	e069      	b.n	8000e8c <Bootloader_Handle_Secure_Write+0x158>
            }

            // 5. ADIM: AES-256 Şifre Çözme (CBC Modu)
            // Her paket başında IV resetleyerek Python ile senkron kalınır.
            AES_init_ctx_iv(&ctx, AES_KEY, AES_IV);
 8000db8:	f107 0308 	add.w	r3, r7, #8
 8000dbc:	4a38      	ldr	r2, [pc, #224]	@ (8000ea0 <Bootloader_Handle_Secure_Write+0x16c>)
 8000dbe:	4939      	ldr	r1, [pc, #228]	@ (8000ea4 <Bootloader_Handle_Secure_Write+0x170>)
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fe8f 	bl	8000ae4 <AES_init_ctx_iv>
            AES_CBC_decrypt_buffer(&ctx, rx_buffer, 128);
 8000dc6:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000dca:	f107 0308 	add.w	r3, r7, #8
 8000dce:	2280      	movs	r2, #128	@ 0x80
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff fe9d 	bl	8000b10 <AES_CBC_decrypt_buffer>

            // 6. ADIM: MSP Doğrulaması (Sadece ilk paket için)
            if (current_addr == APP_ADDRESS) {
 8000dd6:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8000dda:	4a2f      	ldr	r2, [pc, #188]	@ (8000e98 <Bootloader_Handle_Secure_Write+0x164>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d119      	bne.n	8000e14 <Bootloader_Handle_Secure_Write+0xe0>
                uint32_t msp_val = *(uint32_t*)rx_buffer;
 8000de0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
                // STM32F4 için MSP 0x2000xxxx (RAM) olmalıdır
                if ((msp_val & 0xFFF00000) != 0x20000000) {
 8000dea:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000dee:	0d1b      	lsrs	r3, r3, #20
 8000df0:	051b      	lsls	r3, r3, #20
 8000df2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000df6:	d00d      	beq.n	8000e14 <Bootloader_Handle_Secure_Write+0xe0>
                    // Teşhis için ilk 4 byte'ı geri gönder ve işlemi bitir
                    HAL_UART_Transmit(&huart2, rx_buffer, 4, 100);
 8000df8:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8000dfc:	2364      	movs	r3, #100	@ 0x64
 8000dfe:	2204      	movs	r2, #4
 8000e00:	4826      	ldr	r0, [pc, #152]	@ (8000e9c <Bootloader_Handle_Secure_Write+0x168>)
 8000e02:	f001 fe35 	bl	8002a70 <HAL_UART_Transmit>
                    HAL_UART_Transmit(&huart2, &nack, 1, 10);
 8000e06:	1db9      	adds	r1, r7, #6
 8000e08:	230a      	movs	r3, #10
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	4823      	ldr	r0, [pc, #140]	@ (8000e9c <Bootloader_Handle_Secure_Write+0x168>)
 8000e0e:	f001 fe2f 	bl	8002a70 <HAL_UART_Transmit>
 8000e12:	e03c      	b.n	8000e8e <Bootloader_Handle_Secure_Write+0x15a>
                    return;
                }
            }

            // 7. ADIM: Flash Belleğe Yazma (4'er byte - Word)
            HAL_FLASH_Unlock();
 8000e14:	f000 fc26 	bl	8001664 <HAL_FLASH_Unlock>
            for (int i = 0; i < 128; i += 4) {
 8000e18:	2300      	movs	r3, #0
 8000e1a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8000e1e:	e020      	b.n	8000e62 <Bootloader_Handle_Secure_Write+0x12e>
                uint32_t data = *(uint32_t*)(&rx_buffer[i]);
 8000e20:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000e24:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8000e28:	4413      	add	r3, r2
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, current_addr, data) == HAL_OK) {
 8000e30:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8000e34:	2200      	movs	r2, #0
 8000e36:	461c      	mov	r4, r3
 8000e38:	4615      	mov	r5, r2
 8000e3a:	4622      	mov	r2, r4
 8000e3c:	462b      	mov	r3, r5
 8000e3e:	f8d7 119c 	ldr.w	r1, [r7, #412]	@ 0x19c
 8000e42:	2002      	movs	r0, #2
 8000e44:	f000 fbbc 	bl	80015c0 <HAL_FLASH_Program>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d104      	bne.n	8000e58 <Bootloader_Handle_Secure_Write+0x124>
                    current_addr += 4;
 8000e4e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8000e52:	3304      	adds	r3, #4
 8000e54:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
            for (int i = 0; i < 128; i += 4) {
 8000e58:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8000e62:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8000e66:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e68:	ddda      	ble.n	8000e20 <Bootloader_Handle_Secure_Write+0xec>
                }
            }
            HAL_FLASH_Lock();
 8000e6a:	f000 fc1d 	bl	80016a8 <HAL_FLASH_Lock>

            // 8. ADIM: Onay (ACK) gönder ve sonraki pakete geç
            HAL_UART_Transmit(&huart2, &ack, 1, 10);
 8000e6e:	1df9      	adds	r1, r7, #7
 8000e70:	230a      	movs	r3, #10
 8000e72:	2201      	movs	r2, #1
 8000e74:	4809      	ldr	r0, [pc, #36]	@ (8000e9c <Bootloader_Handle_Secure_Write+0x168>)
 8000e76:	f001 fdfb 	bl	8002a70 <HAL_UART_Transmit>
 8000e7a:	e775      	b.n	8000d68 <Bootloader_Handle_Secure_Write+0x34>
        }
        else if (status == HAL_TIMEOUT) {
 8000e7c:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8000e80:	2b03      	cmp	r3, #3
 8000e82:	f47f af71 	bne.w	8000d68 <Bootloader_Handle_Secure_Write+0x34>
            // Veri akışı bitti, uygulamaya zıpla
            jump_to_application();
 8000e86:	f000 f80f 	bl	8000ea8 <jump_to_application>
            break;
 8000e8a:	e000      	b.n	8000e8e <Bootloader_Handle_Secure_Write+0x15a>
    while(1) {
 8000e8c:	e76c      	b.n	8000d68 <Bootloader_Handle_Secure_Write+0x34>
        }
    }
}
 8000e8e:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bdb0      	pop	{r4, r5, r7, pc}
 8000e96:	bf00      	nop
 8000e98:	08008000 	.word	0x08008000
 8000e9c:	20000078 	.word	0x20000078
 8000ea0:	20000020 	.word	0x20000020
 8000ea4:	20000000 	.word	0x20000000

08000ea8 <jump_to_application>:
/* --- UART VERİ ALMA VE FLASH'A YAZMA --- */

/* --- UYGULAMAYA ZIPLAMA (JUMP) --- */
void jump_to_application(void) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
    uint32_t jump_addr = *(uint32_t*)(APP_ADDRESS + 4);
 8000eae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee4 <jump_to_application+0x3c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	60fb      	str	r3, [r7, #12]
    void (*app_reset_handler)(void) = (void (*)(void))jump_addr;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb8:	b672      	cpsid	i
}
 8000eba:	bf00      	nop

    __disable_irq(); // Kesmeleri kapat
    HAL_RCC_DeInit();
 8000ebc:	f001 fcba 	bl	8002834 <HAL_RCC_DeInit>
    HAL_DeInit();
 8000ec0:	f000 fa12 	bl	80012e8 <HAL_DeInit>
    SysTick->CTRL = 0;
 8000ec4:	4b08      	ldr	r3, [pc, #32]	@ (8000ee8 <jump_to_application+0x40>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]

    __set_MSP(*(uint32_t*)APP_ADDRESS); // MSP ayarla
 8000eca:	4b08      	ldr	r3, [pc, #32]	@ (8000eec <jump_to_application+0x44>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f383 8808 	msr	MSP, r3
}
 8000ed6:	bf00      	nop
    app_reset_handler(); // Uygulama başlasın!
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	4798      	blx	r3
}
 8000edc:	bf00      	nop
 8000ede:	3710      	adds	r7, #16
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	08008004 	.word	0x08008004
 8000ee8:	e000e010 	.word	0xe000e010
 8000eec:	08008000 	.word	0x08008000

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	    HAL_Init();
 8000ef4:	f000 f9d6 	bl	80012a4 <HAL_Init>
	    SystemClock_Config();
 8000ef8:	f000 f822 	bl	8000f40 <SystemClock_Config>
	    MX_GPIO_Init();
 8000efc:	f7ff fe5c 	bl	8000bb8 <MX_GPIO_Init>
	    MX_USART2_UART_Init();
 8000f00:	f000 f934 	bl	800116c <MX_USART2_UART_Init>
	    SCB->VTOR = 0x08000000;
 8000f04:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <main+0x48>)
 8000f06:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f0a:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f0c:	f000 f9ca 	bl	80012a4 <HAL_Init>

  /* USER CODE BEGIN Init */


  // Mavi butona basılıyor mu? (Discovery kartında genelde GPIO_PIN_0)
  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 8000f10:	2101      	movs	r1, #1
 8000f12:	480a      	ldr	r0, [pc, #40]	@ (8000f3c <main+0x4c>)
 8000f14:	f000 ffc4 	bl	8001ea0 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d102      	bne.n	8000f24 <main+0x34>
  {
      // Butona basılıyor: Bootloader'da kal!
      // Burada örneğin Turuncu LED'i yak ve UART ile yeni kod bekleyen fonksiyonu çağır
      Bootloader_Menu();
 8000f1e:	f7ff fec1 	bl	8000ca4 <Bootloader_Menu>
 8000f22:	e001      	b.n	8000f28 <main+0x38>
  }
  else
  {
      // Butona basılmıyor: Direkt uygulamaya git!
      jump_to_application();
 8000f24:	f7ff ffc0 	bl	8000ea8 <jump_to_application>
  }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f28:	f000 f80a 	bl	8000f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2c:	f7ff fe44 	bl	8000bb8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f30:	f000 f91c 	bl	800116c <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f34:	bf00      	nop
 8000f36:	e7fd      	b.n	8000f34 <main+0x44>
 8000f38:	e000ed00 	.word	0xe000ed00
 8000f3c:	40020000 	.word	0x40020000

08000f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b094      	sub	sp, #80	@ 0x50
 8000f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f46:	f107 0320 	add.w	r3, r7, #32
 8000f4a:	2230      	movs	r2, #48	@ 0x30
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f002 f9e0 	bl	8003314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f54:	f107 030c 	add.w	r3, r7, #12
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f64:	2300      	movs	r3, #0
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	4b28      	ldr	r3, [pc, #160]	@ (800100c <SystemClock_Config+0xcc>)
 8000f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6c:	4a27      	ldr	r2, [pc, #156]	@ (800100c <SystemClock_Config+0xcc>)
 8000f6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f72:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f74:	4b25      	ldr	r3, [pc, #148]	@ (800100c <SystemClock_Config+0xcc>)
 8000f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f80:	2300      	movs	r3, #0
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	4b22      	ldr	r3, [pc, #136]	@ (8001010 <SystemClock_Config+0xd0>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a21      	ldr	r2, [pc, #132]	@ (8001010 <SystemClock_Config+0xd0>)
 8000f8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f8e:	6013      	str	r3, [r2, #0]
 8000f90:	4b1f      	ldr	r3, [pc, #124]	@ (8001010 <SystemClock_Config+0xd0>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fa4:	2310      	movs	r3, #16
 8000fa6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fac:	2300      	movs	r3, #0
 8000fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fb0:	2308      	movs	r3, #8
 8000fb2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000fb4:	2332      	movs	r3, #50	@ 0x32
 8000fb6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fb8:	2304      	movs	r3, #4
 8000fba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000fbc:	2307      	movs	r3, #7
 8000fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc0:	f107 0320 	add.w	r3, r7, #32
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 ff9d 	bl	8001f04 <HAL_RCC_OscConfig>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000fd0:	f000 f85c 	bl	800108c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd4:	230f      	movs	r3, #15
 8000fd6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fe0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fe4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fe6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f001 f9fe 	bl	80023f4 <HAL_RCC_ClockConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ffe:	f000 f845 	bl	800108c <Error_Handler>
  }
}
 8001002:	bf00      	nop
 8001004:	3750      	adds	r7, #80	@ 0x50
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40023800 	.word	0x40023800
 8001010:	40007000 	.word	0x40007000

08001014 <Compute_CRC16>:

/* USER CODE BEGIN 4 */
uint16_t Compute_CRC16(uint8_t *data, uint16_t length) {
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF; // Başlangıç değeri
 8001020:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001024:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 8001026:	2300      	movs	r3, #0
 8001028:	81bb      	strh	r3, [r7, #12]
 800102a:	e022      	b.n	8001072 <Compute_CRC16+0x5e>
        crc ^= (uint16_t)data[i]; // Mevcut byte'ı CRC ile XOR'la
 800102c:	89bb      	ldrh	r3, [r7, #12]
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	89fb      	ldrh	r3, [r7, #14]
 8001038:	4053      	eors	r3, r2
 800103a:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 800103c:	2300      	movs	r3, #0
 800103e:	72fb      	strb	r3, [r7, #11]
 8001040:	e011      	b.n	8001066 <Compute_CRC16+0x52>
            if (crc & 0x0001) {
 8001042:	89fb      	ldrh	r3, [r7, #14]
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d006      	beq.n	800105a <Compute_CRC16+0x46>
                crc = (crc >> 1) ^ 0xA001; // En önemsiz bit 1 ise polinomla XOR'la
 800104c:	89fb      	ldrh	r3, [r7, #14]
 800104e:	085b      	lsrs	r3, r3, #1
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b0d      	ldr	r3, [pc, #52]	@ (8001088 <Compute_CRC16+0x74>)
 8001054:	4053      	eors	r3, r2
 8001056:	81fb      	strh	r3, [r7, #14]
 8001058:	e002      	b.n	8001060 <Compute_CRC16+0x4c>
            } else {
                crc >>= 1; // Değilse sadece sağa kaydır
 800105a:	89fb      	ldrh	r3, [r7, #14]
 800105c:	085b      	lsrs	r3, r3, #1
 800105e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001060:	7afb      	ldrb	r3, [r7, #11]
 8001062:	3301      	adds	r3, #1
 8001064:	72fb      	strb	r3, [r7, #11]
 8001066:	7afb      	ldrb	r3, [r7, #11]
 8001068:	2b07      	cmp	r3, #7
 800106a:	d9ea      	bls.n	8001042 <Compute_CRC16+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 800106c:	89bb      	ldrh	r3, [r7, #12]
 800106e:	3301      	adds	r3, #1
 8001070:	81bb      	strh	r3, [r7, #12]
 8001072:	89ba      	ldrh	r2, [r7, #12]
 8001074:	887b      	ldrh	r3, [r7, #2]
 8001076:	429a      	cmp	r2, r3
 8001078:	d3d8      	bcc.n	800102c <Compute_CRC16+0x18>
            }
        }
    }
    return crc;
 800107a:	89fb      	ldrh	r3, [r7, #14]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	ffffa001 	.word	0xffffa001

0800108c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001090:	b672      	cpsid	i
}
 8001092:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001094:	bf00      	nop
 8001096:	e7fd      	b.n	8001094 <Error_Handler+0x8>

08001098 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	607b      	str	r3, [r7, #4]
 80010a2:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <HAL_MspInit+0x4c>)
 80010a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a6:	4a0f      	ldr	r2, [pc, #60]	@ (80010e4 <HAL_MspInit+0x4c>)
 80010a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ae:	4b0d      	ldr	r3, [pc, #52]	@ (80010e4 <HAL_MspInit+0x4c>)
 80010b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	603b      	str	r3, [r7, #0]
 80010be:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <HAL_MspInit+0x4c>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c2:	4a08      	ldr	r2, [pc, #32]	@ (80010e4 <HAL_MspInit+0x4c>)
 80010c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ca:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <HAL_MspInit+0x4c>)
 80010cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80010d6:	2007      	movs	r0, #7
 80010d8:	f000 fa3e 	bl	8001558 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40023800 	.word	0x40023800

080010e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ec:	bf00      	nop
 80010ee:	e7fd      	b.n	80010ec <NMI_Handler+0x4>

080010f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <HardFault_Handler+0x4>

080010f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010fc:	bf00      	nop
 80010fe:	e7fd      	b.n	80010fc <MemManage_Handler+0x4>

08001100 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <BusFault_Handler+0x4>

08001108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <UsageFault_Handler+0x4>

08001110 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800113e:	f000 f939 	bl	80013b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
	...

08001148 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800114c:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <SystemInit+0x20>)
 800114e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001152:	4a05      	ldr	r2, [pc, #20]	@ (8001168 <SystemInit+0x20>)
 8001154:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001158:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800115c:	bf00      	nop
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000ed00 	.word	0xe000ed00

0800116c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 8001172:	4a12      	ldr	r2, [pc, #72]	@ (80011bc <MX_USART2_UART_Init+0x50>)
 8001174:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001176:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 8001178:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800117c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800117e:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001184:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800118a:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 800118c:	2200      	movs	r2, #0
 800118e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001190:	4b09      	ldr	r3, [pc, #36]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 8001192:	220c      	movs	r2, #12
 8001194:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001196:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800119c:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011a2:	4805      	ldr	r0, [pc, #20]	@ (80011b8 <MX_USART2_UART_Init+0x4c>)
 80011a4:	f001 fc14 	bl	80029d0 <HAL_UART_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011ae:	f7ff ff6d 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000078 	.word	0x20000078
 80011bc:	40004400 	.word	0x40004400

080011c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	@ 0x28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a19      	ldr	r2, [pc, #100]	@ (8001244 <HAL_UART_MspInit+0x84>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d12b      	bne.n	800123a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
 80011e6:	4b18      	ldr	r3, [pc, #96]	@ (8001248 <HAL_UART_MspInit+0x88>)
 80011e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ea:	4a17      	ldr	r2, [pc, #92]	@ (8001248 <HAL_UART_MspInit+0x88>)
 80011ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <HAL_UART_MspInit+0x88>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011fa:	613b      	str	r3, [r7, #16]
 80011fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <HAL_UART_MspInit+0x88>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	4a10      	ldr	r2, [pc, #64]	@ (8001248 <HAL_UART_MspInit+0x88>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6313      	str	r3, [r2, #48]	@ 0x30
 800120e:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <HAL_UART_MspInit+0x88>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800121a:	230c      	movs	r3, #12
 800121c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121e:	2302      	movs	r3, #2
 8001220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001226:	2303      	movs	r3, #3
 8001228:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800122a:	2307      	movs	r3, #7
 800122c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	4619      	mov	r1, r3
 8001234:	4805      	ldr	r0, [pc, #20]	@ (800124c <HAL_UART_MspInit+0x8c>)
 8001236:	f000 fc97 	bl	8001b68 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800123a:	bf00      	nop
 800123c:	3728      	adds	r7, #40	@ 0x28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40004400 	.word	0x40004400
 8001248:	40023800 	.word	0x40023800
 800124c:	40020000 	.word	0x40020000

08001250 <Reset_Handler>:
 8001250:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001288 <LoopFillZerobss+0xe>
 8001254:	f7ff ff78 	bl	8001148 <SystemInit>
 8001258:	480c      	ldr	r0, [pc, #48]	@ (800128c <LoopFillZerobss+0x12>)
 800125a:	490d      	ldr	r1, [pc, #52]	@ (8001290 <LoopFillZerobss+0x16>)
 800125c:	4a0d      	ldr	r2, [pc, #52]	@ (8001294 <LoopFillZerobss+0x1a>)
 800125e:	2300      	movs	r3, #0
 8001260:	e002      	b.n	8001268 <LoopCopyDataInit>

08001262 <CopyDataInit>:
 8001262:	58d4      	ldr	r4, [r2, r3]
 8001264:	50c4      	str	r4, [r0, r3]
 8001266:	3304      	adds	r3, #4

08001268 <LoopCopyDataInit>:
 8001268:	18c4      	adds	r4, r0, r3
 800126a:	428c      	cmp	r4, r1
 800126c:	d3f9      	bcc.n	8001262 <CopyDataInit>
 800126e:	4a0a      	ldr	r2, [pc, #40]	@ (8001298 <LoopFillZerobss+0x1e>)
 8001270:	4c0a      	ldr	r4, [pc, #40]	@ (800129c <LoopFillZerobss+0x22>)
 8001272:	2300      	movs	r3, #0
 8001274:	e001      	b.n	800127a <LoopFillZerobss>

08001276 <FillZerobss>:
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	3204      	adds	r2, #4

0800127a <LoopFillZerobss>:
 800127a:	42a2      	cmp	r2, r4
 800127c:	d3fb      	bcc.n	8001276 <FillZerobss>
 800127e:	f002 f851 	bl	8003324 <__libc_init_array>
 8001282:	f7ff fe35 	bl	8000ef0 <main>
 8001286:	4770      	bx	lr
 8001288:	20020000 	.word	0x20020000
 800128c:	20000000 	.word	0x20000000
 8001290:	2000005c 	.word	0x2000005c
 8001294:	0800362c 	.word	0x0800362c
 8001298:	2000005c 	.word	0x2000005c
 800129c:	200000c4 	.word	0x200000c4

080012a0 <ADC_IRQHandler>:
 80012a0:	e7fe      	b.n	80012a0 <ADC_IRQHandler>
	...

080012a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012a8:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <HAL_Init+0x40>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a0d      	ldr	r2, [pc, #52]	@ (80012e4 <HAL_Init+0x40>)
 80012ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012b4:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <HAL_Init+0x40>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0a      	ldr	r2, [pc, #40]	@ (80012e4 <HAL_Init+0x40>)
 80012ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012c0:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <HAL_Init+0x40>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a07      	ldr	r2, [pc, #28]	@ (80012e4 <HAL_Init+0x40>)
 80012c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012cc:	2003      	movs	r0, #3
 80012ce:	f000 f943 	bl	8001558 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012d2:	2000      	movs	r0, #0
 80012d4:	f000 f83e 	bl	8001354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012d8:	f7ff fede 	bl	8001098 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40023c00 	.word	0x40023c00

080012e8 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <HAL_DeInit+0x4c>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <HAL_DeInit+0x50>)
 80012f0:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <HAL_DeInit+0x4c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80012f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <HAL_DeInit+0x4c>)
 80012fa:	4a10      	ldr	r2, [pc, #64]	@ (800133c <HAL_DeInit+0x54>)
 80012fc:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80012fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001334 <HAL_DeInit+0x4c>)
 8001300:	2200      	movs	r2, #0
 8001302:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001304:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <HAL_DeInit+0x4c>)
 8001306:	4a0e      	ldr	r2, [pc, #56]	@ (8001340 <HAL_DeInit+0x58>)
 8001308:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 800130a:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <HAL_DeInit+0x4c>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8001310:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <HAL_DeInit+0x4c>)
 8001312:	22c1      	movs	r2, #193	@ 0xc1
 8001314:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8001316:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <HAL_DeInit+0x4c>)
 8001318:	2200      	movs	r2, #0
 800131a:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 800131c:	4b05      	ldr	r3, [pc, #20]	@ (8001334 <HAL_DeInit+0x4c>)
 800131e:	2201      	movs	r2, #1
 8001320:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8001322:	4b04      	ldr	r3, [pc, #16]	@ (8001334 <HAL_DeInit+0x4c>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001328:	f000 f80c 	bl	8001344 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 800132c:	2300      	movs	r3, #0
}
 800132e:	4618      	mov	r0, r3
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40023800 	.word	0x40023800
 8001338:	f6fec9ff 	.word	0xf6fec9ff
 800133c:	04777933 	.word	0x04777933
 8001340:	226011ff 	.word	0x226011ff

08001344 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
	...

08001354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800135c:	4b12      	ldr	r3, [pc, #72]	@ (80013a8 <HAL_InitTick+0x54>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <HAL_InitTick+0x58>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	4619      	mov	r1, r3
 8001366:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800136a:	fbb3 f3f1 	udiv	r3, r3, r1
 800136e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001372:	4618      	mov	r0, r3
 8001374:	f000 f917 	bl	80015a6 <HAL_SYSTICK_Config>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e00e      	b.n	80013a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b0f      	cmp	r3, #15
 8001386:	d80a      	bhi.n	800139e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001388:	2200      	movs	r2, #0
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	f04f 30ff 	mov.w	r0, #4294967295
 8001390:	f000 f8ed 	bl	800156e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001394:	4a06      	ldr	r2, [pc, #24]	@ (80013b0 <HAL_InitTick+0x5c>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800139a:	2300      	movs	r3, #0
 800139c:	e000      	b.n	80013a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000030 	.word	0x20000030
 80013ac:	20000038 	.word	0x20000038
 80013b0:	20000034 	.word	0x20000034

080013b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b8:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_IncTick+0x20>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <HAL_IncTick+0x24>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4413      	add	r3, r2
 80013c4:	4a04      	ldr	r2, [pc, #16]	@ (80013d8 <HAL_IncTick+0x24>)
 80013c6:	6013      	str	r3, [r2, #0]
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000038 	.word	0x20000038
 80013d8:	200000c0 	.word	0x200000c0

080013dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  return uwTick;
 80013e0:	4b03      	ldr	r3, [pc, #12]	@ (80013f0 <HAL_GetTick+0x14>)
 80013e2:	681b      	ldr	r3, [r3, #0]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	200000c0 	.word	0x200000c0

080013f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001404:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001410:	4013      	ands	r3, r2
 8001412:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800141c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001424:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001426:	4a04      	ldr	r2, [pc, #16]	@ (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	60d3      	str	r3, [r2, #12]
}
 800142c:	bf00      	nop
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001440:	4b04      	ldr	r3, [pc, #16]	@ (8001454 <__NVIC_GetPriorityGrouping+0x18>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	0a1b      	lsrs	r3, r3, #8
 8001446:	f003 0307 	and.w	r3, r3, #7
}
 800144a:	4618      	mov	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	6039      	str	r1, [r7, #0]
 8001462:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001468:	2b00      	cmp	r3, #0
 800146a:	db0a      	blt.n	8001482 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	b2da      	uxtb	r2, r3
 8001470:	490c      	ldr	r1, [pc, #48]	@ (80014a4 <__NVIC_SetPriority+0x4c>)
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	0112      	lsls	r2, r2, #4
 8001478:	b2d2      	uxtb	r2, r2
 800147a:	440b      	add	r3, r1
 800147c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001480:	e00a      	b.n	8001498 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	b2da      	uxtb	r2, r3
 8001486:	4908      	ldr	r1, [pc, #32]	@ (80014a8 <__NVIC_SetPriority+0x50>)
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	f003 030f 	and.w	r3, r3, #15
 800148e:	3b04      	subs	r3, #4
 8001490:	0112      	lsls	r2, r2, #4
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	440b      	add	r3, r1
 8001496:	761a      	strb	r2, [r3, #24]
}
 8001498:	bf00      	nop
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	e000e100 	.word	0xe000e100
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b089      	sub	sp, #36	@ 0x24
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	f1c3 0307 	rsb	r3, r3, #7
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	bf28      	it	cs
 80014ca:	2304      	movcs	r3, #4
 80014cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	3304      	adds	r3, #4
 80014d2:	2b06      	cmp	r3, #6
 80014d4:	d902      	bls.n	80014dc <NVIC_EncodePriority+0x30>
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3b03      	subs	r3, #3
 80014da:	e000      	b.n	80014de <NVIC_EncodePriority+0x32>
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e0:	f04f 32ff 	mov.w	r2, #4294967295
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	43da      	mvns	r2, r3
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	401a      	ands	r2, r3
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f4:	f04f 31ff 	mov.w	r1, #4294967295
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	fa01 f303 	lsl.w	r3, r1, r3
 80014fe:	43d9      	mvns	r1, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001504:	4313      	orrs	r3, r2
         );
}
 8001506:	4618      	mov	r0, r3
 8001508:	3724      	adds	r7, #36	@ 0x24
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
	...

08001514 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3b01      	subs	r3, #1
 8001520:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001524:	d301      	bcc.n	800152a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001526:	2301      	movs	r3, #1
 8001528:	e00f      	b.n	800154a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152a:	4a0a      	ldr	r2, [pc, #40]	@ (8001554 <SysTick_Config+0x40>)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3b01      	subs	r3, #1
 8001530:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001532:	210f      	movs	r1, #15
 8001534:	f04f 30ff 	mov.w	r0, #4294967295
 8001538:	f7ff ff8e 	bl	8001458 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800153c:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <SysTick_Config+0x40>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001542:	4b04      	ldr	r3, [pc, #16]	@ (8001554 <SysTick_Config+0x40>)
 8001544:	2207      	movs	r2, #7
 8001546:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	e000e010 	.word	0xe000e010

08001558 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ff47 	bl	80013f4 <__NVIC_SetPriorityGrouping>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800156e:	b580      	push	{r7, lr}
 8001570:	b086      	sub	sp, #24
 8001572:	af00      	add	r7, sp, #0
 8001574:	4603      	mov	r3, r0
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607a      	str	r2, [r7, #4]
 800157a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001580:	f7ff ff5c 	bl	800143c <__NVIC_GetPriorityGrouping>
 8001584:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	68b9      	ldr	r1, [r7, #8]
 800158a:	6978      	ldr	r0, [r7, #20]
 800158c:	f7ff ff8e 	bl	80014ac <NVIC_EncodePriority>
 8001590:	4602      	mov	r2, r0
 8001592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001596:	4611      	mov	r1, r2
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ff5d 	bl	8001458 <__NVIC_SetPriority>
}
 800159e:	bf00      	nop
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff ffb0 	bl	8001514 <SysTick_Config>
 80015b4:	4603      	mov	r3, r0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80015ce:	4b23      	ldr	r3, [pc, #140]	@ (800165c <HAL_FLASH_Program+0x9c>)
 80015d0:	7e1b      	ldrb	r3, [r3, #24]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d101      	bne.n	80015da <HAL_FLASH_Program+0x1a>
 80015d6:	2302      	movs	r3, #2
 80015d8:	e03b      	b.n	8001652 <HAL_FLASH_Program+0x92>
 80015da:	4b20      	ldr	r3, [pc, #128]	@ (800165c <HAL_FLASH_Program+0x9c>)
 80015dc:	2201      	movs	r2, #1
 80015de:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80015e4:	f000 f870 	bl	80016c8 <FLASH_WaitForLastOperation>
 80015e8:	4603      	mov	r3, r0
 80015ea:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80015ec:	7dfb      	ldrb	r3, [r7, #23]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d12b      	bne.n	800164a <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d105      	bne.n	8001604 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80015f8:	783b      	ldrb	r3, [r7, #0]
 80015fa:	4619      	mov	r1, r3
 80015fc:	68b8      	ldr	r0, [r7, #8]
 80015fe:	f000 f91b 	bl	8001838 <FLASH_Program_Byte>
 8001602:	e016      	b.n	8001632 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d105      	bne.n	8001616 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800160a:	883b      	ldrh	r3, [r7, #0]
 800160c:	4619      	mov	r1, r3
 800160e:	68b8      	ldr	r0, [r7, #8]
 8001610:	f000 f8ee 	bl	80017f0 <FLASH_Program_HalfWord>
 8001614:	e00d      	b.n	8001632 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2b02      	cmp	r3, #2
 800161a:	d105      	bne.n	8001628 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	4619      	mov	r1, r3
 8001620:	68b8      	ldr	r0, [r7, #8]
 8001622:	f000 f8c3 	bl	80017ac <FLASH_Program_Word>
 8001626:	e004      	b.n	8001632 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001628:	e9d7 2300 	ldrd	r2, r3, [r7]
 800162c:	68b8      	ldr	r0, [r7, #8]
 800162e:	f000 f88b 	bl	8001748 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001632:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001636:	f000 f847 	bl	80016c8 <FLASH_WaitForLastOperation>
 800163a:	4603      	mov	r3, r0
 800163c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800163e:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <HAL_FLASH_Program+0xa0>)
 8001640:	691b      	ldr	r3, [r3, #16]
 8001642:	4a07      	ldr	r2, [pc, #28]	@ (8001660 <HAL_FLASH_Program+0xa0>)
 8001644:	f023 0301 	bic.w	r3, r3, #1
 8001648:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800164a:	4b04      	ldr	r3, [pc, #16]	@ (800165c <HAL_FLASH_Program+0x9c>)
 800164c:	2200      	movs	r2, #0
 800164e:	761a      	strb	r2, [r3, #24]

  return status;
 8001650:	7dfb      	ldrb	r3, [r7, #23]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3718      	adds	r7, #24
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	2000003c 	.word	0x2000003c
 8001660:	40023c00 	.word	0x40023c00

08001664 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800166a:	2300      	movs	r3, #0
 800166c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800166e:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <HAL_FLASH_Unlock+0x38>)
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	2b00      	cmp	r3, #0
 8001674:	da0b      	bge.n	800168e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001676:	4b09      	ldr	r3, [pc, #36]	@ (800169c <HAL_FLASH_Unlock+0x38>)
 8001678:	4a09      	ldr	r2, [pc, #36]	@ (80016a0 <HAL_FLASH_Unlock+0x3c>)
 800167a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800167c:	4b07      	ldr	r3, [pc, #28]	@ (800169c <HAL_FLASH_Unlock+0x38>)
 800167e:	4a09      	ldr	r2, [pc, #36]	@ (80016a4 <HAL_FLASH_Unlock+0x40>)
 8001680:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001682:	4b06      	ldr	r3, [pc, #24]	@ (800169c <HAL_FLASH_Unlock+0x38>)
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	2b00      	cmp	r3, #0
 8001688:	da01      	bge.n	800168e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800168e:	79fb      	ldrb	r3, [r7, #7]
}
 8001690:	4618      	mov	r0, r3
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	40023c00 	.word	0x40023c00
 80016a0:	45670123 	.word	0x45670123
 80016a4:	cdef89ab 	.word	0xcdef89ab

080016a8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80016ac:	4b05      	ldr	r3, [pc, #20]	@ (80016c4 <HAL_FLASH_Lock+0x1c>)
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	4a04      	ldr	r2, [pc, #16]	@ (80016c4 <HAL_FLASH_Lock+0x1c>)
 80016b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80016b6:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	40023c00 	.word	0x40023c00

080016c8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <FLASH_WaitForLastOperation+0x78>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80016da:	f7ff fe7f 	bl	80013dc <HAL_GetTick>
 80016de:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80016e0:	e010      	b.n	8001704 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e8:	d00c      	beq.n	8001704 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d007      	beq.n	8001700 <FLASH_WaitForLastOperation+0x38>
 80016f0:	f7ff fe74 	bl	80013dc <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d201      	bcs.n	8001704 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e019      	b.n	8001738 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001704:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <FLASH_WaitForLastOperation+0x7c>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1e8      	bne.n	80016e2 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001710:	4b0c      	ldr	r3, [pc, #48]	@ (8001744 <FLASH_WaitForLastOperation+0x7c>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800171c:	4b09      	ldr	r3, [pc, #36]	@ (8001744 <FLASH_WaitForLastOperation+0x7c>)
 800171e:	2201      	movs	r2, #1
 8001720:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001722:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <FLASH_WaitForLastOperation+0x7c>)
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800172e:	f000 f8a5 	bl	800187c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001736:	2300      	movs	r3, #0

}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	2000003c 	.word	0x2000003c
 8001744:	40023c00 	.word	0x40023c00

08001748 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001754:	4b14      	ldr	r3, [pc, #80]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 8001756:	691b      	ldr	r3, [r3, #16]
 8001758:	4a13      	ldr	r2, [pc, #76]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 800175a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800175e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001760:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	4a10      	ldr	r2, [pc, #64]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 8001766:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800176a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800176c:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	4a0d      	ldr	r2, [pc, #52]	@ (80017a8 <FLASH_Program_DoubleWord+0x60>)
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800177e:	f3bf 8f6f 	isb	sy
}
 8001782:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001784:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	f04f 0300 	mov.w	r3, #0
 8001790:	000a      	movs	r2, r1
 8001792:	2300      	movs	r3, #0
 8001794:	68f9      	ldr	r1, [r7, #12]
 8001796:	3104      	adds	r1, #4
 8001798:	4613      	mov	r3, r2
 800179a:	600b      	str	r3, [r1, #0]
}
 800179c:	bf00      	nop
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	40023c00 	.word	0x40023c00

080017ac <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	4a0c      	ldr	r2, [pc, #48]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80017c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80017c2:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	4a09      	ldr	r2, [pc, #36]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017cc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80017ce:	4b07      	ldr	r3, [pc, #28]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	4a06      	ldr	r2, [pc, #24]	@ (80017ec <FLASH_Program_Word+0x40>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	683a      	ldr	r2, [r7, #0]
 80017de:	601a      	str	r2, [r3, #0]
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	40023c00 	.word	0x40023c00

080017f0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	460b      	mov	r3, r1
 80017fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	4a0c      	ldr	r2, [pc, #48]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 8001802:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001806:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001808:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 800180a:	691b      	ldr	r3, [r3, #16]
 800180c:	4a09      	ldr	r2, [pc, #36]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 800180e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001812:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001814:	4b07      	ldr	r3, [pc, #28]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 8001816:	691b      	ldr	r3, [r3, #16]
 8001818:	4a06      	ldr	r2, [pc, #24]	@ (8001834 <FLASH_Program_HalfWord+0x44>)
 800181a:	f043 0301 	orr.w	r3, r3, #1
 800181e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	887a      	ldrh	r2, [r7, #2]
 8001824:	801a      	strh	r2, [r3, #0]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40023c00 	.word	0x40023c00

08001838 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001844:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <FLASH_Program_Byte+0x40>)
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	4a0b      	ldr	r2, [pc, #44]	@ (8001878 <FLASH_Program_Byte+0x40>)
 800184a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800184e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001850:	4b09      	ldr	r3, [pc, #36]	@ (8001878 <FLASH_Program_Byte+0x40>)
 8001852:	4a09      	ldr	r2, [pc, #36]	@ (8001878 <FLASH_Program_Byte+0x40>)
 8001854:	691b      	ldr	r3, [r3, #16]
 8001856:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001858:	4b07      	ldr	r3, [pc, #28]	@ (8001878 <FLASH_Program_Byte+0x40>)
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	4a06      	ldr	r2, [pc, #24]	@ (8001878 <FLASH_Program_Byte+0x40>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	78fa      	ldrb	r2, [r7, #3]
 8001868:	701a      	strb	r2, [r3, #0]
}
 800186a:	bf00      	nop
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40023c00 	.word	0x40023c00

0800187c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001880:	4b27      	ldr	r3, [pc, #156]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	f003 0310 	and.w	r3, r3, #16
 8001888:	2b00      	cmp	r3, #0
 800188a:	d008      	beq.n	800189e <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800188c:	4b25      	ldr	r3, [pc, #148]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 800188e:	69db      	ldr	r3, [r3, #28]
 8001890:	f043 0310 	orr.w	r3, r3, #16
 8001894:	4a23      	ldr	r2, [pc, #140]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 8001896:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001898:	4b21      	ldr	r3, [pc, #132]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 800189a:	2210      	movs	r2, #16
 800189c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800189e:	4b20      	ldr	r3, [pc, #128]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	f003 0320 	and.w	r3, r3, #32
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d008      	beq.n	80018bc <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80018aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 80018ac:	69db      	ldr	r3, [r3, #28]
 80018ae:	f043 0308 	orr.w	r3, r3, #8
 80018b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 80018b4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80018b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 80018b8:	2220      	movs	r2, #32
 80018ba:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80018bc:	4b18      	ldr	r3, [pc, #96]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80018c8:	4b16      	ldr	r3, [pc, #88]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	4a14      	ldr	r2, [pc, #80]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 80018d2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80018d4:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 80018d6:	2240      	movs	r2, #64	@ 0x40
 80018d8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80018da:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d008      	beq.n	80018f8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80018e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f043 0302 	orr.w	r3, r3, #2
 80018ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 80018f0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80018f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 80018f4:	2280      	movs	r2, #128	@ 0x80
 80018f6:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80018f8:	4b09      	ldr	r3, [pc, #36]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d008      	beq.n	8001916 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001904:	4b07      	ldr	r3, [pc, #28]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	f043 0320 	orr.w	r3, r3, #32
 800190c:	4a05      	ldr	r2, [pc, #20]	@ (8001924 <FLASH_SetErrorCode+0xa8>)
 800190e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001910:	4b03      	ldr	r3, [pc, #12]	@ (8001920 <FLASH_SetErrorCode+0xa4>)
 8001912:	2202      	movs	r2, #2
 8001914:	60da      	str	r2, [r3, #12]
  }
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	40023c00 	.word	0x40023c00
 8001924:	2000003c 	.word	0x2000003c

08001928 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8001932:	2300      	movs	r3, #0
 8001934:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001936:	4b31      	ldr	r3, [pc, #196]	@ (80019fc <HAL_FLASHEx_Erase+0xd4>)
 8001938:	7e1b      	ldrb	r3, [r3, #24]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d101      	bne.n	8001942 <HAL_FLASHEx_Erase+0x1a>
 800193e:	2302      	movs	r3, #2
 8001940:	e058      	b.n	80019f4 <HAL_FLASHEx_Erase+0xcc>
 8001942:	4b2e      	ldr	r3, [pc, #184]	@ (80019fc <HAL_FLASHEx_Erase+0xd4>)
 8001944:	2201      	movs	r2, #1
 8001946:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001948:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800194c:	f7ff febc 	bl	80016c8 <FLASH_WaitForLastOperation>
 8001950:	4603      	mov	r3, r0
 8001952:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d148      	bne.n	80019ec <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	f04f 32ff 	mov.w	r2, #4294967295
 8001960:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d115      	bne.n	8001996 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	b2da      	uxtb	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	4619      	mov	r1, r3
 8001976:	4610      	mov	r0, r2
 8001978:	f000 f844 	bl	8001a04 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800197c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001980:	f7ff fea2 	bl	80016c8 <FLASH_WaitForLastOperation>
 8001984:	4603      	mov	r3, r0
 8001986:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001988:	4b1d      	ldr	r3, [pc, #116]	@ (8001a00 <HAL_FLASHEx_Erase+0xd8>)
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	4a1c      	ldr	r2, [pc, #112]	@ (8001a00 <HAL_FLASHEx_Erase+0xd8>)
 800198e:	f023 0304 	bic.w	r3, r3, #4
 8001992:	6113      	str	r3, [r2, #16]
 8001994:	e028      	b.n	80019e8 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	e01c      	b.n	80019d8 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	691b      	ldr	r3, [r3, #16]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	4619      	mov	r1, r3
 80019a6:	68b8      	ldr	r0, [r7, #8]
 80019a8:	f000 f850 	bl	8001a4c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019ac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80019b0:	f7ff fe8a 	bl	80016c8 <FLASH_WaitForLastOperation>
 80019b4:	4603      	mov	r3, r0
 80019b6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80019b8:	4b11      	ldr	r3, [pc, #68]	@ (8001a00 <HAL_FLASHEx_Erase+0xd8>)
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	4a10      	ldr	r2, [pc, #64]	@ (8001a00 <HAL_FLASHEx_Erase+0xd8>)
 80019be:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80019c2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	68ba      	ldr	r2, [r7, #8]
 80019ce:	601a      	str	r2, [r3, #0]
          break;
 80019d0:	e00a      	b.n	80019e8 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	3301      	adds	r3, #1
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68da      	ldr	r2, [r3, #12]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	4413      	add	r3, r2
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d3da      	bcc.n	800199e <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80019e8:	f000 f878 	bl	8001adc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80019ec:	4b03      	ldr	r3, [pc, #12]	@ (80019fc <HAL_FLASHEx_Erase+0xd4>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	761a      	strb	r2, [r3, #24]

  return status;
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	2000003c 	.word	0x2000003c
 8001a00:	40023c00 	.word	0x40023c00

08001a04 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	6039      	str	r1, [r7, #0]
 8001a0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a10:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <FLASH_MassErase+0x44>)
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	4a0c      	ldr	r2, [pc, #48]	@ (8001a48 <FLASH_MassErase+0x44>)
 8001a16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a48 <FLASH_MassErase+0x44>)
 8001a1e:	691b      	ldr	r3, [r3, #16]
 8001a20:	4a09      	ldr	r2, [pc, #36]	@ (8001a48 <FLASH_MassErase+0x44>)
 8001a22:	f043 0304 	orr.w	r3, r3, #4
 8001a26:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001a28:	4b07      	ldr	r3, [pc, #28]	@ (8001a48 <FLASH_MassErase+0x44>)
 8001a2a:	691a      	ldr	r2, [r3, #16]
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	021b      	lsls	r3, r3, #8
 8001a30:	4313      	orrs	r3, r2
 8001a32:	4a05      	ldr	r2, [pc, #20]	@ (8001a48 <FLASH_MassErase+0x44>)
 8001a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a38:	6113      	str	r3, [r2, #16]
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	40023c00 	.word	0x40023c00

08001a4c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	460b      	mov	r3, r1
 8001a56:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d102      	bne.n	8001a68 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	e010      	b.n	8001a8a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001a68:	78fb      	ldrb	r3, [r7, #3]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d103      	bne.n	8001a76 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001a6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	e009      	b.n	8001a8a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001a76:	78fb      	ldrb	r3, [r7, #3]
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d103      	bne.n	8001a84 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001a7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	e002      	b.n	8001a8a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001a84:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a88:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a8a:	4b13      	ldr	r3, [pc, #76]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	4a12      	ldr	r2, [pc, #72]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001a90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a94:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001a96:	4b10      	ldr	r3, [pc, #64]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001a98:	691a      	ldr	r2, [r3, #16]
 8001a9a:	490f      	ldr	r1, [pc, #60]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001aa8:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8001aac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001aae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001ab0:	691a      	ldr	r2, [r3, #16]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	00db      	lsls	r3, r3, #3
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	4a07      	ldr	r2, [pc, #28]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001aba:	f043 0302 	orr.w	r3, r3, #2
 8001abe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001ac0:	4b05      	ldr	r3, [pc, #20]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	4a04      	ldr	r2, [pc, #16]	@ (8001ad8 <FLASH_Erase_Sector+0x8c>)
 8001ac6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aca:	6113      	str	r3, [r2, #16]
}
 8001acc:	bf00      	nop
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	40023c00 	.word	0x40023c00

08001adc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001ae0:	4b20      	ldr	r3, [pc, #128]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d017      	beq.n	8001b1c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001aec:	4b1d      	ldr	r3, [pc, #116]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a1c      	ldr	r2, [pc, #112]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001af2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001af6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001af8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a19      	ldr	r2, [pc, #100]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001afe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	4b17      	ldr	r3, [pc, #92]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a16      	ldr	r2, [pc, #88]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001b0e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b10:	4b14      	ldr	r3, [pc, #80]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a13      	ldr	r2, [pc, #76]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b1a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001b1c:	4b11      	ldr	r3, [pc, #68]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d017      	beq.n	8001b58 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001b28:	4b0e      	ldr	r3, [pc, #56]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001b32:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001b34:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b3a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b3e:	6013      	str	r3, [r2, #0]
 8001b40:	4b08      	ldr	r3, [pc, #32]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a07      	ldr	r2, [pc, #28]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b4a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b4c:	4b05      	ldr	r3, [pc, #20]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a04      	ldr	r2, [pc, #16]	@ (8001b64 <FLASH_FlushCaches+0x88>)
 8001b52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b56:	6013      	str	r3, [r2, #0]
  }
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40023c00 	.word	0x40023c00

08001b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	@ 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
 8001b82:	e16b      	b.n	8001e5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b84:	2201      	movs	r2, #1
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	4013      	ands	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	f040 815a 	bne.w	8001e56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f003 0303 	and.w	r3, r3, #3
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d005      	beq.n	8001bba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d130      	bne.n	8001c1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	091b      	lsrs	r3, r3, #4
 8001c06:	f003 0201 	and.w	r2, r3, #1
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	2b03      	cmp	r3, #3
 8001c26:	d017      	beq.n	8001c58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	2203      	movs	r2, #3
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0303 	and.w	r3, r3, #3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d123      	bne.n	8001cac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	08da      	lsrs	r2, r3, #3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3208      	adds	r2, #8
 8001c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	f003 0307 	and.w	r3, r3, #7
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	220f      	movs	r2, #15
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	691a      	ldr	r2, [r3, #16]
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	08da      	lsrs	r2, r3, #3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	3208      	adds	r2, #8
 8001ca6:	69b9      	ldr	r1, [r7, #24]
 8001ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 0203 	and.w	r2, r3, #3
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	f000 80b4 	beq.w	8001e56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	4b60      	ldr	r3, [pc, #384]	@ (8001e74 <HAL_GPIO_Init+0x30c>)
 8001cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf6:	4a5f      	ldr	r2, [pc, #380]	@ (8001e74 <HAL_GPIO_Init+0x30c>)
 8001cf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfe:	4b5d      	ldr	r3, [pc, #372]	@ (8001e74 <HAL_GPIO_Init+0x30c>)
 8001d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8001e78 <HAL_GPIO_Init+0x310>)
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	089b      	lsrs	r3, r3, #2
 8001d10:	3302      	adds	r3, #2
 8001d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	220f      	movs	r2, #15
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a52      	ldr	r2, [pc, #328]	@ (8001e7c <HAL_GPIO_Init+0x314>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d02b      	beq.n	8001d8e <HAL_GPIO_Init+0x226>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a51      	ldr	r2, [pc, #324]	@ (8001e80 <HAL_GPIO_Init+0x318>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d025      	beq.n	8001d8a <HAL_GPIO_Init+0x222>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a50      	ldr	r2, [pc, #320]	@ (8001e84 <HAL_GPIO_Init+0x31c>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d01f      	beq.n	8001d86 <HAL_GPIO_Init+0x21e>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a4f      	ldr	r2, [pc, #316]	@ (8001e88 <HAL_GPIO_Init+0x320>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d019      	beq.n	8001d82 <HAL_GPIO_Init+0x21a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a4e      	ldr	r2, [pc, #312]	@ (8001e8c <HAL_GPIO_Init+0x324>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d013      	beq.n	8001d7e <HAL_GPIO_Init+0x216>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a4d      	ldr	r2, [pc, #308]	@ (8001e90 <HAL_GPIO_Init+0x328>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d00d      	beq.n	8001d7a <HAL_GPIO_Init+0x212>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a4c      	ldr	r2, [pc, #304]	@ (8001e94 <HAL_GPIO_Init+0x32c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d007      	beq.n	8001d76 <HAL_GPIO_Init+0x20e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a4b      	ldr	r2, [pc, #300]	@ (8001e98 <HAL_GPIO_Init+0x330>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d101      	bne.n	8001d72 <HAL_GPIO_Init+0x20a>
 8001d6e:	2307      	movs	r3, #7
 8001d70:	e00e      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d72:	2308      	movs	r3, #8
 8001d74:	e00c      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d76:	2306      	movs	r3, #6
 8001d78:	e00a      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d7a:	2305      	movs	r3, #5
 8001d7c:	e008      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d7e:	2304      	movs	r3, #4
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d82:	2303      	movs	r3, #3
 8001d84:	e004      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e002      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e000      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d8e:	2300      	movs	r3, #0
 8001d90:	69fa      	ldr	r2, [r7, #28]
 8001d92:	f002 0203 	and.w	r2, r2, #3
 8001d96:	0092      	lsls	r2, r2, #2
 8001d98:	4093      	lsls	r3, r2
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001da0:	4935      	ldr	r1, [pc, #212]	@ (8001e78 <HAL_GPIO_Init+0x310>)
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	089b      	lsrs	r3, r3, #2
 8001da6:	3302      	adds	r3, #2
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dae:	4b3b      	ldr	r3, [pc, #236]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dd2:	4a32      	ldr	r2, [pc, #200]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dd8:	4b30      	ldr	r3, [pc, #192]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dfc:	4a27      	ldr	r2, [pc, #156]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e02:	4b26      	ldr	r3, [pc, #152]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e26:	4a1d      	ldr	r2, [pc, #116]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e50:	4a12      	ldr	r2, [pc, #72]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	61fb      	str	r3, [r7, #28]
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	2b0f      	cmp	r3, #15
 8001e60:	f67f ae90 	bls.w	8001b84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e64:	bf00      	nop
 8001e66:	bf00      	nop
 8001e68:	3724      	adds	r7, #36	@ 0x24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40013800 	.word	0x40013800
 8001e7c:	40020000 	.word	0x40020000
 8001e80:	40020400 	.word	0x40020400
 8001e84:	40020800 	.word	0x40020800
 8001e88:	40020c00 	.word	0x40020c00
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	40021400 	.word	0x40021400
 8001e94:	40021800 	.word	0x40021800
 8001e98:	40021c00 	.word	0x40021c00
 8001e9c:	40013c00 	.word	0x40013c00

08001ea0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	691a      	ldr	r2, [r3, #16]
 8001eb0:	887b      	ldrh	r3, [r7, #2]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d002      	beq.n	8001ebe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	73fb      	strb	r3, [r7, #15]
 8001ebc:	e001      	b.n	8001ec2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	807b      	strh	r3, [r7, #2]
 8001edc:	4613      	mov	r3, r2
 8001ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ee0:	787b      	ldrb	r3, [r7, #1]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ee6:	887a      	ldrh	r2, [r7, #2]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001eec:	e003      	b.n	8001ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eee:	887b      	ldrh	r3, [r7, #2]
 8001ef0:	041a      	lsls	r2, r3, #16
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	619a      	str	r2, [r3, #24]
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
	...

08001f04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e267      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d075      	beq.n	800200e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f22:	4b88      	ldr	r3, [pc, #544]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	2b04      	cmp	r3, #4
 8001f2c:	d00c      	beq.n	8001f48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f2e:	4b85      	ldr	r3, [pc, #532]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d112      	bne.n	8001f60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f3a:	4b82      	ldr	r3, [pc, #520]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f46:	d10b      	bne.n	8001f60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f48:	4b7e      	ldr	r3, [pc, #504]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d05b      	beq.n	800200c <HAL_RCC_OscConfig+0x108>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d157      	bne.n	800200c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e242      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f68:	d106      	bne.n	8001f78 <HAL_RCC_OscConfig+0x74>
 8001f6a:	4b76      	ldr	r3, [pc, #472]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a75      	ldr	r2, [pc, #468]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f74:	6013      	str	r3, [r2, #0]
 8001f76:	e01d      	b.n	8001fb4 <HAL_RCC_OscConfig+0xb0>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f80:	d10c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x98>
 8001f82:	4b70      	ldr	r3, [pc, #448]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a6f      	ldr	r2, [pc, #444]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	4b6d      	ldr	r3, [pc, #436]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a6c      	ldr	r2, [pc, #432]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f98:	6013      	str	r3, [r2, #0]
 8001f9a:	e00b      	b.n	8001fb4 <HAL_RCC_OscConfig+0xb0>
 8001f9c:	4b69      	ldr	r3, [pc, #420]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a68      	ldr	r2, [pc, #416]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001fa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	4b66      	ldr	r3, [pc, #408]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a65      	ldr	r2, [pc, #404]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001fae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d013      	beq.n	8001fe4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbc:	f7ff fa0e 	bl	80013dc <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc4:	f7ff fa0a 	bl	80013dc <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b64      	cmp	r3, #100	@ 0x64
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e207      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fd6:	4b5b      	ldr	r3, [pc, #364]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f0      	beq.n	8001fc4 <HAL_RCC_OscConfig+0xc0>
 8001fe2:	e014      	b.n	800200e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe4:	f7ff f9fa 	bl	80013dc <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fec:	f7ff f9f6 	bl	80013dc <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b64      	cmp	r3, #100	@ 0x64
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e1f3      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ffe:	4b51      	ldr	r3, [pc, #324]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1f0      	bne.n	8001fec <HAL_RCC_OscConfig+0xe8>
 800200a:	e000      	b.n	800200e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800200c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d063      	beq.n	80020e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800201a:	4b4a      	ldr	r3, [pc, #296]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 030c 	and.w	r3, r3, #12
 8002022:	2b00      	cmp	r3, #0
 8002024:	d00b      	beq.n	800203e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002026:	4b47      	ldr	r3, [pc, #284]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800202e:	2b08      	cmp	r3, #8
 8002030:	d11c      	bne.n	800206c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002032:	4b44      	ldr	r3, [pc, #272]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d116      	bne.n	800206c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800203e:	4b41      	ldr	r3, [pc, #260]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d005      	beq.n	8002056 <HAL_RCC_OscConfig+0x152>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d001      	beq.n	8002056 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e1c7      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002056:	4b3b      	ldr	r3, [pc, #236]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	4937      	ldr	r1, [pc, #220]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8002066:	4313      	orrs	r3, r2
 8002068:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800206a:	e03a      	b.n	80020e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d020      	beq.n	80020b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002074:	4b34      	ldr	r3, [pc, #208]	@ (8002148 <HAL_RCC_OscConfig+0x244>)
 8002076:	2201      	movs	r2, #1
 8002078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800207a:	f7ff f9af 	bl	80013dc <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002080:	e008      	b.n	8002094 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002082:	f7ff f9ab 	bl	80013dc <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	2b02      	cmp	r3, #2
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e1a8      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002094:	4b2b      	ldr	r3, [pc, #172]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0f0      	beq.n	8002082 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a0:	4b28      	ldr	r3, [pc, #160]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	4925      	ldr	r1, [pc, #148]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	600b      	str	r3, [r1, #0]
 80020b4:	e015      	b.n	80020e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020b6:	4b24      	ldr	r3, [pc, #144]	@ (8002148 <HAL_RCC_OscConfig+0x244>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020bc:	f7ff f98e 	bl	80013dc <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c4:	f7ff f98a 	bl	80013dc <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e187      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0308 	and.w	r3, r3, #8
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d036      	beq.n	800215c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d016      	beq.n	8002124 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020f6:	4b15      	ldr	r3, [pc, #84]	@ (800214c <HAL_RCC_OscConfig+0x248>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fc:	f7ff f96e 	bl	80013dc <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002104:	f7ff f96a 	bl	80013dc <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e167      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002116:	4b0b      	ldr	r3, [pc, #44]	@ (8002144 <HAL_RCC_OscConfig+0x240>)
 8002118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d0f0      	beq.n	8002104 <HAL_RCC_OscConfig+0x200>
 8002122:	e01b      	b.n	800215c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002124:	4b09      	ldr	r3, [pc, #36]	@ (800214c <HAL_RCC_OscConfig+0x248>)
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800212a:	f7ff f957 	bl	80013dc <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002130:	e00e      	b.n	8002150 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002132:	f7ff f953 	bl	80013dc <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d907      	bls.n	8002150 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e150      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
 8002144:	40023800 	.word	0x40023800
 8002148:	42470000 	.word	0x42470000
 800214c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002150:	4b88      	ldr	r3, [pc, #544]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002152:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1ea      	bne.n	8002132 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	f000 8097 	beq.w	8002298 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800216a:	2300      	movs	r3, #0
 800216c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800216e:	4b81      	ldr	r3, [pc, #516]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10f      	bne.n	800219a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800217a:	2300      	movs	r3, #0
 800217c:	60bb      	str	r3, [r7, #8]
 800217e:	4b7d      	ldr	r3, [pc, #500]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002182:	4a7c      	ldr	r2, [pc, #496]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002188:	6413      	str	r3, [r2, #64]	@ 0x40
 800218a:	4b7a      	ldr	r3, [pc, #488]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002192:	60bb      	str	r3, [r7, #8]
 8002194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002196:	2301      	movs	r3, #1
 8002198:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800219a:	4b77      	ldr	r3, [pc, #476]	@ (8002378 <HAL_RCC_OscConfig+0x474>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d118      	bne.n	80021d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021a6:	4b74      	ldr	r3, [pc, #464]	@ (8002378 <HAL_RCC_OscConfig+0x474>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a73      	ldr	r2, [pc, #460]	@ (8002378 <HAL_RCC_OscConfig+0x474>)
 80021ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021b2:	f7ff f913 	bl	80013dc <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b8:	e008      	b.n	80021cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ba:	f7ff f90f 	bl	80013dc <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e10c      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021cc:	4b6a      	ldr	r3, [pc, #424]	@ (8002378 <HAL_RCC_OscConfig+0x474>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d0f0      	beq.n	80021ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d106      	bne.n	80021ee <HAL_RCC_OscConfig+0x2ea>
 80021e0:	4b64      	ldr	r3, [pc, #400]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 80021e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e4:	4a63      	ldr	r2, [pc, #396]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ec:	e01c      	b.n	8002228 <HAL_RCC_OscConfig+0x324>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	2b05      	cmp	r3, #5
 80021f4:	d10c      	bne.n	8002210 <HAL_RCC_OscConfig+0x30c>
 80021f6:	4b5f      	ldr	r3, [pc, #380]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 80021f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fa:	4a5e      	ldr	r2, [pc, #376]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 80021fc:	f043 0304 	orr.w	r3, r3, #4
 8002200:	6713      	str	r3, [r2, #112]	@ 0x70
 8002202:	4b5c      	ldr	r3, [pc, #368]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002206:	4a5b      	ldr	r2, [pc, #364]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6713      	str	r3, [r2, #112]	@ 0x70
 800220e:	e00b      	b.n	8002228 <HAL_RCC_OscConfig+0x324>
 8002210:	4b58      	ldr	r3, [pc, #352]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002214:	4a57      	ldr	r2, [pc, #348]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002216:	f023 0301 	bic.w	r3, r3, #1
 800221a:	6713      	str	r3, [r2, #112]	@ 0x70
 800221c:	4b55      	ldr	r3, [pc, #340]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 800221e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002220:	4a54      	ldr	r2, [pc, #336]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002222:	f023 0304 	bic.w	r3, r3, #4
 8002226:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d015      	beq.n	800225c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002230:	f7ff f8d4 	bl	80013dc <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002236:	e00a      	b.n	800224e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002238:	f7ff f8d0 	bl	80013dc <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002246:	4293      	cmp	r3, r2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e0cb      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800224e:	4b49      	ldr	r3, [pc, #292]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0ee      	beq.n	8002238 <HAL_RCC_OscConfig+0x334>
 800225a:	e014      	b.n	8002286 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800225c:	f7ff f8be 	bl	80013dc <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002262:	e00a      	b.n	800227a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002264:	f7ff f8ba 	bl	80013dc <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002272:	4293      	cmp	r3, r2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e0b5      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800227a:	4b3e      	ldr	r3, [pc, #248]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 800227c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1ee      	bne.n	8002264 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002286:	7dfb      	ldrb	r3, [r7, #23]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d105      	bne.n	8002298 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800228c:	4b39      	ldr	r3, [pc, #228]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 800228e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002290:	4a38      	ldr	r2, [pc, #224]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002296:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 80a1 	beq.w	80023e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022a2:	4b34      	ldr	r3, [pc, #208]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 030c 	and.w	r3, r3, #12
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d05c      	beq.n	8002368 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d141      	bne.n	800233a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b6:	4b31      	ldr	r3, [pc, #196]	@ (800237c <HAL_RCC_OscConfig+0x478>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022bc:	f7ff f88e 	bl	80013dc <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c4:	f7ff f88a 	bl	80013dc <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e087      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022d6:	4b27      	ldr	r3, [pc, #156]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1f0      	bne.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69da      	ldr	r2, [r3, #28]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	431a      	orrs	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f0:	019b      	lsls	r3, r3, #6
 80022f2:	431a      	orrs	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f8:	085b      	lsrs	r3, r3, #1
 80022fa:	3b01      	subs	r3, #1
 80022fc:	041b      	lsls	r3, r3, #16
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002304:	061b      	lsls	r3, r3, #24
 8002306:	491b      	ldr	r1, [pc, #108]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 8002308:	4313      	orrs	r3, r2
 800230a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800230c:	4b1b      	ldr	r3, [pc, #108]	@ (800237c <HAL_RCC_OscConfig+0x478>)
 800230e:	2201      	movs	r2, #1
 8002310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002312:	f7ff f863 	bl	80013dc <HAL_GetTick>
 8002316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002318:	e008      	b.n	800232c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231a:	f7ff f85f 	bl	80013dc <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e05c      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800232c:	4b11      	ldr	r3, [pc, #68]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0f0      	beq.n	800231a <HAL_RCC_OscConfig+0x416>
 8002338:	e054      	b.n	80023e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800233a:	4b10      	ldr	r3, [pc, #64]	@ (800237c <HAL_RCC_OscConfig+0x478>)
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002340:	f7ff f84c 	bl	80013dc <HAL_GetTick>
 8002344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002348:	f7ff f848 	bl	80013dc <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e045      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800235a:	4b06      	ldr	r3, [pc, #24]	@ (8002374 <HAL_RCC_OscConfig+0x470>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f0      	bne.n	8002348 <HAL_RCC_OscConfig+0x444>
 8002366:	e03d      	b.n	80023e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d107      	bne.n	8002380 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e038      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
 8002374:	40023800 	.word	0x40023800
 8002378:	40007000 	.word	0x40007000
 800237c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002380:	4b1b      	ldr	r3, [pc, #108]	@ (80023f0 <HAL_RCC_OscConfig+0x4ec>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d028      	beq.n	80023e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002398:	429a      	cmp	r2, r3
 800239a:	d121      	bne.n	80023e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d11a      	bne.n	80023e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80023b0:	4013      	ands	r3, r2
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80023b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d111      	bne.n	80023e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c6:	085b      	lsrs	r3, r3, #1
 80023c8:	3b01      	subs	r3, #1
 80023ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d107      	bne.n	80023e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023dc:	429a      	cmp	r2, r3
 80023de:	d001      	beq.n	80023e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e000      	b.n	80023e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3718      	adds	r7, #24
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800

080023f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d101      	bne.n	8002408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0cc      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002408:	4b68      	ldr	r3, [pc, #416]	@ (80025ac <HAL_RCC_ClockConfig+0x1b8>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	429a      	cmp	r2, r3
 8002414:	d90c      	bls.n	8002430 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002416:	4b65      	ldr	r3, [pc, #404]	@ (80025ac <HAL_RCC_ClockConfig+0x1b8>)
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	b2d2      	uxtb	r2, r2
 800241c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241e:	4b63      	ldr	r3, [pc, #396]	@ (80025ac <HAL_RCC_ClockConfig+0x1b8>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	429a      	cmp	r2, r3
 800242a:	d001      	beq.n	8002430 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0b8      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d020      	beq.n	800247e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	2b00      	cmp	r3, #0
 8002446:	d005      	beq.n	8002454 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002448:	4b59      	ldr	r3, [pc, #356]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	4a58      	ldr	r2, [pc, #352]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 800244e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002452:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0308 	and.w	r3, r3, #8
 800245c:	2b00      	cmp	r3, #0
 800245e:	d005      	beq.n	800246c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002460:	4b53      	ldr	r3, [pc, #332]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	4a52      	ldr	r2, [pc, #328]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002466:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800246a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800246c:	4b50      	ldr	r3, [pc, #320]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	494d      	ldr	r1, [pc, #308]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 800247a:	4313      	orrs	r3, r2
 800247c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	2b00      	cmp	r3, #0
 8002488:	d044      	beq.n	8002514 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d107      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002492:	4b47      	ldr	r3, [pc, #284]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d119      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e07f      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d003      	beq.n	80024b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024ae:	2b03      	cmp	r3, #3
 80024b0:	d107      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024b2:	4b3f      	ldr	r3, [pc, #252]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d109      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e06f      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c2:	4b3b      	ldr	r3, [pc, #236]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e067      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024d2:	4b37      	ldr	r3, [pc, #220]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f023 0203 	bic.w	r2, r3, #3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	4934      	ldr	r1, [pc, #208]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024e4:	f7fe ff7a 	bl	80013dc <HAL_GetTick>
 80024e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ea:	e00a      	b.n	8002502 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ec:	f7fe ff76 	bl	80013dc <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e04f      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002502:	4b2b      	ldr	r3, [pc, #172]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	f003 020c 	and.w	r2, r3, #12
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	429a      	cmp	r2, r3
 8002512:	d1eb      	bne.n	80024ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002514:	4b25      	ldr	r3, [pc, #148]	@ (80025ac <HAL_RCC_ClockConfig+0x1b8>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d20c      	bcs.n	800253c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002522:	4b22      	ldr	r3, [pc, #136]	@ (80025ac <HAL_RCC_ClockConfig+0x1b8>)
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800252a:	4b20      	ldr	r3, [pc, #128]	@ (80025ac <HAL_RCC_ClockConfig+0x1b8>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	429a      	cmp	r2, r3
 8002536:	d001      	beq.n	800253c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e032      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	d008      	beq.n	800255a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002548:	4b19      	ldr	r3, [pc, #100]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	4916      	ldr	r1, [pc, #88]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002556:	4313      	orrs	r3, r2
 8002558:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0308 	and.w	r3, r3, #8
 8002562:	2b00      	cmp	r3, #0
 8002564:	d009      	beq.n	800257a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002566:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	490e      	ldr	r1, [pc, #56]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002576:	4313      	orrs	r3, r2
 8002578:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800257a:	f000 f821 	bl	80025c0 <HAL_RCC_GetSysClockFreq>
 800257e:	4602      	mov	r2, r0
 8002580:	4b0b      	ldr	r3, [pc, #44]	@ (80025b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	091b      	lsrs	r3, r3, #4
 8002586:	f003 030f 	and.w	r3, r3, #15
 800258a:	490a      	ldr	r1, [pc, #40]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 800258c:	5ccb      	ldrb	r3, [r1, r3]
 800258e:	fa22 f303 	lsr.w	r3, r2, r3
 8002592:	4a09      	ldr	r2, [pc, #36]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <HAL_RCC_ClockConfig+0x1c8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7fe feda 	bl	8001354 <HAL_InitTick>

  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40023c00 	.word	0x40023c00
 80025b0:	40023800 	.word	0x40023800
 80025b4:	08003604 	.word	0x08003604
 80025b8:	20000030 	.word	0x20000030
 80025bc:	20000034 	.word	0x20000034

080025c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025c4:	b094      	sub	sp, #80	@ 0x50
 80025c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80025d4:	2300      	movs	r3, #0
 80025d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025d8:	4b79      	ldr	r3, [pc, #484]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d00d      	beq.n	8002600 <HAL_RCC_GetSysClockFreq+0x40>
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	f200 80e1 	bhi.w	80027ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d002      	beq.n	80025f4 <HAL_RCC_GetSysClockFreq+0x34>
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	d003      	beq.n	80025fa <HAL_RCC_GetSysClockFreq+0x3a>
 80025f2:	e0db      	b.n	80027ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025f4:	4b73      	ldr	r3, [pc, #460]	@ (80027c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80025f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025f8:	e0db      	b.n	80027b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025fa:	4b73      	ldr	r3, [pc, #460]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80025fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025fe:	e0d8      	b.n	80027b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002600:	4b6f      	ldr	r3, [pc, #444]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002608:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800260a:	4b6d      	ldr	r3, [pc, #436]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d063      	beq.n	80026de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002616:	4b6a      	ldr	r3, [pc, #424]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	099b      	lsrs	r3, r3, #6
 800261c:	2200      	movs	r2, #0
 800261e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002620:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002628:	633b      	str	r3, [r7, #48]	@ 0x30
 800262a:	2300      	movs	r3, #0
 800262c:	637b      	str	r3, [r7, #52]	@ 0x34
 800262e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002632:	4622      	mov	r2, r4
 8002634:	462b      	mov	r3, r5
 8002636:	f04f 0000 	mov.w	r0, #0
 800263a:	f04f 0100 	mov.w	r1, #0
 800263e:	0159      	lsls	r1, r3, #5
 8002640:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002644:	0150      	lsls	r0, r2, #5
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	4621      	mov	r1, r4
 800264c:	1a51      	subs	r1, r2, r1
 800264e:	6139      	str	r1, [r7, #16]
 8002650:	4629      	mov	r1, r5
 8002652:	eb63 0301 	sbc.w	r3, r3, r1
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	f04f 0300 	mov.w	r3, #0
 8002660:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002664:	4659      	mov	r1, fp
 8002666:	018b      	lsls	r3, r1, #6
 8002668:	4651      	mov	r1, sl
 800266a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800266e:	4651      	mov	r1, sl
 8002670:	018a      	lsls	r2, r1, #6
 8002672:	4651      	mov	r1, sl
 8002674:	ebb2 0801 	subs.w	r8, r2, r1
 8002678:	4659      	mov	r1, fp
 800267a:	eb63 0901 	sbc.w	r9, r3, r1
 800267e:	f04f 0200 	mov.w	r2, #0
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800268a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800268e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002692:	4690      	mov	r8, r2
 8002694:	4699      	mov	r9, r3
 8002696:	4623      	mov	r3, r4
 8002698:	eb18 0303 	adds.w	r3, r8, r3
 800269c:	60bb      	str	r3, [r7, #8]
 800269e:	462b      	mov	r3, r5
 80026a0:	eb49 0303 	adc.w	r3, r9, r3
 80026a4:	60fb      	str	r3, [r7, #12]
 80026a6:	f04f 0200 	mov.w	r2, #0
 80026aa:	f04f 0300 	mov.w	r3, #0
 80026ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80026b2:	4629      	mov	r1, r5
 80026b4:	024b      	lsls	r3, r1, #9
 80026b6:	4621      	mov	r1, r4
 80026b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026bc:	4621      	mov	r1, r4
 80026be:	024a      	lsls	r2, r1, #9
 80026c0:	4610      	mov	r0, r2
 80026c2:	4619      	mov	r1, r3
 80026c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026c6:	2200      	movs	r2, #0
 80026c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80026d0:	f7fd fd82 	bl	80001d8 <__aeabi_uldivmod>
 80026d4:	4602      	mov	r2, r0
 80026d6:	460b      	mov	r3, r1
 80026d8:	4613      	mov	r3, r2
 80026da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026dc:	e058      	b.n	8002790 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026de:	4b38      	ldr	r3, [pc, #224]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	099b      	lsrs	r3, r3, #6
 80026e4:	2200      	movs	r2, #0
 80026e6:	4618      	mov	r0, r3
 80026e8:	4611      	mov	r1, r2
 80026ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026ee:	623b      	str	r3, [r7, #32]
 80026f0:	2300      	movs	r3, #0
 80026f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80026f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026f8:	4642      	mov	r2, r8
 80026fa:	464b      	mov	r3, r9
 80026fc:	f04f 0000 	mov.w	r0, #0
 8002700:	f04f 0100 	mov.w	r1, #0
 8002704:	0159      	lsls	r1, r3, #5
 8002706:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800270a:	0150      	lsls	r0, r2, #5
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4641      	mov	r1, r8
 8002712:	ebb2 0a01 	subs.w	sl, r2, r1
 8002716:	4649      	mov	r1, r9
 8002718:	eb63 0b01 	sbc.w	fp, r3, r1
 800271c:	f04f 0200 	mov.w	r2, #0
 8002720:	f04f 0300 	mov.w	r3, #0
 8002724:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002728:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800272c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002730:	ebb2 040a 	subs.w	r4, r2, sl
 8002734:	eb63 050b 	sbc.w	r5, r3, fp
 8002738:	f04f 0200 	mov.w	r2, #0
 800273c:	f04f 0300 	mov.w	r3, #0
 8002740:	00eb      	lsls	r3, r5, #3
 8002742:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002746:	00e2      	lsls	r2, r4, #3
 8002748:	4614      	mov	r4, r2
 800274a:	461d      	mov	r5, r3
 800274c:	4643      	mov	r3, r8
 800274e:	18e3      	adds	r3, r4, r3
 8002750:	603b      	str	r3, [r7, #0]
 8002752:	464b      	mov	r3, r9
 8002754:	eb45 0303 	adc.w	r3, r5, r3
 8002758:	607b      	str	r3, [r7, #4]
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	f04f 0300 	mov.w	r3, #0
 8002762:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002766:	4629      	mov	r1, r5
 8002768:	028b      	lsls	r3, r1, #10
 800276a:	4621      	mov	r1, r4
 800276c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002770:	4621      	mov	r1, r4
 8002772:	028a      	lsls	r2, r1, #10
 8002774:	4610      	mov	r0, r2
 8002776:	4619      	mov	r1, r3
 8002778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800277a:	2200      	movs	r2, #0
 800277c:	61bb      	str	r3, [r7, #24]
 800277e:	61fa      	str	r2, [r7, #28]
 8002780:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002784:	f7fd fd28 	bl	80001d8 <__aeabi_uldivmod>
 8002788:	4602      	mov	r2, r0
 800278a:	460b      	mov	r3, r1
 800278c:	4613      	mov	r3, r2
 800278e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002790:	4b0b      	ldr	r3, [pc, #44]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	0c1b      	lsrs	r3, r3, #16
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	3301      	adds	r3, #1
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80027a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80027a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027aa:	e002      	b.n	80027b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027ac:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80027ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3750      	adds	r7, #80	@ 0x50
 80027b8:	46bd      	mov	sp, r7
 80027ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027be:	bf00      	nop
 80027c0:	40023800 	.word	0x40023800
 80027c4:	00f42400 	.word	0x00f42400
 80027c8:	007a1200 	.word	0x007a1200

080027cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027d0:	4b03      	ldr	r3, [pc, #12]	@ (80027e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80027d2:	681b      	ldr	r3, [r3, #0]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	20000030 	.word	0x20000030

080027e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027e8:	f7ff fff0 	bl	80027cc <HAL_RCC_GetHCLKFreq>
 80027ec:	4602      	mov	r2, r0
 80027ee:	4b05      	ldr	r3, [pc, #20]	@ (8002804 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	0a9b      	lsrs	r3, r3, #10
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	4903      	ldr	r1, [pc, #12]	@ (8002808 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027fa:	5ccb      	ldrb	r3, [r1, r3]
 80027fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002800:	4618      	mov	r0, r3
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40023800 	.word	0x40023800
 8002808:	08003614 	.word	0x08003614

0800280c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002810:	f7ff ffdc 	bl	80027cc <HAL_RCC_GetHCLKFreq>
 8002814:	4602      	mov	r2, r0
 8002816:	4b05      	ldr	r3, [pc, #20]	@ (800282c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	0b5b      	lsrs	r3, r3, #13
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	4903      	ldr	r1, [pc, #12]	@ (8002830 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002822:	5ccb      	ldrb	r3, [r1, r3]
 8002824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002828:	4618      	mov	r0, r3
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40023800 	.word	0x40023800
 8002830:	08003614 	.word	0x08003614

08002834 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800283a:	f7fe fdcf 	bl	80013dc <HAL_GetTick>
 800283e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002840:	4b5d      	ldr	r3, [pc, #372]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a5c      	ldr	r2, [pc, #368]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002846:	f043 0301 	orr.w	r3, r3, #1
 800284a:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800284c:	e008      	b.n	8002860 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800284e:	f7fe fdc5 	bl	80013dc <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e0a7      	b.n	80029b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002860:	4b55      	ldr	r3, [pc, #340]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0f0      	beq.n	800284e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 800286c:	4b52      	ldr	r3, [pc, #328]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a51      	ldr	r2, [pc, #324]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002876:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002878:	f7fe fdb0 	bl	80013dc <HAL_GetTick>
 800287c:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800287e:	4b4e      	ldr	r3, [pc, #312]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002880:	2200      	movs	r2, #0
 8002882:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002884:	e00a      	b.n	800289c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002886:	f7fe fda9 	bl	80013dc <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002894:	4293      	cmp	r3, r2
 8002896:	d901      	bls.n	800289c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e089      	b.n	80029b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800289c:	4b46      	ldr	r3, [pc, #280]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 030c 	and.w	r3, r3, #12
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1ee      	bne.n	8002886 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80028a8:	f7fe fd98 	bl	80013dc <HAL_GetTick>
 80028ac:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80028ae:	4b42      	ldr	r3, [pc, #264]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a41      	ldr	r2, [pc, #260]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 80028b4:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 80028b8:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7fe fd8e 	bl	80013dc <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e070      	b.n	80029b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80028ce:	4b3a      	ldr	r3, [pc, #232]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80028da:	f7fe fd7f 	bl	80013dc <HAL_GetTick>
 80028de:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80028e0:	4b35      	ldr	r3, [pc, #212]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a34      	ldr	r2, [pc, #208]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 80028e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028ea:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80028ec:	e008      	b.n	8002900 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ee:	f7fe fd75 	bl	80013dc <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e057      	b.n	80029b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002900:	4b2d      	ldr	r3, [pc, #180]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f0      	bne.n	80028ee <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800290c:	f7fe fd66 	bl	80013dc <HAL_GetTick>
 8002910:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8002912:	4b29      	ldr	r3, [pc, #164]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a28      	ldr	r2, [pc, #160]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002918:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800291c:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800291e:	e008      	b.n	8002932 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002920:	f7fe fd5c 	bl	80013dc <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e03e      	b.n	80029b0 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8002932:	4b21      	ldr	r3, [pc, #132]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 800293e:	4b1e      	ldr	r3, [pc, #120]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002940:	4a1e      	ldr	r2, [pc, #120]	@ (80029bc <HAL_RCC_DeInit+0x188>)
 8002942:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8002944:	4b1c      	ldr	r3, [pc, #112]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002946:	4a1e      	ldr	r2, [pc, #120]	@ (80029c0 <HAL_RCC_DeInit+0x18c>)
 8002948:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 800294c:	4b1a      	ldr	r3, [pc, #104]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	4a19      	ldr	r2, [pc, #100]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002952:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8002956:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8002958:	4b17      	ldr	r3, [pc, #92]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4a16      	ldr	r2, [pc, #88]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800295e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002962:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 8002964:	4b14      	ldr	r3, [pc, #80]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	4a13      	ldr	r2, [pc, #76]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800296a:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 800296e:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8002970:	4b11      	ldr	r3, [pc, #68]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	4a10      	ldr	r2, [pc, #64]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002976:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800297a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800297c:	4b0e      	ldr	r3, [pc, #56]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800297e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002980:	4a0d      	ldr	r2, [pc, #52]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 8002982:	f023 0301 	bic.w	r3, r3, #1
 8002986:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8002988:	4b0b      	ldr	r3, [pc, #44]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800298a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800298c:	4a0a      	ldr	r2, [pc, #40]	@ (80029b8 <HAL_RCC_DeInit+0x184>)
 800298e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002992:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8002994:	4b0b      	ldr	r3, [pc, #44]	@ (80029c4 <HAL_RCC_DeInit+0x190>)
 8002996:	4a0c      	ldr	r2, [pc, #48]	@ (80029c8 <HAL_RCC_DeInit+0x194>)
 8002998:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800299a:	4b0c      	ldr	r3, [pc, #48]	@ (80029cc <HAL_RCC_DeInit+0x198>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe fcd8 	bl	8001354 <HAL_InitTick>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e000      	b.n	80029b0 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 80029ae:	2300      	movs	r3, #0
  }
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40023800 	.word	0x40023800
 80029bc:	04003010 	.word	0x04003010
 80029c0:	20003000 	.word	0x20003000
 80029c4:	20000030 	.word	0x20000030
 80029c8:	00f42400 	.word	0x00f42400
 80029cc:	20000034 	.word	0x20000034

080029d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e042      	b.n	8002a68 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d106      	bne.n	80029fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f7fe fbe2 	bl	80011c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2224      	movs	r2, #36	@ 0x24
 8002a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f000 fa09 	bl	8002e2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695a      	ldr	r2, [r3, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	68da      	ldr	r2, [r3, #12]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b08a      	sub	sp, #40	@ 0x28
 8002a74:	af02      	add	r7, sp, #8
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	603b      	str	r3, [r7, #0]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	2b20      	cmp	r3, #32
 8002a8e:	d175      	bne.n	8002b7c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <HAL_UART_Transmit+0x2c>
 8002a96:	88fb      	ldrh	r3, [r7, #6]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e06e      	b.n	8002b7e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2221      	movs	r2, #33	@ 0x21
 8002aaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002aae:	f7fe fc95 	bl	80013dc <HAL_GetTick>
 8002ab2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	88fa      	ldrh	r2, [r7, #6]
 8002ab8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	88fa      	ldrh	r2, [r7, #6]
 8002abe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ac8:	d108      	bne.n	8002adc <HAL_UART_Transmit+0x6c>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d104      	bne.n	8002adc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	61bb      	str	r3, [r7, #24]
 8002ada:	e003      	b.n	8002ae4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ae4:	e02e      	b.n	8002b44 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	9300      	str	r3, [sp, #0]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	2200      	movs	r2, #0
 8002aee:	2180      	movs	r1, #128	@ 0x80
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 f8df 	bl	8002cb4 <UART_WaitOnFlagUntilTimeout>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2220      	movs	r2, #32
 8002b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e03a      	b.n	8002b7e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d10b      	bne.n	8002b26 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	461a      	mov	r2, r3
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b1c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	3302      	adds	r3, #2
 8002b22:	61bb      	str	r3, [r7, #24]
 8002b24:	e007      	b.n	8002b36 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	781a      	ldrb	r2, [r3, #0]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	3301      	adds	r3, #1
 8002b34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1cb      	bne.n	8002ae6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	9300      	str	r3, [sp, #0]
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	2200      	movs	r2, #0
 8002b56:	2140      	movs	r1, #64	@ 0x40
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f000 f8ab 	bl	8002cb4 <UART_WaitOnFlagUntilTimeout>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e006      	b.n	8002b7e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2220      	movs	r2, #32
 8002b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	e000      	b.n	8002b7e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b7c:	2302      	movs	r3, #2
  }
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3720      	adds	r7, #32
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b08a      	sub	sp, #40	@ 0x28
 8002b8a:	af02      	add	r7, sp, #8
 8002b8c:	60f8      	str	r0, [r7, #12]
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	603b      	str	r3, [r7, #0]
 8002b92:	4613      	mov	r3, r2
 8002b94:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b20      	cmp	r3, #32
 8002ba4:	f040 8081 	bne.w	8002caa <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <HAL_UART_Receive+0x2e>
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e079      	b.n	8002cac <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2222      	movs	r2, #34	@ 0x22
 8002bc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bcc:	f7fe fc06 	bl	80013dc <HAL_GetTick>
 8002bd0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	88fa      	ldrh	r2, [r7, #6]
 8002bd6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	88fa      	ldrh	r2, [r7, #6]
 8002bdc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002be6:	d108      	bne.n	8002bfa <HAL_UART_Receive+0x74>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d104      	bne.n	8002bfa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	61bb      	str	r3, [r7, #24]
 8002bf8:	e003      	b.n	8002c02 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002c02:	e047      	b.n	8002c94 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	9300      	str	r3, [sp, #0]
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2120      	movs	r1, #32
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f000 f850 	bl	8002cb4 <UART_WaitOnFlagUntilTimeout>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d005      	beq.n	8002c26 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e042      	b.n	8002cac <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10c      	bne.n	8002c46 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	3302      	adds	r3, #2
 8002c42:	61bb      	str	r3, [r7, #24]
 8002c44:	e01f      	b.n	8002c86 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c4e:	d007      	beq.n	8002c60 <HAL_UART_Receive+0xda>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10a      	bne.n	8002c6e <HAL_UART_Receive+0xe8>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d106      	bne.n	8002c6e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	b2da      	uxtb	r2, r3
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	701a      	strb	r2, [r3, #0]
 8002c6c:	e008      	b.n	8002c80 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c7a:	b2da      	uxtb	r2, r3
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	3301      	adds	r3, #1
 8002c84:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1b2      	bne.n	8002c04 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2220      	movs	r2, #32
 8002ca2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	e000      	b.n	8002cac <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002caa:	2302      	movs	r3, #2
  }
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3720      	adds	r7, #32
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	603b      	str	r3, [r7, #0]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cc4:	e03b      	b.n	8002d3e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ccc:	d037      	beq.n	8002d3e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cce:	f7fe fb85 	bl	80013dc <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	6a3a      	ldr	r2, [r7, #32]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d302      	bcc.n	8002ce4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e03a      	b.n	8002d5e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f003 0304 	and.w	r3, r3, #4
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d023      	beq.n	8002d3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	2b80      	cmp	r3, #128	@ 0x80
 8002cfa:	d020      	beq.n	8002d3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b40      	cmp	r3, #64	@ 0x40
 8002d00:	d01d      	beq.n	8002d3e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0308 	and.w	r3, r3, #8
 8002d0c:	2b08      	cmp	r3, #8
 8002d0e:	d116      	bne.n	8002d3e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d26:	68f8      	ldr	r0, [r7, #12]
 8002d28:	f000 f81d 	bl	8002d66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2208      	movs	r2, #8
 8002d30:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e00f      	b.n	8002d5e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	4013      	ands	r3, r2
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	bf0c      	ite	eq
 8002d4e:	2301      	moveq	r3, #1
 8002d50:	2300      	movne	r3, #0
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	461a      	mov	r2, r3
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d0b4      	beq.n	8002cc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3718      	adds	r7, #24
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b095      	sub	sp, #84	@ 0x54
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	330c      	adds	r3, #12
 8002d74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d78:	e853 3f00 	ldrex	r3, [r3]
 8002d7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	330c      	adds	r3, #12
 8002d8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d8e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d96:	e841 2300 	strex	r3, r2, [r1]
 8002d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1e5      	bne.n	8002d6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	3314      	adds	r3, #20
 8002da8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002daa:	6a3b      	ldr	r3, [r7, #32]
 8002dac:	e853 3f00 	ldrex	r3, [r3]
 8002db0:	61fb      	str	r3, [r7, #28]
   return(result);
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	f023 0301 	bic.w	r3, r3, #1
 8002db8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	3314      	adds	r3, #20
 8002dc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002dc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dca:	e841 2300 	strex	r3, r2, [r1]
 8002dce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1e5      	bne.n	8002da2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d119      	bne.n	8002e12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	330c      	adds	r3, #12
 8002de4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	e853 3f00 	ldrex	r3, [r3]
 8002dec:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	f023 0310 	bic.w	r3, r3, #16
 8002df4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	330c      	adds	r3, #12
 8002dfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dfe:	61ba      	str	r2, [r7, #24]
 8002e00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e02:	6979      	ldr	r1, [r7, #20]
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	e841 2300 	strex	r3, r2, [r1]
 8002e0a:	613b      	str	r3, [r7, #16]
   return(result);
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1e5      	bne.n	8002dde <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2220      	movs	r2, #32
 8002e16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e20:	bf00      	nop
 8002e22:	3754      	adds	r7, #84	@ 0x54
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e30:	b0c0      	sub	sp, #256	@ 0x100
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e48:	68d9      	ldr	r1, [r3, #12]
 8002e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	ea40 0301 	orr.w	r3, r0, r1
 8002e54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	431a      	orrs	r2, r3
 8002e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002e84:	f021 010c 	bic.w	r1, r1, #12
 8002e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002e92:	430b      	orrs	r3, r1
 8002e94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ea6:	6999      	ldr	r1, [r3, #24]
 8002ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	ea40 0301 	orr.w	r3, r0, r1
 8002eb2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	4b8f      	ldr	r3, [pc, #572]	@ (80030f8 <UART_SetConfig+0x2cc>)
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d005      	beq.n	8002ecc <UART_SetConfig+0xa0>
 8002ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	4b8d      	ldr	r3, [pc, #564]	@ (80030fc <UART_SetConfig+0x2d0>)
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d104      	bne.n	8002ed6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ecc:	f7ff fc9e 	bl	800280c <HAL_RCC_GetPCLK2Freq>
 8002ed0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002ed4:	e003      	b.n	8002ede <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ed6:	f7ff fc85 	bl	80027e4 <HAL_RCC_GetPCLK1Freq>
 8002eda:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ee8:	f040 810c 	bne.w	8003104 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002eec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ef6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002efa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002efe:	4622      	mov	r2, r4
 8002f00:	462b      	mov	r3, r5
 8002f02:	1891      	adds	r1, r2, r2
 8002f04:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002f06:	415b      	adcs	r3, r3
 8002f08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f0e:	4621      	mov	r1, r4
 8002f10:	eb12 0801 	adds.w	r8, r2, r1
 8002f14:	4629      	mov	r1, r5
 8002f16:	eb43 0901 	adc.w	r9, r3, r1
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	f04f 0300 	mov.w	r3, #0
 8002f22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f2e:	4690      	mov	r8, r2
 8002f30:	4699      	mov	r9, r3
 8002f32:	4623      	mov	r3, r4
 8002f34:	eb18 0303 	adds.w	r3, r8, r3
 8002f38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f3c:	462b      	mov	r3, r5
 8002f3e:	eb49 0303 	adc.w	r3, r9, r3
 8002f42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f52:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002f56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	18db      	adds	r3, r3, r3
 8002f5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f60:	4613      	mov	r3, r2
 8002f62:	eb42 0303 	adc.w	r3, r2, r3
 8002f66:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002f6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002f70:	f7fd f932 	bl	80001d8 <__aeabi_uldivmod>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	4b61      	ldr	r3, [pc, #388]	@ (8003100 <UART_SetConfig+0x2d4>)
 8002f7a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f7e:	095b      	lsrs	r3, r3, #5
 8002f80:	011c      	lsls	r4, r3, #4
 8002f82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f86:	2200      	movs	r2, #0
 8002f88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f8c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002f90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002f94:	4642      	mov	r2, r8
 8002f96:	464b      	mov	r3, r9
 8002f98:	1891      	adds	r1, r2, r2
 8002f9a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002f9c:	415b      	adcs	r3, r3
 8002f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fa0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002fa4:	4641      	mov	r1, r8
 8002fa6:	eb12 0a01 	adds.w	sl, r2, r1
 8002faa:	4649      	mov	r1, r9
 8002fac:	eb43 0b01 	adc.w	fp, r3, r1
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	f04f 0300 	mov.w	r3, #0
 8002fb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fc4:	4692      	mov	sl, r2
 8002fc6:	469b      	mov	fp, r3
 8002fc8:	4643      	mov	r3, r8
 8002fca:	eb1a 0303 	adds.w	r3, sl, r3
 8002fce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fd2:	464b      	mov	r3, r9
 8002fd4:	eb4b 0303 	adc.w	r3, fp, r3
 8002fd8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002fe8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002fec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	18db      	adds	r3, r3, r3
 8002ff4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	eb42 0303 	adc.w	r3, r2, r3
 8002ffc:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ffe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003002:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003006:	f7fd f8e7 	bl	80001d8 <__aeabi_uldivmod>
 800300a:	4602      	mov	r2, r0
 800300c:	460b      	mov	r3, r1
 800300e:	4611      	mov	r1, r2
 8003010:	4b3b      	ldr	r3, [pc, #236]	@ (8003100 <UART_SetConfig+0x2d4>)
 8003012:	fba3 2301 	umull	r2, r3, r3, r1
 8003016:	095b      	lsrs	r3, r3, #5
 8003018:	2264      	movs	r2, #100	@ 0x64
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	1acb      	subs	r3, r1, r3
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003026:	4b36      	ldr	r3, [pc, #216]	@ (8003100 <UART_SetConfig+0x2d4>)
 8003028:	fba3 2302 	umull	r2, r3, r3, r2
 800302c:	095b      	lsrs	r3, r3, #5
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003034:	441c      	add	r4, r3
 8003036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800303a:	2200      	movs	r2, #0
 800303c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003040:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003044:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003048:	4642      	mov	r2, r8
 800304a:	464b      	mov	r3, r9
 800304c:	1891      	adds	r1, r2, r2
 800304e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003050:	415b      	adcs	r3, r3
 8003052:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003054:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003058:	4641      	mov	r1, r8
 800305a:	1851      	adds	r1, r2, r1
 800305c:	6339      	str	r1, [r7, #48]	@ 0x30
 800305e:	4649      	mov	r1, r9
 8003060:	414b      	adcs	r3, r1
 8003062:	637b      	str	r3, [r7, #52]	@ 0x34
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003070:	4659      	mov	r1, fp
 8003072:	00cb      	lsls	r3, r1, #3
 8003074:	4651      	mov	r1, sl
 8003076:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800307a:	4651      	mov	r1, sl
 800307c:	00ca      	lsls	r2, r1, #3
 800307e:	4610      	mov	r0, r2
 8003080:	4619      	mov	r1, r3
 8003082:	4603      	mov	r3, r0
 8003084:	4642      	mov	r2, r8
 8003086:	189b      	adds	r3, r3, r2
 8003088:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800308c:	464b      	mov	r3, r9
 800308e:	460a      	mov	r2, r1
 8003090:	eb42 0303 	adc.w	r3, r2, r3
 8003094:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80030a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80030a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80030ac:	460b      	mov	r3, r1
 80030ae:	18db      	adds	r3, r3, r3
 80030b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030b2:	4613      	mov	r3, r2
 80030b4:	eb42 0303 	adc.w	r3, r2, r3
 80030b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80030c2:	f7fd f889 	bl	80001d8 <__aeabi_uldivmod>
 80030c6:	4602      	mov	r2, r0
 80030c8:	460b      	mov	r3, r1
 80030ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003100 <UART_SetConfig+0x2d4>)
 80030cc:	fba3 1302 	umull	r1, r3, r3, r2
 80030d0:	095b      	lsrs	r3, r3, #5
 80030d2:	2164      	movs	r1, #100	@ 0x64
 80030d4:	fb01 f303 	mul.w	r3, r1, r3
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	3332      	adds	r3, #50	@ 0x32
 80030de:	4a08      	ldr	r2, [pc, #32]	@ (8003100 <UART_SetConfig+0x2d4>)
 80030e0:	fba2 2303 	umull	r2, r3, r2, r3
 80030e4:	095b      	lsrs	r3, r3, #5
 80030e6:	f003 0207 	and.w	r2, r3, #7
 80030ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4422      	add	r2, r4
 80030f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80030f4:	e106      	b.n	8003304 <UART_SetConfig+0x4d8>
 80030f6:	bf00      	nop
 80030f8:	40011000 	.word	0x40011000
 80030fc:	40011400 	.word	0x40011400
 8003100:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003104:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003108:	2200      	movs	r2, #0
 800310a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800310e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003112:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003116:	4642      	mov	r2, r8
 8003118:	464b      	mov	r3, r9
 800311a:	1891      	adds	r1, r2, r2
 800311c:	6239      	str	r1, [r7, #32]
 800311e:	415b      	adcs	r3, r3
 8003120:	627b      	str	r3, [r7, #36]	@ 0x24
 8003122:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003126:	4641      	mov	r1, r8
 8003128:	1854      	adds	r4, r2, r1
 800312a:	4649      	mov	r1, r9
 800312c:	eb43 0501 	adc.w	r5, r3, r1
 8003130:	f04f 0200 	mov.w	r2, #0
 8003134:	f04f 0300 	mov.w	r3, #0
 8003138:	00eb      	lsls	r3, r5, #3
 800313a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800313e:	00e2      	lsls	r2, r4, #3
 8003140:	4614      	mov	r4, r2
 8003142:	461d      	mov	r5, r3
 8003144:	4643      	mov	r3, r8
 8003146:	18e3      	adds	r3, r4, r3
 8003148:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800314c:	464b      	mov	r3, r9
 800314e:	eb45 0303 	adc.w	r3, r5, r3
 8003152:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003162:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	f04f 0300 	mov.w	r3, #0
 800316e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003172:	4629      	mov	r1, r5
 8003174:	008b      	lsls	r3, r1, #2
 8003176:	4621      	mov	r1, r4
 8003178:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800317c:	4621      	mov	r1, r4
 800317e:	008a      	lsls	r2, r1, #2
 8003180:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003184:	f7fd f828 	bl	80001d8 <__aeabi_uldivmod>
 8003188:	4602      	mov	r2, r0
 800318a:	460b      	mov	r3, r1
 800318c:	4b60      	ldr	r3, [pc, #384]	@ (8003310 <UART_SetConfig+0x4e4>)
 800318e:	fba3 2302 	umull	r2, r3, r3, r2
 8003192:	095b      	lsrs	r3, r3, #5
 8003194:	011c      	lsls	r4, r3, #4
 8003196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800319a:	2200      	movs	r2, #0
 800319c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80031a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80031a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80031a8:	4642      	mov	r2, r8
 80031aa:	464b      	mov	r3, r9
 80031ac:	1891      	adds	r1, r2, r2
 80031ae:	61b9      	str	r1, [r7, #24]
 80031b0:	415b      	adcs	r3, r3
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031b8:	4641      	mov	r1, r8
 80031ba:	1851      	adds	r1, r2, r1
 80031bc:	6139      	str	r1, [r7, #16]
 80031be:	4649      	mov	r1, r9
 80031c0:	414b      	adcs	r3, r1
 80031c2:	617b      	str	r3, [r7, #20]
 80031c4:	f04f 0200 	mov.w	r2, #0
 80031c8:	f04f 0300 	mov.w	r3, #0
 80031cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031d0:	4659      	mov	r1, fp
 80031d2:	00cb      	lsls	r3, r1, #3
 80031d4:	4651      	mov	r1, sl
 80031d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031da:	4651      	mov	r1, sl
 80031dc:	00ca      	lsls	r2, r1, #3
 80031de:	4610      	mov	r0, r2
 80031e0:	4619      	mov	r1, r3
 80031e2:	4603      	mov	r3, r0
 80031e4:	4642      	mov	r2, r8
 80031e6:	189b      	adds	r3, r3, r2
 80031e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80031ec:	464b      	mov	r3, r9
 80031ee:	460a      	mov	r2, r1
 80031f0:	eb42 0303 	adc.w	r3, r2, r3
 80031f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80031f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003202:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003210:	4649      	mov	r1, r9
 8003212:	008b      	lsls	r3, r1, #2
 8003214:	4641      	mov	r1, r8
 8003216:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800321a:	4641      	mov	r1, r8
 800321c:	008a      	lsls	r2, r1, #2
 800321e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003222:	f7fc ffd9 	bl	80001d8 <__aeabi_uldivmod>
 8003226:	4602      	mov	r2, r0
 8003228:	460b      	mov	r3, r1
 800322a:	4611      	mov	r1, r2
 800322c:	4b38      	ldr	r3, [pc, #224]	@ (8003310 <UART_SetConfig+0x4e4>)
 800322e:	fba3 2301 	umull	r2, r3, r3, r1
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	2264      	movs	r2, #100	@ 0x64
 8003236:	fb02 f303 	mul.w	r3, r2, r3
 800323a:	1acb      	subs	r3, r1, r3
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	3332      	adds	r3, #50	@ 0x32
 8003240:	4a33      	ldr	r2, [pc, #204]	@ (8003310 <UART_SetConfig+0x4e4>)
 8003242:	fba2 2303 	umull	r2, r3, r2, r3
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800324c:	441c      	add	r4, r3
 800324e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003252:	2200      	movs	r2, #0
 8003254:	673b      	str	r3, [r7, #112]	@ 0x70
 8003256:	677a      	str	r2, [r7, #116]	@ 0x74
 8003258:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800325c:	4642      	mov	r2, r8
 800325e:	464b      	mov	r3, r9
 8003260:	1891      	adds	r1, r2, r2
 8003262:	60b9      	str	r1, [r7, #8]
 8003264:	415b      	adcs	r3, r3
 8003266:	60fb      	str	r3, [r7, #12]
 8003268:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800326c:	4641      	mov	r1, r8
 800326e:	1851      	adds	r1, r2, r1
 8003270:	6039      	str	r1, [r7, #0]
 8003272:	4649      	mov	r1, r9
 8003274:	414b      	adcs	r3, r1
 8003276:	607b      	str	r3, [r7, #4]
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	f04f 0300 	mov.w	r3, #0
 8003280:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003284:	4659      	mov	r1, fp
 8003286:	00cb      	lsls	r3, r1, #3
 8003288:	4651      	mov	r1, sl
 800328a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800328e:	4651      	mov	r1, sl
 8003290:	00ca      	lsls	r2, r1, #3
 8003292:	4610      	mov	r0, r2
 8003294:	4619      	mov	r1, r3
 8003296:	4603      	mov	r3, r0
 8003298:	4642      	mov	r2, r8
 800329a:	189b      	adds	r3, r3, r2
 800329c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800329e:	464b      	mov	r3, r9
 80032a0:	460a      	mov	r2, r1
 80032a2:	eb42 0303 	adc.w	r3, r2, r3
 80032a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80032b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	f04f 0300 	mov.w	r3, #0
 80032bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80032c0:	4649      	mov	r1, r9
 80032c2:	008b      	lsls	r3, r1, #2
 80032c4:	4641      	mov	r1, r8
 80032c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032ca:	4641      	mov	r1, r8
 80032cc:	008a      	lsls	r2, r1, #2
 80032ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80032d2:	f7fc ff81 	bl	80001d8 <__aeabi_uldivmod>
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	4b0d      	ldr	r3, [pc, #52]	@ (8003310 <UART_SetConfig+0x4e4>)
 80032dc:	fba3 1302 	umull	r1, r3, r3, r2
 80032e0:	095b      	lsrs	r3, r3, #5
 80032e2:	2164      	movs	r1, #100	@ 0x64
 80032e4:	fb01 f303 	mul.w	r3, r1, r3
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	3332      	adds	r3, #50	@ 0x32
 80032ee:	4a08      	ldr	r2, [pc, #32]	@ (8003310 <UART_SetConfig+0x4e4>)
 80032f0:	fba2 2303 	umull	r2, r3, r2, r3
 80032f4:	095b      	lsrs	r3, r3, #5
 80032f6:	f003 020f 	and.w	r2, r3, #15
 80032fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4422      	add	r2, r4
 8003302:	609a      	str	r2, [r3, #8]
}
 8003304:	bf00      	nop
 8003306:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800330a:	46bd      	mov	sp, r7
 800330c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003310:	51eb851f 	.word	0x51eb851f

08003314 <memset>:
 8003314:	4402      	add	r2, r0
 8003316:	4603      	mov	r3, r0
 8003318:	4293      	cmp	r3, r2
 800331a:	d100      	bne.n	800331e <memset+0xa>
 800331c:	4770      	bx	lr
 800331e:	f803 1b01 	strb.w	r1, [r3], #1
 8003322:	e7f9      	b.n	8003318 <memset+0x4>

08003324 <__libc_init_array>:
 8003324:	b570      	push	{r4, r5, r6, lr}
 8003326:	4d0d      	ldr	r5, [pc, #52]	@ (800335c <__libc_init_array+0x38>)
 8003328:	4c0d      	ldr	r4, [pc, #52]	@ (8003360 <__libc_init_array+0x3c>)
 800332a:	1b64      	subs	r4, r4, r5
 800332c:	10a4      	asrs	r4, r4, #2
 800332e:	2600      	movs	r6, #0
 8003330:	42a6      	cmp	r6, r4
 8003332:	d109      	bne.n	8003348 <__libc_init_array+0x24>
 8003334:	4d0b      	ldr	r5, [pc, #44]	@ (8003364 <__libc_init_array+0x40>)
 8003336:	4c0c      	ldr	r4, [pc, #48]	@ (8003368 <__libc_init_array+0x44>)
 8003338:	f000 f826 	bl	8003388 <_init>
 800333c:	1b64      	subs	r4, r4, r5
 800333e:	10a4      	asrs	r4, r4, #2
 8003340:	2600      	movs	r6, #0
 8003342:	42a6      	cmp	r6, r4
 8003344:	d105      	bne.n	8003352 <__libc_init_array+0x2e>
 8003346:	bd70      	pop	{r4, r5, r6, pc}
 8003348:	f855 3b04 	ldr.w	r3, [r5], #4
 800334c:	4798      	blx	r3
 800334e:	3601      	adds	r6, #1
 8003350:	e7ee      	b.n	8003330 <__libc_init_array+0xc>
 8003352:	f855 3b04 	ldr.w	r3, [r5], #4
 8003356:	4798      	blx	r3
 8003358:	3601      	adds	r6, #1
 800335a:	e7f2      	b.n	8003342 <__libc_init_array+0x1e>
 800335c:	08003624 	.word	0x08003624
 8003360:	08003624 	.word	0x08003624
 8003364:	08003624 	.word	0x08003624
 8003368:	08003628 	.word	0x08003628

0800336c <memcpy>:
 800336c:	440a      	add	r2, r1
 800336e:	4291      	cmp	r1, r2
 8003370:	f100 33ff 	add.w	r3, r0, #4294967295
 8003374:	d100      	bne.n	8003378 <memcpy+0xc>
 8003376:	4770      	bx	lr
 8003378:	b510      	push	{r4, lr}
 800337a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800337e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003382:	4291      	cmp	r1, r2
 8003384:	d1f9      	bne.n	800337a <memcpy+0xe>
 8003386:	bd10      	pop	{r4, pc}

08003388 <_init>:
 8003388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800338a:	bf00      	nop
 800338c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800338e:	bc08      	pop	{r3}
 8003390:	469e      	mov	lr, r3
 8003392:	4770      	bx	lr

08003394 <_fini>:
 8003394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003396:	bf00      	nop
 8003398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800339a:	bc08      	pop	{r3}
 800339c:	469e      	mov	lr, r3
 800339e:	4770      	bx	lr
