/// Auto-generated register definitions for VREFBUF
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::vrefbuf {

// ============================================================================
// VREFBUF - System configuration controller
// Base Address: 0x40010030
// ============================================================================

/// VREFBUF Register Structure
struct VREFBUF_Registers {

    /// VREFBUF control and status register
    /// Offset: 0x0000
    /// Reset value: 0x00000002
    volatile uint32_t VREFBUF_CSR;

    /// VREFBUF calibration control register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t VREFBUF_CCR;
};

static_assert(sizeof(VREFBUF_Registers) >= 8, "VREFBUF_Registers size mismatch");

/// VREFBUF peripheral instance
inline VREFBUF_Registers* VREFBUF() {
    return reinterpret_cast<VREFBUF_Registers*>(0x40010030);
}

}  // namespace alloy::hal::st::stm32g0::vrefbuf
