-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 23; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of Processing_HW_fft_stage_7_Pipeline_stage_7_1_Twiddle_im6_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00000000000000000000000", 1 => "11111001101110000010011", 2 => "11110011011101000010110", 3 => "11101101001101111110111", 
    4 => "11100111000001110100011", 5 => "11100000111001100000011", 6 => "11011010110101111111001", 7 => "11010100111000001100101", 
    8 => "11001111000001000011101", 9 => "11001001010001011110000", 10 => "11000011101010010100010", 11 => "10111110001100011110000", 
    12 => "10111000111000110001001", 13 => "10110011110000000010000", 14 => "10101110110011000011001", 15 => "10101010000010100101101", 
    16 => "10100101011111011000011", 17 => "10100001001010001000001", 18 => "10011101000011011111111", 19 => "10011001001100000111111", 
    20 => "10010101100100100110011", 21 => "10010010001101011111001", 22 => "10001111000111010011010", 23 => "10001100010010100001010", 
    24 => "10001001101111100101000", 25 => "10000111011110110111101", 26 => "10000101100000101111101", 27 => "10000011110101100000010", 
    28 => "10000010011101011010000", 29 => "10000001011000101010100", 30 => "10000000100111011100100", 31 => "10000000001001110111100", 
    32 => "10000000000000000000000", 33 => "10000000001001110111100", 34 => "10000000100111011100100", 35 => "10000001011000101010100", 
    36 => "10000010011101011010000", 37 => "10000011110101100000010", 38 => "10000101100000101111101", 39 => "10000111011110110111101", 
    40 => "10001001101111100101000", 41 => "10001100010010100001010", 42 => "10001111000111010011010", 43 => "10010010001101011111001", 
    44 => "10010101100100100110011", 45 => "10011001001100000111111", 46 => "10011101000011011111111", 47 => "10100001001010001000010", 
    48 => "10100101011111011000011", 49 => "10101010000010100101101", 50 => "10101110110011000011001", 51 => "10110011110000000010000", 
    52 => "10111000111000110001001", 53 => "10111110001100011110000", 54 => "11000011101010010100011", 55 => "11001001010001011110000", 
    56 => "11001111000001000011110", 57 => "11010100111000001100101", 58 => "11011010110101111111001", 59 => "11100000111001100000011", 
    60 => "11100111000001110100011", 61 => "11101101001101111111000", 62 => "11110011011101000010110", 63 => "11111001101110000010100");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

