PORT(io_aggregator_5_clock)
PORT(io_aggregator_5_reset)
PORT(io_aggregator_4_clock)
PORT(io_aggregator_4_reset)
PORT(io_aggregator_3_clock)
PORT(io_aggregator_3_reset)
PORT(io_aggregator_2_clock)
PORT(io_aggregator_2_reset)
PORT(io_aggregator_1_clock)
PORT(io_aggregator_1_reset)
PORT(io_aggregator_0_clock)
PORT(io_aggregator_0_reset)
PORT(resetctrl_hartIsInReset_0)
PORT(debug_clock)
PORT(debug_reset)
PORT(debug_clockeddmi_dmi_req_ready)
PORT(debug_clockeddmi_dmi_req_valid)
PORT(debug_clockeddmi_dmi_req_bits_addr)
PORT(debug_clockeddmi_dmi_req_bits_data)
PORT(debug_clockeddmi_dmi_req_bits_op)
PORT(debug_clockeddmi_dmi_resp_ready)
PORT(debug_clockeddmi_dmi_resp_valid)
PORT(debug_clockeddmi_dmi_resp_bits_data)
PORT(debug_clockeddmi_dmi_resp_bits_resp)
PORT(debug_clockeddmi_dmiClock)
PORT(debug_clockeddmi_dmiReset)
PORT(debug_ndreset)
PORT(debug_dmactive)
PORT(debug_dmactiveAck)
PORT(mem_axi4_0_aw_ready)
PORT(mem_axi4_0_w_ready)
PORT(mem_axi4_0_b_valid)
PORT(mem_axi4_0_b_bits_id)
PORT(mem_axi4_0_b_bits_resp)
PORT(mem_axi4_0_ar_ready)
PORT(mem_axi4_0_r_valid)
PORT(mem_axi4_0_r_bits_id)
PORT(mem_axi4_0_r_bits_data)
PORT(mem_axi4_0_r_bits_resp)
PORT(mem_axi4_0_r_bits_last)
PORT(mmio_axi4_0_aw_ready)
PORT(mmio_axi4_0_w_ready)
PORT(mmio_axi4_0_b_valid)
PORT(mmio_axi4_0_b_bits_id)
PORT(mmio_axi4_0_b_bits_resp)
PORT(mmio_axi4_0_ar_ready)
PORT(mmio_axi4_0_r_valid)
PORT(mmio_axi4_0_r_bits_id)
PORT(mmio_axi4_0_r_bits_data)
PORT(mmio_axi4_0_r_bits_resp)
PORT(mmio_axi4_0_r_bits_last)
PORT(mem_axi4_0_aw_valid)
PORT(mem_axi4_0_aw_bits_id)
PORT(mem_axi4_0_aw_bits_addr)
PORT(mem_axi4_0_aw_bits_len)
PORT(mem_axi4_0_aw_bits_size)
PORT(mem_axi4_0_aw_bits_burst)
PORT(mem_axi4_0_aw_bits_lock)
PORT(mem_axi4_0_aw_bits_cache)
PORT(mem_axi4_0_aw_bits_prot)
PORT(mem_axi4_0_aw_bits_qos)
PORT(mem_axi4_0_w_valid)
PORT(mem_axi4_0_w_bits_data)
PORT(mem_axi4_0_w_bits_strb)
PORT(mem_axi4_0_w_bits_last)
PORT(mem_axi4_0_b_ready)
PORT(mem_axi4_0_ar_valid)
PORT(mem_axi4_0_ar_bits_id)
PORT(mem_axi4_0_ar_bits_addr)
PORT(mem_axi4_0_ar_bits_len)
PORT(mem_axi4_0_ar_bits_size)
PORT(mem_axi4_0_ar_bits_burst)
PORT(mem_axi4_0_ar_bits_lock)
PORT(mem_axi4_0_ar_bits_cache)
PORT(mem_axi4_0_ar_bits_prot)
PORT(mem_axi4_0_ar_bits_qos)
PORT(mem_axi4_0_r_ready)
PORT(mmio_axi4_0_aw_valid)
PORT(mmio_axi4_0_aw_bits_id)
PORT(mmio_axi4_0_aw_bits_addr)
PORT(mmio_axi4_0_aw_bits_len)
PORT(mmio_axi4_0_aw_bits_size)
PORT(mmio_axi4_0_aw_bits_burst)
PORT(mmio_axi4_0_aw_bits_lock)
PORT(mmio_axi4_0_aw_bits_cache)
PORT(mmio_axi4_0_aw_bits_prot)
PORT(mmio_axi4_0_aw_bits_qos)
PORT(mmio_axi4_0_w_valid)
PORT(mmio_axi4_0_w_bits_data)
PORT(mmio_axi4_0_w_bits_strb)
PORT(mmio_axi4_0_w_bits_last)
PORT(mmio_axi4_0_b_ready)
PORT(mmio_axi4_0_ar_valid)
PORT(mmio_axi4_0_ar_bits_id)
PORT(mmio_axi4_0_ar_bits_addr)
PORT(mmio_axi4_0_ar_bits_len)
PORT(mmio_axi4_0_ar_bits_size)
PORT(mmio_axi4_0_ar_bits_burst)
PORT(mmio_axi4_0_ar_bits_lock)
PORT(mmio_axi4_0_ar_bits_cache)
PORT(mmio_axi4_0_ar_bits_prot)
PORT(mmio_axi4_0_ar_bits_qos)
PORT(mmio_axi4_0_r_ready)
#undef PORT
