STDCELL_IMPL=/current_dir/tech_libraries/nangate45/work_around_yosys/cells.v # NanGate_15nm_OCL_functional.v # // ../../../tech_libraries/NanGate_15nm/NanGate_15nm_OCL_functional.v
#IBEX_FILE=../ibex-private/syn/syn_out/ibex_13_02_2024_20_39_57/generated/ibex_top_netlist.v ../ibex-private/syn/syn_out/ibex_13_02_2024_20_39_57/generated/ibex_top_submodule_netlist.v #../ibex-private/syn/syn_out/ibex_29_01_2024_09_44_13/generated/ibex_top_netlist.v
IBEX_FILE=syn_out/ibex_top_netlist_attr.v  syn_out/ibex_top_submodule_netlist_attr.v
###########################################################################
### All the configurations below here are part of the RISC-V framework! ###
###########################################################################

# Address of GPIO in Verilog syntax, enclosed by quotation marks (")
# WARNING: Changing the address requires manual change in firmware/injection.h as well,
#          and this requires your firmware to be recompiled
GPIO_ADDR="32'h10000000"

# Address of timer in Verilog syntax, enclosed by quotation marks (")
TIMER_ADDR="32'hcc000000"

# Size of RAM in Bytes in Verilog syntax, enclosed by quotation marks (")
MEMSIZE="65536"
