Return-Path: <netdev+bounces-189976-lists+netdev=lfdr.de@vger.kernel.org>
X-Original-To: lists+netdev@lfdr.de
Delivered-To: lists+netdev@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3])
	by mail.lfdr.de (Postfix) with ESMTPS id EB11CAB4ABF
	for <lists+netdev@lfdr.de>; Tue, 13 May 2025 07:08:57 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id 644A21B4038A
	for <lists+netdev@lfdr.de>; Tue, 13 May 2025 05:09:10 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 8B46E1E1DF8;
	Tue, 13 May 2025 05:08:53 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b="Bcxdotou"
X-Original-To: netdev@vger.kernel.org
Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 50F188BE8;
	Tue, 13 May 2025 05:08:50 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=67.231.148.174
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1747112933; cv=none; b=V7BPacawmZDo9Zz5Z6+h7bXIdFFUR1WfORCONsBkTQWiM7w+aQ++XGwymN64Am5futqF8K9hp7O/kITmiD5CWdJX7tN1GYzJilkvgS9l03Hs7swTaJ8u9ZNIJDbOLjKqjIDoilpWpOLDCHGuTJvXoCQTvcRbAp1vm17PymZrDwY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1747112933; c=relaxed/simple;
	bh=Fy6RpNpdInXnjQTDIwLvkbg7w/cpoJvH8s2uSsUPQx8=;
	h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=IZMvxb1bLXeNj11zwhpZXBKWftTP05/apbcL4AIu509lPTQ0rS3i5Af2KtwsvcIUI5GnjoYa13eu1N8bLFqacr4UjBTbm/e+xA7ii72DG/EWEJO+z9ISwcxI/OqBcbu1CMLyVTZoZyfIXVFEeMwZ2VoSeBO0oUs0hdlT/KAhDlE=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com; spf=pass smtp.mailfrom=marvell.com; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b=Bcxdotou; arc=none smtp.client-ip=67.231.148.174
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=marvell.com
Received: from pps.filterd (m0045849.ppops.net [127.0.0.1])
	by mx0a-0016f401.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54CMFQb9006856;
	Mon, 12 May 2025 22:08:29 -0700
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=pfpt0220; bh=J
	JZ/bUJhHP/hAaYtnT15MefjgqHgJ9R0Hw69V0ky8TI=; b=BcxdotouxgaYiw0dP
	zOFylOrKl0Nmm87AT36p/nijVWLFHPkhTIIGKAxJ+tm6o29z4CCJQkymd2cE1bU3
	JVOnCldqX4+YZwQyJNUkFFkVqH3GlgbXScehZJfaMygGgLqvOcRUpTZYXhBlgJRd
	njcoPQwI38SyFFD+qiGyfKMILa++VMAUOB5K/lL8v21omU4FfoUR2jTR7rfExJFY
	s4RRHQeAV2QHOB2LD0mRI44tu9J2hSfW+MbamV+4Yi27CBy9GGwZxllUsrV3NH8o
	5rwzk3hTztjnI5nCbNWA9LiM0CiqPaNig3a1vUH+ihJZLn6cfs0gL18vW91OPPZ1
	4gIng==
Received: from dc6wp-exch02.marvell.com ([4.21.29.225])
	by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 46ksm9gmyv-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Mon, 12 May 2025 22:08:29 -0700 (PDT)
Received: from DC6WP-EXCH02.marvell.com (10.76.176.209) by
 DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.2.1544.4; Mon, 12 May 2025 22:08:27 -0700
Received: from maili.marvell.com (10.69.176.80) by DC6WP-EXCH02.marvell.com
 (10.76.176.209) with Microsoft SMTP Server id 15.2.1544.4 via Frontend
 Transport; Mon, 12 May 2025 22:08:27 -0700
Received: from optiplex (unknown [10.28.34.253])
	by maili.marvell.com (Postfix) with ESMTP id AA8E33F709B;
	Mon, 12 May 2025 22:08:18 -0700 (PDT)
Date: Tue, 13 May 2025 10:38:17 +0530
From: Tanmay Jagdale <tanmay@marvell.com>
To: Kalesh Anakkur Purayil <kalesh-anakkur.purayil@broadcom.com>
CC: <brezillon@kernel.org>, <schalla@marvell.com>,
        <herbert@gondor.apana.org.au>, <davem@davemloft.net>,
        <sgoutham@marvell.com>, <lcherian@marvell.com>, <gakula@marvell.com>,
        <jerinj@marvell.com>, <hkelam@marvell.com>, <sbhatta@marvell.com>,
        <andrew+netdev@lunn.ch>, <edumazet@google.com>, <kuba@kernel.org>,
        <pabeni@redhat.com>, <bbhushan2@marvell.com>, <bhelgaas@google.com>,
        <pstanner@redhat.com>, <gregkh@linuxfoundation.org>,
        <peterz@infradead.org>, <linux@treblig.org>,
        <linux-crypto@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <netdev@vger.kernel.org>, <rkannoth@marvell.com>, <sumang@marvell.com>,
        <gcherian@marvell.com>, Kiran Kumar K <kirankumark@marvell.com>,
        "Nithin
 Dabilpuram" <ndabilpuram@marvell.com>
Subject: Re: [net-next PATCH v1 07/15] octeontx2-af: Add support for SPI to
 SA index translation
Message-ID: <aCLTwTbjFoUkqpK0@optiplex>
References: <20250502132005.611698-1-tanmay@marvell.com>
 <20250502132005.611698-8-tanmay@marvell.com>
 <CAH-L+nOBsC7vYvXtd3f_=n60vW00pEJ12R9xABLnv-Bx7+AkpA@mail.gmail.com>
Precedence: bulk
X-Mailing-List: netdev@vger.kernel.org
List-Id: <netdev.vger.kernel.org>
List-Subscribe: <mailto:netdev+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:netdev+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <CAH-L+nOBsC7vYvXtd3f_=n60vW00pEJ12R9xABLnv-Bx7+AkpA@mail.gmail.com>
X-Authority-Analysis: v=2.4 cv=LYA86ifi c=1 sm=1 tr=0 ts=6822d3cd cx=c_pps a=gIfcoYsirJbf48DBMSPrZA==:117 a=gIfcoYsirJbf48DBMSPrZA==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=Q-fNiiVtAAAA:8 a=M5GUcnROAAAA:8 a=53nqOZ6ZzFfAq8gudSIA:9 a=3ZKOabzyN94A:10
 a=QEXdDO2ut3YA:10 a=OBjm3rFKGHvpk9ecZwUJ:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTEzMDA0NSBTYWx0ZWRfXyT9HO+PcMGts Jglmg1GX6h8PaZHM6cX3fZdtDXHFHOEXEYg1skYOUA1sqD6I7nw5WBsp4V2EkNfYrcsBLSNy/GT BYWsBwbJ9uvgajDakIfxpJ6lH06hVaOsX50ZPbnicf2eFCpFw+1MNbpfDgBV3K0hMAdqhbad/Q+
 CvFRuR9Rfvd5hhCDkNHFi5W4bdI1VDdwPDjcmluIMV3awRcs0eEC7uA5NP/JF/L7B6b9RyLznDf yiDoE9+NOhpNcphWg/uprySgEJ9lGk0Li7Ym0obEmQUn13IHDfyd9MkkHmnucJ7JrW/2NOhKWBN hNcTEJEa9FiS8x0CCyyyzR+AsSY7sNLleQMlFpTQpz0vstfOGigRpZE93hkxVj07rRFHtfp5MaH
 kYNOuGIf/68B94H62qStdl8qumKBVggvKglNQiPG+rAZCjr+QDNkPyRrVcabR77X/sJ4pUrE
X-Proofpoint-GUID: qR3Jq3KVLudpabbvhaK0__zXJ_D-z5xt
X-Proofpoint-ORIG-GUID: qR3Jq3KVLudpabbvhaK0__zXJ_D-z5xt
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40
 definitions=2025-05-12_07,2025-05-09_01,2025-02-21_01

Hi Kalesh,

On 2025-05-03 at 21:42:01, Kalesh Anakkur Purayil (kalesh-anakkur.purayil@broadcom.com) wrote:
> On Fri, May 2, 2025 at 6:56 PM Tanmay Jagdale <tanmay@marvell.com> wrote:
> >
> > From: Kiran Kumar K <kirankumark@marvell.com>
> >
> > In case of IPsec, the inbound SPI can be random. HW supports mapping
> > SPI to an arbitrary SA index. SPI to SA index is done using a lookup
> > in NPC cam entry with key as SPI, MATCH_ID, LFID. Adding Mbox API
> > changes to configure the match table.
> >
> > Signed-off-by: Kiran Kumar K <kirankumark@marvell.com>
> > Signed-off-by: Nithin Dabilpuram <ndabilpuram@marvell.com>
> > Signed-off-by: Sunil Kovvuri Goutham <sgoutham@marvell.com>
> > Signed-off-by: Tanmay Jagdale <tanmay@marvell.com>
> > ---
> >  .../ethernet/marvell/octeontx2/af/Makefile    |   2 +-
> >  .../net/ethernet/marvell/octeontx2/af/mbox.h  |  27 +++
> >  .../net/ethernet/marvell/octeontx2/af/rvu.c   |   4 +
> >  .../net/ethernet/marvell/octeontx2/af/rvu.h   |  13 ++
> >  .../ethernet/marvell/octeontx2/af/rvu_nix.c   |   6 +
> >  .../marvell/octeontx2/af/rvu_nix_spi.c        | 220 ++++++++++++++++++
> >  .../ethernet/marvell/octeontx2/af/rvu_reg.h   |   4 +
> >  7 files changed, 275 insertions(+), 1 deletion(-)
> >  create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/rvu_nix_spi.c
> >
> > diff --git a/drivers/net/ethernet/marvell/octeontx2/af/Makefile b/drivers/net/ethernet/marvell/octeontx2/af/Makefile
> > index ccea37847df8..49318017f35f 100644
> > --- a/drivers/net/ethernet/marvell/octeontx2/af/Makefile
> > +++ b/drivers/net/ethernet/marvell/octeontx2/af/Makefile
> > @@ -8,7 +8,7 @@ obj-$(CONFIG_OCTEONTX2_MBOX) += rvu_mbox.o
> >  obj-$(CONFIG_OCTEONTX2_AF) += rvu_af.o
> >
> >  rvu_mbox-y := mbox.o rvu_trace.o
> > -rvu_af-y := cgx.o rvu.o rvu_cgx.o rvu_npa.o rvu_nix.o \
> > +rvu_af-y := cgx.o rvu.o rvu_cgx.o rvu_npa.o rvu_nix.o rvu_nix_spi.o \
> >                   rvu_reg.o rvu_npc.o rvu_debugfs.o ptp.o rvu_npc_fs.o \
> >                   rvu_cpt.o rvu_devlink.o rpm.o rvu_cn10k.o rvu_switch.o \
> >                   rvu_sdp.o rvu_npc_hash.o mcs.o mcs_rvu_if.o mcs_cnf10kb.o \
> > diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h
> > index 715efcc04c9e..5cebf10a15a7 100644
> > --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h
> > +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h
> > @@ -326,6 +326,10 @@ M(NIX_READ_INLINE_IPSEC_CFG, 0x8023, nix_read_inline_ipsec_cfg,            \
> >  M(NIX_LF_INLINE_RQ_CFG, 0x8024, nix_lf_inline_rq_cfg,          \
> >                                 nix_rq_cpt_field_mask_cfg_req,  \
> >                                 msg_rsp)        \
> > +M(NIX_SPI_TO_SA_ADD,    0x8026, nix_spi_to_sa_add, nix_spi_to_sa_add_req,   \
> > +                               nix_spi_to_sa_add_rsp)                      \
> > +M(NIX_SPI_TO_SA_DELETE, 0x8027, nix_spi_to_sa_delete, nix_spi_to_sa_delete_req,   \
> > +                               msg_rsp)                                        \
> >  M(NIX_MCAST_GRP_CREATE,        0x802b, nix_mcast_grp_create, nix_mcast_grp_create_req, \
> >                                 nix_mcast_grp_create_rsp)                       \
> >  M(NIX_MCAST_GRP_DESTROY, 0x802c, nix_mcast_grp_destroy, nix_mcast_grp_destroy_req,     \
> > @@ -880,6 +884,29 @@ enum nix_rx_vtag0_type {
> >         NIX_AF_LFX_RX_VTAG_TYPE7,
> >  };
> >
> > +/* For SPI to SA index add */
> > +struct nix_spi_to_sa_add_req {
> > +       struct mbox_msghdr hdr;
> > +       u32 sa_index;
> > +       u32 spi_index;
> > +       u16 match_id;
> > +       bool valid;
> > +};
> > +
> > +struct nix_spi_to_sa_add_rsp {
> > +       struct mbox_msghdr hdr;
> > +       u16 hash_index;
> > +       u8 way;
> > +       u8 is_duplicate;
> > +};
> > +
> > +/* To free SPI to SA index */
> > +struct nix_spi_to_sa_delete_req {
> > +       struct mbox_msghdr hdr;
> > +       u16 hash_index;
> > +       u8 way;
> > +};
> > +
> >  /* For NIX LF context alloc and init */
> >  struct nix_lf_alloc_req {
> >         struct mbox_msghdr hdr;
> > diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu.c
> > index ea346e59835b..2b7c09bb24e1 100644
> > --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.c
> > +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.c
> > @@ -90,6 +90,9 @@ static void rvu_setup_hw_capabilities(struct rvu *rvu)
> >
> >         if (is_rvu_npc_hash_extract_en(rvu))
> >                 hw->cap.npc_hash_extract = true;
> > +
> > +       if (is_rvu_nix_spi_to_sa_en(rvu))
> > +               hw->cap.spi_to_sas = 0x2000;
> >  }
> >
> >  /* Poll a RVU block's register 'offset', for a 'zero'
> > @@ -2723,6 +2726,7 @@ static void __rvu_flr_handler(struct rvu *rvu, u16 pcifunc)
> >         rvu_blklf_teardown(rvu, pcifunc, BLKADDR_NPA);
> >         rvu_reset_lmt_map_tbl(rvu, pcifunc);
> >         rvu_detach_rsrcs(rvu, NULL, pcifunc);
> > +
> >         /* In scenarios where PF/VF drivers detach NIXLF without freeing MCAM
> >          * entries, check and free the MCAM entries explicitly to avoid leak.
> >          * Since LF is detached use LF number as -1.
> > diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h
> > index 71407f6318ec..42fc3e762bc0 100644
> > --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h
> > +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h
> > @@ -395,6 +395,7 @@ struct hw_cap {
> >         u16     nix_txsch_per_cgx_lmac; /* Max Q's transmitting to CGX LMAC */
> >         u16     nix_txsch_per_lbk_lmac; /* Max Q's transmitting to LBK LMAC */
> >         u16     nix_txsch_per_sdp_lmac; /* Max Q's transmitting to SDP LMAC */
> > +       u16     spi_to_sas; /* Num of SPI to SA index */
> >         bool    nix_fixed_txschq_mapping; /* Schq mapping fixed or flexible */
> >         bool    nix_shaping;             /* Is shaping and coloring supported */
> >         bool    nix_shaper_toggle_wait; /* Shaping toggle needs poll/wait */
> > @@ -800,6 +801,17 @@ static inline bool is_rvu_npc_hash_extract_en(struct rvu *rvu)
> >         return true;
> >  }
> >
> > +static inline bool is_rvu_nix_spi_to_sa_en(struct rvu *rvu)
> > +{
> > +       u64 nix_const2;
> > +
> > +       nix_const2 = rvu_read64(rvu, BLKADDR_NIX0, NIX_AF_CONST2);
> > +       if ((nix_const2 >> 48) & 0xffff)
> > +               return true;
> > +
> > +       return false;
> > +}
> > +
> >  static inline u16 rvu_nix_chan_cgx(struct rvu *rvu, u8 cgxid,
> >                                    u8 lmacid, u8 chan)
> >  {
> > @@ -992,6 +1004,7 @@ int nix_get_struct_ptrs(struct rvu *rvu, u16 pcifunc,
> >                         struct nix_hw **nix_hw, int *blkaddr);
> >  int rvu_nix_setup_ratelimit_aggr(struct rvu *rvu, u16 pcifunc,
> >                                  u16 rq_idx, u16 match_id);
> > +int rvu_nix_free_spi_to_sa_table(struct rvu *rvu, uint16_t pcifunc);
> >  int nix_aq_context_read(struct rvu *rvu, struct nix_hw *nix_hw,
> >                         struct nix_cn10k_aq_enq_req *aq_req,
> >                         struct nix_cn10k_aq_enq_rsp *aq_rsp,
> > diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c
> > index b15fd331facf..68525bfc8e6d 100644
> > --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c
> > +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c
> > @@ -1751,6 +1751,9 @@ int rvu_mbox_handler_nix_lf_free(struct rvu *rvu, struct nix_lf_free_req *req,
> >         else
> >                 rvu_npc_free_mcam_entries(rvu, pcifunc, nixlf);
> >
> > +       /* Reset SPI to SA index table */
> > +       rvu_nix_free_spi_to_sa_table(rvu, pcifunc);
> > +
> >         /* Free any tx vtag def entries used by this NIX LF */
> >         if (!(req->flags & NIX_LF_DONT_FREE_TX_VTAG))
> >                 nix_free_tx_vtag_entries(rvu, pcifunc);
> > @@ -5312,6 +5315,9 @@ void rvu_nix_lf_teardown(struct rvu *rvu, u16 pcifunc, int blkaddr, int nixlf)
> >         nix_rx_sync(rvu, blkaddr);
> >         nix_txschq_free(rvu, pcifunc);
> >
> > +       /* Reset SPI to SA index table */
> > +       rvu_nix_free_spi_to_sa_table(rvu, pcifunc);
> > +
> >         clear_bit(NIXLF_INITIALIZED, &pfvf->flags);
> >
> >         if (is_pf_cgxmapped(rvu, pf) && rvu->rep_mode)
> > diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix_spi.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix_spi.c
> > new file mode 100644
> > index 000000000000..b8acc23a47bc
> > --- /dev/null
> > +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix_spi.c
> > @@ -0,0 +1,220 @@
> > +// SPDX-License-Identifier: GPL-2.0
> > +/* Marvell RVU Admin Function driver
> > + *
> > + * Copyright (C) 2022 Marvell.
> Copyright year 2025?
ACK.

> > + *
> > + */
> > +
> > +#include "rvu.h"
> > +
> > +static bool nix_spi_to_sa_index_check_duplicate(struct rvu *rvu,
> > +                                               struct nix_spi_to_sa_add_req *req,
> > +                                               struct nix_spi_to_sa_add_rsp *rsp,
> > +                                               int blkaddr, int16_t index, u8 way,
> > +                                               bool *is_valid, int lfidx)
> > +{
> > +       u32 spi_index;
> > +       u16 match_id;
> > +       bool valid;
> > +       u8 lfid;
> > +       u64 wkey;
> Maintain RCT order while declaring variables
ACK.

> > +
> > +       wkey = rvu_read64(rvu, blkaddr, NIX_AF_SPI_TO_SA_KEYX_WAYX(index, way));
> > +       spi_index = (wkey & 0xFFFFFFFF);
> > +       match_id = ((wkey >> 32) & 0xFFFF);
> > +       lfid = ((wkey >> 48) & 0x7f);
> > +       valid = ((wkey >> 55) & 0x1);
> > +
> > +       *is_valid = valid;
> > +       if (!valid)
> > +               return 0;
> > +
> > +       if (req->spi_index == spi_index && req->match_id == match_id &&
> > +           lfidx == lfid) {
> > +               rsp->hash_index = index;
> > +               rsp->way = way;
> > +               rsp->is_duplicate = true;
> > +               return 1;
> > +       }
> > +       return 0;
> > +}
> > +
> > +static void  nix_spi_to_sa_index_table_update(struct rvu *rvu,
> > +                                             struct nix_spi_to_sa_add_req *req,
> > +                                             struct nix_spi_to_sa_add_rsp *rsp,
> > +                                             int blkaddr, int16_t index, u8 way,
> > +                                             int lfidx)
> > +{
> > +       u64 wvalue;
> > +       u64 wkey;
> > +
> > +       wkey = (req->spi_index | ((u64)req->match_id << 32) |
> > +               (((u64)lfidx) << 48) | ((u64)req->valid << 55));
> > +       rvu_write64(rvu, blkaddr, NIX_AF_SPI_TO_SA_KEYX_WAYX(index, way),
> > +                   wkey);
> > +       wvalue = (req->sa_index & 0xFFFFFFFF);
> > +       rvu_write64(rvu, blkaddr, NIX_AF_SPI_TO_SA_VALUEX_WAYX(index, way),
> > +                   wvalue);
> > +       rsp->hash_index = index;
> > +       rsp->way = way;
> > +       rsp->is_duplicate = false;
> > +}
> > +
> > +int rvu_mbox_handler_nix_spi_to_sa_delete(struct rvu *rvu,
> > +                                         struct nix_spi_to_sa_delete_req *req,
> > +                                         struct msg_rsp *rsp)
> > +{
> > +       struct rvu_hwinfo *hw = rvu->hw;
> > +       u16 pcifunc = req->hdr.pcifunc;
> > +       int lfidx, lfid;
> > +       int blkaddr;
> > +       u64 wvalue;
> > +       u64 wkey;
> > +       int ret = 0;
> > +
> > +       if (!hw->cap.spi_to_sas)
> > +               return NIX_AF_ERR_PARAM;
> > +
> > +       if (!is_nixlf_attached(rvu, pcifunc)) {
> > +               ret = NIX_AF_ERR_AF_LF_INVALID;
> > +               goto exit;
> there is no need of label here, you can return directly
> > +       }
> > +
> > +       blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc);
> > +       lfidx = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0);
> > +       if (lfidx < 0) {
> > +               ret = NIX_AF_ERR_AF_LF_INVALID;
> > +               goto exit;
> there is no need of label here, you can return directly
Okay, I will get rid of the unnecessary gotos.

> > +       }
> > +
> > +       mutex_lock(&rvu->rsrc_lock);
> > +
> > +       wkey = rvu_read64(rvu, blkaddr,
> > +                         NIX_AF_SPI_TO_SA_KEYX_WAYX(req->hash_index, req->way));
> > +       lfid = ((wkey >> 48) & 0x7f);
> It would be nice if you use macros instead of these hard coded magic
> numbers. Same comment applies to whole patch series.
ACK. I will fix this in the entire patch series.

> > +       if (lfid != lfidx) {
> > +               ret = NIX_AF_ERR_AF_LF_INVALID;
> > +               goto unlock;
> > +       }
> > +
> > +       wkey = 0;
> > +       rvu_write64(rvu, blkaddr,
> > +                   NIX_AF_SPI_TO_SA_KEYX_WAYX(req->hash_index, req->way), wkey);
> > +       wvalue = 0;
> > +       rvu_write64(rvu, blkaddr,
> > +                   NIX_AF_SPI_TO_SA_VALUEX_WAYX(req->hash_index, req->way), wvalue);
> > +unlock:
> > +       mutex_unlock(&rvu->rsrc_lock);
> > +exit:
> > +       return ret;
> > +}
> > +
> > +int rvu_mbox_handler_nix_spi_to_sa_add(struct rvu *rvu,
> > +                                      struct nix_spi_to_sa_add_req *req,
> > +                                      struct nix_spi_to_sa_add_rsp *rsp)
> > +{
> > +       u16 way0_index, way1_index, way2_index, way3_index;
> > +       struct rvu_hwinfo *hw = rvu->hw;
> > +       u16 pcifunc = req->hdr.pcifunc;
> > +       bool way0, way1, way2, way3;
> > +       int ret = 0;
> > +       int blkaddr;
> > +       int lfidx;
> > +       u64 value;
> > +       u64 key;
> > +
> > +       if (!hw->cap.spi_to_sas)
> > +               return NIX_AF_ERR_PARAM;
> > +
> > +       if (!is_nixlf_attached(rvu, pcifunc)) {
> > +               ret = NIX_AF_ERR_AF_LF_INVALID;
> > +               goto exit;
> there is no need of label here, you can return directly
> > +       }
> > +
> > +       blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc);
> > +       lfidx = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0);
> > +       if (lfidx < 0) {
> > +               ret = NIX_AF_ERR_AF_LF_INVALID;
> > +               goto exit;
> there is no need of label here, you can return directly
ACK.

> > +       }
> > +
> > +       mutex_lock(&rvu->rsrc_lock);
> > +
> > +       key = (((u64)lfidx << 48) | ((u64)req->match_id << 32) | req->spi_index);
> > +       rvu_write64(rvu, blkaddr, NIX_AF_SPI_TO_SA_HASH_KEY, key);
> > +       value = rvu_read64(rvu, blkaddr, NIX_AF_SPI_TO_SA_HASH_VALUE);
> > +       way0_index = (value & 0x7ff);
> > +       way1_index = ((value >> 16) & 0x7ff);
> > +       way2_index = ((value >> 32) & 0x7ff);
> > +       way3_index = ((value >> 48) & 0x7ff);
> > +
> > +       /* Check for duplicate entry */
> > +       if (nix_spi_to_sa_index_check_duplicate(rvu, req, rsp, blkaddr,
> > +                                               way0_index, 0, &way0, lfidx) ||
> > +           nix_spi_to_sa_index_check_duplicate(rvu, req, rsp, blkaddr,
> > +                                               way1_index, 1, &way1, lfidx) ||
> > +           nix_spi_to_sa_index_check_duplicate(rvu, req, rsp, blkaddr,
> > +                                               way2_index, 2, &way2, lfidx) ||
> > +           nix_spi_to_sa_index_check_duplicate(rvu, req, rsp, blkaddr,
> > +                                               way3_index, 3, &way3, lfidx)) {
> > +               ret = 0;
> > +               goto unlock;
> > +       }
> > +
> > +       /* If not present, update first available way with index */
> > +       if (!way0)
> > +               nix_spi_to_sa_index_table_update(rvu, req, rsp, blkaddr,
> > +                                                way0_index, 0, lfidx);
> > +       else if (!way1)
> > +               nix_spi_to_sa_index_table_update(rvu, req, rsp, blkaddr,
> > +                                                way1_index, 1, lfidx);
> > +       else if (!way2)
> > +               nix_spi_to_sa_index_table_update(rvu, req, rsp, blkaddr,
> > +                                                way2_index, 2, lfidx);
> > +       else if (!way3)
> > +               nix_spi_to_sa_index_table_update(rvu, req, rsp, blkaddr,
> > +                                                way3_index, 3, lfidx);
> > +unlock:
> > +       mutex_unlock(&rvu->rsrc_lock);
> > +exit:
> > +       return ret;
> > +}
> > +
> > +int rvu_nix_free_spi_to_sa_table(struct rvu *rvu, uint16_t pcifunc)
> > +{
> > +       struct rvu_hwinfo *hw = rvu->hw;
> > +       int lfidx, lfid;
> > +       int index, way;
> > +       u64 value, key;
> Maintain RCT order here
ACK.

> > +       int blkaddr;
> > +
> > +       if (!hw->cap.spi_to_sas)
> > +               return 0;
> > +
> > +       blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc);
> > +       lfidx = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0);
> > +       if (lfidx < 0)
> > +               return NIX_AF_ERR_AF_LF_INVALID;
> > +
> > +       mutex_lock(&rvu->rsrc_lock);
> > +       for (index = 0; index < hw->cap.spi_to_sas / 4; index++) {
> > +               for (way = 0; way < 4; way++) {
> > +                       key = rvu_read64(rvu, blkaddr,
> > +                                        NIX_AF_SPI_TO_SA_KEYX_WAYX(index, way));
> > +                       lfid = ((key >> 48) & 0x7f);
> > +                       if (lfid == lfidx) {
> > +                               key = 0;
> > +                               rvu_write64(rvu, blkaddr,
> > +                                           NIX_AF_SPI_TO_SA_KEYX_WAYX(index, way),
> > +                                           key);
> > +                               value = 0;
> > +                               rvu_write64(rvu, blkaddr,
> > +                                           NIX_AF_SPI_TO_SA_VALUEX_WAYX(index, way),
> > +                                           value);
> > +                       }
> > +               }
> > +       }
> > +       mutex_unlock(&rvu->rsrc_lock);
> > +
> > +       return 0;
> > +}
> > diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h
> > index e5e005d5d71e..b64547fe4811 100644
> > --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h
> > +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h
> > @@ -396,6 +396,10 @@
> >  #define NIX_AF_RX_CHANX_CFG(a)                  (0x1A30 | (a) << 15)
> >  #define NIX_AF_CINT_TIMERX(a)                   (0x1A40 | (a) << 18)
> >  #define NIX_AF_LSO_FORMATX_FIELDX(a, b)         (0x1B00 | (a) << 16 | (b) << 3)
> > +#define NIX_AF_SPI_TO_SA_KEYX_WAYX(a, b)        (0x1C00 | (a) << 16 | (b) << 3)
> > +#define NIX_AF_SPI_TO_SA_VALUEX_WAYX(a, b)      (0x1C40 | (a) << 16 | (b) << 3)
> > +#define NIX_AF_SPI_TO_SA_HASH_KEY               (0x1C90)
> > +#define NIX_AF_SPI_TO_SA_HASH_VALUE             (0x1CA0)
> >  #define NIX_AF_LFX_CFG(a)              (0x4000 | (a) << 17)
> >  #define NIX_AF_LFX_SQS_CFG(a)          (0x4020 | (a) << 17)
> >  #define NIX_AF_LFX_TX_CFG2(a)          (0x4028 | (a) << 17)
> > --
> > 2.43.0
> >
> >
> 
> 
> -- 
> Regards,
> Kalesh AP
Thanks for the review.

Regards,
Tanmay



