

================================================================
== Vivado HLS Report for 'img_proc'
================================================================
* Date:           Fri Jul 20 11:48:16 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  5720001|  5720001|  5720001|  5720001|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_add_watermark_fu_682  |add_watermark  |  123|  123|  123|  123|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  5720000|  5720000|       143|          -|          -|  40000|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      586|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        3|      4|     1165|     6405|    -|
|Memory           |        1|      -|       16|        2|    -|
|Multiplexer      |        -|      -|        -|      520|    -|
|Register         |        -|      -|      594|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        4|      4|     1775|     7513|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+------+------+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+---------------+---------+-------+------+------+
    |grp_add_watermark_fu_682  |add_watermark  |        3|      4|  1165|  6405|
    +--------------------------+---------------+---------+-------+------+------+
    |Total                     |               |        3|      4|  1165|  6405|
    +--------------------------+---------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |indata_U   |add_watermark_bufg8j  |        1|   0|   0|    16|    8|     1|          128|
    |outdata_U  |img_proc_outdata      |        0|  16|   2|    16|    8|     1|          128|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                      |        1|  16|   2|    32|   16|     2|          256|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |base_idx_fu_763_p2    |     +    |      0|  0|  29|          22|          22|
    |mark_idx_1_fu_699_p2  |     +    |      0|  0|  23|          16|           1|
    |next_urem_fu_705_p2   |     +    |      0|  0|  23|           1|          16|
    |tmp_13_fu_822_p2      |     +    |      0|  0|  29|          10|          22|
    |tmp_15_fu_836_p2      |     +    |      0|  0|  29|          10|          22|
    |tmp_17_fu_850_p2      |     +    |      0|  0|  29|          10|          22|
    |tmp_19_fu_864_p2      |     +    |      0|  0|  29|          10|          22|
    |tmp_21_fu_878_p2      |     +    |      0|  0|  29|          11|          22|
    |tmp_23_fu_892_p2      |     +    |      0|  0|  29|          11|          22|
    |tmp_25_fu_906_p2      |     +    |      0|  0|  29|          11|          22|
    |tmp_27_fu_920_p2      |     +    |      0|  0|  29|          11|          22|
    |tmp_29_fu_934_p2      |     +    |      0|  0|  29|          12|          22|
    |tmp_31_fu_948_p2      |     +    |      0|  0|  29|          12|          22|
    |tmp_33_fu_962_p2      |     +    |      0|  0|  29|          12|          22|
    |tmp_35_fu_976_p2      |     +    |      0|  0|  29|          12|          22|
    |tmp_s_fu_729_p2       |     -    |      0|  0|  24|          17|          17|
    |tmp_49_fu_711_p2      |   icmp   |      0|  0|  13|          16|           8|
    |tmp_fu_693_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_11_fu_808_p2      |    or    |      0|  0|  29|          22|           2|
    |tmp_7_fu_778_p2       |    or    |      0|  0|  39|          32|           1|
    |tmp_9_fu_794_p2       |    or    |      0|  0|  29|          22|           2|
    |idx_urem_fu_717_p3    |  select  |      0|  0|  16|           1|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 586|         297|         365|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  105|         22|    1|         22|
    |img_address0      |   44|          9|   20|        180|
    |img_address1      |   44|          9|   20|        180|
    |indata_address0   |   47|         10|    4|         40|
    |indata_address1   |   44|          9|    4|         36|
    |indata_ce0        |   15|          3|    1|          3|
    |mark_idx_reg_660  |    9|          2|   16|         32|
    |out_r_address0    |   44|          9|   20|        180|
    |out_r_address1    |   44|          9|   20|        180|
    |outdata_address0  |   47|         10|    4|         40|
    |outdata_address1  |   44|          9|    4|         36|
    |outdata_ce0       |   15|          3|    1|          3|
    |outdata_we0       |    9|          2|    1|          2|
    |tmp_50_reg_671    |    9|          2|   16|         32|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  520|        108|  132|        966|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  21|   0|   21|          0|
    |ap_reg_grp_add_watermark_fu_682_ap_start  |   1|   0|    1|          0|
    |base_idx_reg_1163                         |  20|   0|   22|          2|
    |idx_urem_reg_1158                         |  16|   0|   16|          0|
    |mark_idx_1_reg_1153                       |  16|   0|   16|          0|
    |mark_idx_reg_660                          |  16|   0|   16|          0|
    |mark_load_reg_1226                        |   8|   0|    8|          0|
    |tmp_10_reg_1206                           |  30|   0|   64|         34|
    |tmp_12_reg_1216                           |  30|   0|   64|         34|
    |tmp_14_reg_1231                           |  30|   0|   64|         34|
    |tmp_16_reg_1241                           |  30|   0|   64|         34|
    |tmp_18_reg_1251                           |  30|   0|   64|         34|
    |tmp_20_reg_1261                           |  30|   0|   64|         34|
    |tmp_22_reg_1271                           |  30|   0|   64|         34|
    |tmp_24_reg_1281                           |  30|   0|   64|         34|
    |tmp_26_reg_1291                           |  30|   0|   64|         34|
    |tmp_28_reg_1301                           |  30|   0|   64|         34|
    |tmp_30_reg_1311                           |  30|   0|   64|         34|
    |tmp_32_reg_1321                           |  30|   0|   64|         34|
    |tmp_34_reg_1331                           |  30|   0|   64|         34|
    |tmp_36_reg_1341                           |  30|   0|   64|         34|
    |tmp_50_reg_671                            |  16|   0|   16|          0|
    |tmp_6_reg_1181                            |  30|   0|   64|         34|
    |tmp_8_reg_1191                            |  30|   0|   64|         34|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 594|   0| 1140|        546|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   img_proc   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   img_proc   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   img_proc   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   img_proc   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   img_proc   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   img_proc   | return value |
|img_address0    | out |   20|  ap_memory |      img     |     array    |
|img_ce0         | out |    1|  ap_memory |      img     |     array    |
|img_q0          |  in |    8|  ap_memory |      img     |     array    |
|img_address1    | out |   20|  ap_memory |      img     |     array    |
|img_ce1         | out |    1|  ap_memory |      img     |     array    |
|img_q1          |  in |    8|  ap_memory |      img     |     array    |
|mark_address0   | out |   16|  ap_memory |     mark     |     array    |
|mark_ce0        | out |    1|  ap_memory |     mark     |     array    |
|mark_q0         |  in |    8|  ap_memory |     mark     |     array    |
|out_r_address0  | out |   20|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |    8|  ap_memory |     out_r    |     array    |
|out_r_address1  | out |   20|  ap_memory |     out_r    |     array    |
|out_r_ce1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1        | out |    8|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

