

================================================================
== Vitis HLS Report for 'lu'
================================================================
* Date:           Tue May  6 11:35:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        lu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max   |   Type  |
    +---------+---------+----------+----------+-----+---------+---------+
    |      201|  1028561|  1.005 us|  5.143 ms|  202|  1028562|       no|
    +---------+---------+----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_lu_Pipeline_VITIS_LOOP_12_3_fu_114                  |lu_Pipeline_VITIS_LOOP_12_3                  |        2|      432|  10.000 ns|   2.160 us|    2|   432|       no|
        |grp_lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_fu_126  |lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5  |        2|     7810|  10.000 ns|  39.050 us|    2|  7810|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_10_1   |      200|  1028560|  5 ~ 25714|          -|          -|      40|        no|
        | + VITIS_LOOP_11_2  |        0|    17901|   29 ~ 459|          -|          -|  0 ~ 39|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      114|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    22|     2640|     2631|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      295|    -|
|Register             |        -|     -|      337|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    22|     2977|     3040|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |ddiv_64ns_64ns_64_22_no_dsp_1_U17                       |ddiv_64ns_64ns_64_22_no_dsp_1                |        0|   0|     0|     0|    0|
    |grp_lu_Pipeline_VITIS_LOOP_12_3_fu_114                  |lu_Pipeline_VITIS_LOOP_12_3                  |        0|  11|  1280|  1316|    0|
    |grp_lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_fu_126  |lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5  |        0|  11|  1360|  1292|    0|
    |mul_6ns_6ns_11_1_1_U18                                  |mul_6ns_6ns_11_1_1                           |        0|   0|     0|    23|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |        0|  22|  2640|  2631|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_239_p2  |         +|   0|  0|  13|           6|           2|
    |add_ln10_fu_159_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln11_1_fu_195_p2  |         +|   0|  0|  19|          12|           6|
    |add_ln11_fu_206_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln15_1_fu_216_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln15_fu_185_p2    |         +|   0|  0|  18|          11|          11|
    |icmp_ln10_fu_153_p2   |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln11_fu_201_p2   |      icmp|   0|  0|  10|           6|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 114|          64|          44|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |A_address0         |   26|          5|   11|         55|
    |A_address1         |   14|          3|   11|         33|
    |A_ce0              |   20|          4|    1|          4|
    |A_ce1              |   14|          3|    1|          3|
    |A_d0               |   20|          4|   64|        256|
    |A_we0              |   20|          4|    1|          4|
    |ap_NS_fsm          |  145|         31|    1|         31|
    |i_fu_58            |    9|          2|    6|         12|
    |indvars_iv3_fu_62  |    9|          2|    6|         12|
    |j_reg_91           |    9|          2|    6|         12|
    |phi_mul_reg_103    |    9|          2|   12|         24|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  295|         62|  120|        446|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |A_addr_reg_334                                                       |  11|   0|   11|          0|
    |A_load_1_reg_349                                                     |  64|   0|   64|          0|
    |A_load_reg_344                                                       |  64|   0|   64|          0|
    |add_ln10_reg_293                                                     |   6|   0|    6|          0|
    |add_ln11_1_reg_310                                                   |  12|   0|   12|          0|
    |add_ln11_reg_318                                                     |   6|   0|    6|          0|
    |add_ln15_1_reg_323                                                   |  11|   0|   11|          0|
    |add_ln15_reg_298                                                     |   8|   0|   11|          3|
    |ap_CS_fsm                                                            |  30|   0|   30|          0|
    |div_reg_364                                                          |  64|   0|   64|          0|
    |grp_lu_Pipeline_VITIS_LOOP_12_3_fu_114_ap_start_reg                  |   1|   0|    1|          0|
    |grp_lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_58                                                              |   6|   0|    6|          0|
    |indvars_iv3_fu_62                                                    |   6|   0|    6|          0|
    |j_2_reg_284                                                          |   6|   0|    6|          0|
    |j_reg_91                                                             |   6|   0|    6|          0|
    |mul_ln17_reg_329                                                     |  11|   0|   11|          0|
    |phi_mul_reg_103                                                      |  12|   0|   12|          0|
    |zext_ln11_reg_305                                                    |  12|   0|   64|         52|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 337|   0|  392|         55|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|            lu|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|            lu|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|            lu|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|            lu|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|            lu|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|            lu|  return value|
|A_address0  |  out|   11|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   64|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|A_address1  |  out|   11|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   64|   ap_memory|             A|         array|
+------------+-----+-----+------------+--------------+--------------+

