Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: rebuffer2.def
Notice 0: Design: reg1
Notice 0:     Created 1 pins.
Notice 0:     Created 5 components and 30 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 2 nets and 10 connections.
Notice 0: Finished DEF file: rebuffer2.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CK (DFF_X1)
5233.75   12.57   12.57 ^ r1/Q (DFF_X1)
           0.05   12.62 ^ r3/D (DFF_X1)
                  12.62   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r3/CK (DFF_X1)
          -1.23   -0.23   library setup time
                  -0.23   data required time
----------------------------------------------------------------
                  -0.23   data required time
                 -12.62   data arrival time
----------------------------------------------------------------
                 -12.84   slack (VIOLATED)


Inserted 3 buffers.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CK (DFF_X1)
  11.63    0.11    0.11 ^ r1/Q (DFF_X1)
           0.00    0.11 ^ rebuffer1/A (BUF_X2)
  38.57    0.07    0.18 ^ rebuffer1/Z (BUF_X2)
           0.00    0.18 ^ rebuffer2/A (BUF_X2)
2619.00    3.15    3.32 ^ rebuffer2/Z (BUF_X2)
           0.04    3.37 ^ r3/D (DFF_X1)
                   3.37   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r3/CK (DFF_X1)
          -0.34    0.66   library setup time
                   0.66   data required time
----------------------------------------------------------------
                   0.66   data required time
                  -3.37   data arrival time
----------------------------------------------------------------
                  -2.70   slack (VIOLATED)


No differences found.
