Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 24 10:03:34 2017
| Host         : DESKTOP-AJ5CDGE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    86 |
| Unused register locations in slices containing registers |   236 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             278 |          100 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             429 |          178 |
| Yes          | No                    | No                     |             271 |           71 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             687 |          226 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                     Enable Signal                                                                                    |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  |                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                 |                                                                                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                       |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      |                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/vga_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                    |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                   | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/vga_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                   | design_1_i/vga_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                 |                                                                                                                                                      |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                2 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  |                                                                                                                                                      |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                 |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                 |                3 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                              |                                                                                                                                                      |                1 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                   |                                                                                                                                                      |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                         |                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                           |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                                     |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                          |                                                                                                                                                      |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En |                                                                                                                                                      |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                             | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                       | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                   | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                    |                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                          |                                                                                                                                                      |                1 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                    |                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                           |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                            |                                                                                                                                                      |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                          |                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out2  | design_1_i/vga_0/inst/h_count_next[10]_i_1_n_0                                                                                                                                       | design_1_i/vga_0/inst/v_count_next                                                                                                                   |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                      | design_1_i/vga_0/inst/h_count_next[10]_i_1_n_0                                                                                                       |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                      | design_1_i/vga_0/inst/video_on_reg_inv_n_0                                                                                                           |               11 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                7 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/E[0]                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/vga_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                8 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                6 |             23 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                        |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_0_in                                                                                               |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                      | design_1_i/vga_0/inst/pixel_y[7]_i_1_n_0                                                                                                             |                9 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                     |               12 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                      |                                                                                                                                                      |                8 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                 | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                  |                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                          |                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |                9 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                               |                                                                                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                         |                                                                                                                                                      |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          |                                                                                                                                                      |                6 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                      | design_1_i/vga_0/inst/pixel_x[8]_i_1_n_0                                                                                                             |               12 |             36 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                    |                                                                                                                                                      |               15 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                      |                                                                                                                                                      |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/Using_FPGA.Native_0                                 |                                                                                                                                                      |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               31 |             80 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                      |                                                                                                                                                      |               32 |             87 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[0][27]                                                                                       |                                                                                                                                                      |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               67 |            144 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                      |                                                                                                                                                      |               64 |            179 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               82 |            221 |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


