/dts-v1/;

/ {
	model = "MT6833";
	compatible = "mediatek,MT6833";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	mt6360_pmu_dts {
		status = "ok";
		mt6360,intr_gpio_num = <0x03>;
		mt6360,intr_gpio = <0x02 0x03 0x00>;
		interrupt-controller;
		#interrupt-cells = <0x02>;
		phandle = <0x03>;

		adc {
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-parent = <0x03>;
			interrupts = <0x29 0x00 0x2b 0x00 0x2c 0x00>;
			interrupt-names = "bat_ovp_adc_evt\0adc_wakeup_evt\0adc_donei";
			#io-channel-cells = <0x01>;
			phandle = <0x04>;
		};

		chg {
			compatible = "mediatek,mt6360_pmu_chg";
			interrupt-parent = <0x03>;
			interrupts = <0x04 0x00 0x06 0x00 0x07 0x00 0x09 0x00 0x0c 0x00 0x0d 0x00 0x0e 0x00 0x0f 0x00 0x1b 0x00 0x1d 0x00 0x20 0x00 0x23 0x00 0x28 0x00 0x30 0x00 0x3c 0x00>;
			interrupt-names = "chg_treg_evt\0chg_mivr_evt\0pwr_rdy_evt\0chg_batsysuv_evt\0chg_vsysuv_evt\0chg_vsysov_evt\0chg_vbatov_evt\0chg_vbusov_evt\0chg_tmri\0chg_adpbadi\0chg_aiccmeasl\0wdtmri\0pumpx_donei\0attachi\0chrdet_ext_evt";
			io-channels = <0x04 0x00 0x04 0x01 0x04 0x03 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x08 0x04 0x0a>;
			io-channel-names = "USBID\0VBUSDIV5\0VSYS\0VBAT\0IBUS\0IBAT\0TEMP_JC\0TS";
			chg_name = "primary_chg";
			ichg = <0x1e8480>;
			aicr = <0x7a120>;
			mivr = <0x432380>;
			cv = <0x426030>;
			ieoc = <0x249f0>;
			safety_timer = <0x0c>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			en_te = <0x01>;
			en_wdt = <0x01>;
			en_otg_wdt = <0x01>;
			aicc_once = <0x01>;
			post_aicc = <0x01>;
			batoc_notify = <0x00>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			interrupt-parent = <0x03>;
			interrupts = <0x0b 0x00 0x4a 0x00 0x4b 0x00 0x4e 0x00 0x4f 0x00>;
			interrupt-names = "fled_chg_vinovp_evt\0fled_tx_evt\0fled_lvf_evt\0fled2_short_evt\0fled1_short_evt";
			fled_vmid_track = <0x00>;
			fled_strb_tout = <0x4e0>;
			fled1_tor_cur = <0x927c>;
			fled1_strb_cur = <0xb71b0>;
			fled2_tor_cur = <0x927c>;
			fled2_strb_cur = "\0\f5";
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_name = "mt6360_pmu_led1\0mt6360_pmu_led2\0mt6360_pmu_led3\0mt6360_pmu_led4";
			mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
		};

		core {
			compatible = "mediatek,mt6360_pmu_core";
			interrupt-parent = <0x03>;
			interrupts = <0x41 0x00 0x42 0x00 0x43 0x00 0x44 0x00 0x45 0x00 0x46 0x00 0x47 0x00>;
			interrupt-names = "ap_wdtrst_evt\0en_evt\0qonb_rst_evt\0mrstb_evt\0otp_evt\0vddaov_evt\0sysuv_evt";
			mren = <0x01>;
			apwdtrst_en = <0x01>;
			cc_open_sel = <0x03>;
			i2c_cc_open_tsel = <0x01>;
			ldo5_otp_en = <0x00>;
		};
	};

	mt6360_pmic_dts {
		status = "ok";
		interrupt-parent = <0x03>;
		interrupts = <0x60 0x00 0x64 0x00 0x65 0x00 0x66 0x00 0x68 0x00 0x6c 0x00 0x6d 0x00 0x6e 0x00 0x76 0x00 0x77 0x00 0x7e 0x00 0x7f 0x00>;
		interrupt-names = "buck1_pgb_evt\0buck1_oc_evt\0buck1_ov_evt\0buck1_uv_evt\0buck2_pgb_evt\0buck2_oc_evt\0buck2_ov_evt\0buck2_uv_evt\0ldo6_oc_evt\0ldo7_oc_evt\0ldo6_pgb_evt\0ldo7_pgb_evt";
		pwr_off_seq = <0x6040002>;
		phandle = <0xa3>;

		buck1 {
			regulator-compatible = "BUCK1";
			regulator-name = "VMDLA";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
		};

		buck2 {
			regulator-compatible = "BUCK2";
			regulator-name = "VDRAM1";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
		};

		ldo6 {
			regulator-compatible = "LDO6";
			regulator-name = "VMDDR";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};

		ldo7 {
			regulator-compatible = "LDO7";
			regulator-name = "VDRAM2";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};
	};

	mt6360_ldo_dts {
		status = "ok";
		interrupt-parent = <0x03>;
		interrupts = <0x71 0x00 0x72 0x00 0x73 0x00 0x75 0x00 0x79 0x00 0x7a 0x00 0x7b 0x00 0x7d 0x00>;
		interrupt-names = "ldo1_oc_evt\0ldo2_oc_evt\0ldo3_oc_evt\0ldo5_oc_evt\0ldo1_pgb_evt\0ldo2_pgb_evt\0ldo3_pgb_evt\0ldo5_pgb_evt";
		phandle = <0xa4>;

		ldo1 {
			regulator-compatible = "LDO1";
			regulator-name = "VFP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xa5>;
		};

		ldo2 {
			regulator-compatible = "LDO2";
			regulator-name = "VTP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xa6>;
		};

		ldo3 {
			regulator-compatible = "LDO3";
			regulator-name = "VMC";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xa1>;
		};

		ldo5 {
			regulator-compatible = "LDO5";
			regulator-name = "VMCH";
			regulator-min-microvolt = <0x2932e0>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xa0>;
		};
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M swiotlb=noforce initcall_debug=1 firmware_class.path=/vendor/firmware loglevel=8 androidboot.hardware=mt6833 page_owner=on cgroup.memory=nokmem loop.max_part=7";
		kaslr-seed = <0x00 0x00>;
		phandle = <0xa7>;
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0b>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0c>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0d>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0e>;
		};

		cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0f>;
		};

		cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x10>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x11>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x12>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x0b>;
				};

				core1 {
					cpu = <0x0c>;
				};

				core2 {
					cpu = <0x0d>;
				};

				core3 {
					cpu = <0x0e>;
				};

				core4 {
					cpu = <0x0f>;
				};

				core5 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0xa8>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0xa9>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpuoff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x640>;
				phandle = <0x05>;
			};

			cpuoff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x578>;
				phandle = <0x09>;
			};

			clusteroff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x834>;
				phandle = <0x06>;
			};

			clusteroff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x76c>;
				phandle = <0x0a>;
			};

			mcusysoff {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				local-timer-stop;
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				min-residency-us = <0xa28>;
				phandle = <0x07>;
			};

			s2idle {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010100>;
				local-timer-stop;
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				min-residency-us = <0xffffffff>;
				phandle = <0x08>;
			};
		};
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x13>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	aliases {
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
		dsi0 = "/dsi@14013000";
		ccorr0 = "/disp_ccorr0@1400b000";
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <0xff>;
			led-bits = <0x08>;
			default-state = "on";
		};
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			pwms = <0x14 0x00 0x99d9>;
			max-brightness = <0xff>;
			led-bits = <0x08>;
			pwm-names = "lcd-backlight";
		};
	};

	mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		suspend-method = "s2idle";
		cpupm-method = "mcu";
		irq-remain = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
		resource-ctrl = <0x1f 0x20 0x21 0x22 0x23>;
		constraints = <0x24 0x25 0x26>;
		phandle = <0xaa>;

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0x00 0x11b000 0x00 0x500>;
			phandle = <0xab>;
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0x00 0x11b500 0x00 0x300>;
			phandle = <0xac>;
		};

		irq-remain-list {

			edge_keypad {
				target = <0x27>;
				value = <0x01 0x00 0x00 0x04>;
				phandle = <0x15>;
			};

			edge_mdwdt {
				target = <0x28>;
				value = <0x01 0x00 0x80000000 0x2000000>;
				phandle = <0x16>;
			};

			level_mali0 {
				target = <0x29>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x17>;
			};

			level_mali1 {
				target = <0x29>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x18>;
			};

			level_mali2 {
				target = <0x29>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0x19>;
			};

			level_mali3 {
				target = <0x29>;
				value = <0x00 0x03 0x00 0x00>;
				phandle = <0x1a>;
			};

			level_mali4 {
				target = <0x29>;
				value = <0x00 0x04 0x00 0x00>;
				phandle = <0x1b>;
			};

			level_i2c0 {
				target = <0x2a>;
				value = <0x00 0x04 0x00 0x00>;
				phandle = <0x1c>;
			};

			level_cam1 {
				target = <0x2b>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x1d>;
			};

			level_cam2 {
				target = <0x2c>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x1e>;
			};
		};

		resource-ctrl-list {

			bus26m {
				id = <0x00>;
				value = <0x00>;
				phandle = <0x1f>;
			};

			infra {
				id = <0x01>;
				value = <0x00>;
				phandle = <0x20>;
			};

			syspll {
				id = <0x02>;
				value = <0x00>;
				phandle = <0x21>;
			};

			dram_s0 {
				id = <0x03>;
				value = <0x00>;
				phandle = <0x22>;
			};

			dram_s1 {
				id = <0x04>;
				value = <0x00>;
				phandle = <0x23>;
			};
		};

		constraint-list {

			rc_bus26m {
				id = <0x00>;
				value = <0x01>;
				phandle = <0x24>;
			};

			rc_syspll {
				id = <0x01>;
				value = <0x01>;
				phandle = <0x25>;
			};

			rc_dram {
				id = <0x02>;
				value = <0x01>;
				phandle = <0x26>;
			};
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x04>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04>;
		cpus = <0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0xad>;

		sec-log-reserve-memory@0x46C00000 {
			reg = <0x00 0x46c00000 0x00 0x200000>;
		};

		sec-lastklog@0x46E00000 {
			reg = <0x00 0x46e00000 0x00 0x200000>;
		};

		sec-logger-reserve-memory@0x47000000 {
			reg = <0x00 0x47000000 0x00 0x400000>;
		};

		sec-autocomment-reserve-memory@0x47400000 {
			reg = <0x00 0x47400000 0x00 0x10000>;
		};

		sec-extrainfo-reserve-memory@0x47410000 {
			reg = <0x00 0x47410000 0x00 0x1f0000>;
		};

		sec-initlog-reserve-memory@0x47600000 {
			reg = <0x00 0x47600000 0x00 0x200000>;
		};

		sec_rdx_bootdev@0xA9000000 {
			compatible = "mediatek,sec_rdx_bootdev";
			no-ship;
			reg = <0x00 0xa9000000 0x00 0x4000000>;
		};

		reserve-memory-ssmr {
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0x00 0x1000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		zmc-default {
			compatible = "mediatek,zone_movable_cma";
			size = <0x00 0x35000000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		cccimdee-reserved-memory@0x4AE3E000 {
			compatible = "mediatek,ccci-md-ee-dump";
			reg = <0x00 0x4ae3e000 0x00 0x1c2000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x320000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0x00 0x610000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0xc000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x540000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0x600000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x48>;
		};
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		version = <0x02>;
		err_level = <0x00>;
		interrupts = <0x00 0x01 0x04 0x00 0x02 0x04 0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04 0x00 0x06 0x04 0x00 0x07 0x04 0x00 0x08 0x04 0x00 0x00 0x04>;
	};

	bus_parity {
		compatible = "mediatek,mt6885-bus-parity";
		reg = <0x00 0xc538800 0x00 0x20 0x00 0xc538820 0x00 0x20 0x00 0xc538840 0x00 0x20 0x00 0xc538860 0x00 0x40 0x00 0xc5388a0 0x00 0x30 0x00 0xc5388d0 0x00 0x30 0x00 0x10001780 0x00 0x14 0x00 0x10001794 0x00 0x14 0x00 0x100017a8 0x00 0x14 0x00 0x100017bc 0x00 0x08 0x00 0xc53a39c 0x00 0x04>;
		interrupts = <0x00 0x1f 0x04 0x00 0xb1 0x04>;
		interrupt-names = "mcu-bus-parity\0infra-bus-parity";
		mcu-names = "MST_CCIM0\0MST_CCIM1\0MST_INTAXI\0SLV_1TO2\0SLV_L3C\0SLV_GIC";
		infra-names = "MCU2EMI_M0\0MCU2EMI_M1\0MCU2IFR_REG\0INF_L3C2MCU";
		mcu-types = <0x00 0x00 0x00 0x01 0x01 0x01>;
		infra-types = <0x01 0x01 0x01 0x00>;
		mcu-data-len = <0x04 0x04 0x02 0x04 0x02 0x02>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x00 0x11bb00 0x00 0x100>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000>;
		interrupts = <0x01 0x09 0x04>;
		phandle = <0x01>;
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xde 0x04>;
		spm_twam_con = <0x990>;
		spm_twam_window_len = <0x994>;
		spm_twam_idle_sel = <0x998>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		phandle = <0xae>;
	};

	clkitg {
		compatible = "simple-bus";
		status = "okay";
		phandle = <0xaf>;

		bring-up {
			compatible = "mediatek,clk-bring-up";
			clocks = <0x2d>;
		};
	};

	clocks {

		clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			phandle = <0xb0>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x2d>;
		};

		clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xc65d40>;
			phandle = <0x3d>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0xb1>;
		};
	};

	mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		reg = <0x00 0xc540000 0x00 0x22000 0x00 0xc55fb00 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fba0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fc40 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fce0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fd80 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fe20 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fec0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55ff60 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04>;
		reg-names = "mcupm_base\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_send\0mbox1_recv\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_send\0mbox2_recv\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_send\0mbox3_recv\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_send\0mbox4_recv\0mbox5_base\0mbox5_set\0mbox5_clr\0mbox5_send\0mbox5_recv\0mbox6_base\0mbox6_set\0mbox6_clr\0mbox6_send\0mbox6_recv\0mbox7_base\0mbox7_set\0mbox7_clr\0mbox7_send\0mbox7_recv";
		interrupts = <0x00 0x21 0x04 0x00 0x22 0x04 0x00 0x23 0x04 0x00 0x24 0x04 0x00 0x25 0x04 0x00 0x26 0x04 0x00 0x27 0x04 0x00 0x28 0x04>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3\0mbox4\0mbox5\0mbox6\0mbox7";
		phandle = <0xb2>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen\0mediatek,mt6833-topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2f>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6833-dcm";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10002000 0x00 0x1000 0x00 0x10022000 0x00 0x1000 0x00 0xc530000 0x00 0x5000 0x00 0xc538000 0x00 0x5000 0x00 0xc53a800 0x00 0x1000 0x00 0xc53c000 0x00 0x1000>;
		reg-names = "infracfg_ao\0infracfg_ao_mem\0infra_ao_bcrm\0mcusys_par_wrap\0mp_cpusys_top\0cpccfg_reg\0mcusys_cfg_reg";
		mcu_disable = <0x00>;
		infra_disable = <0x00>;
		phandle = <0xb3>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao\0mediatek,mt6833-infracfg_ao\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2e>;
	};

	scpsys@10001000 {
		compatible = "mediatek,scpsys\0mediatek,mt6833-scpsys\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10215000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x31>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scp_infra\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xb4>;
	};

	mt6359_gauge {
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
		alias_name = "MT6359";
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	subpmic_pmu_eint {
		phandle = <0xb5>;
	};

	ufshci@11270000 {
		compatible = "mediatek,ufshci";
		reg = <0x00 0x11270000 0x00 0x2300>;
		interrupts = <0x00 0x69 0x04>;
		clocks = <0x2e 0x4c 0x2e 0x3d 0x2e 0x3f 0x2e 0x4d 0x2f 0xc7 0x2f 0x26 0x2f 0x02>;
		clock-names = "ufs-clk\0ufs-unipro-clk\0ufs-mp-clk\0ufs-crypto-clk\0ufs-vendor-crypto-clk-mux\0ufs-vendor-crypto-normal-parent-clk\0ufs-vendor-crypto-perf-parent-clk";
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		vcc-supply = <0x30>;
		vcc-fixed-regulator;
		lanes-per-direction = <0x02>;
		mediatek,auto-hibern8-timer = <0x0a>;
		mediatek,spm-level = <0x03>;
		mediatek,rpm-enable = <0x01>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-level = <0x03>;
		mediatek,perf-crypto-vcore = <0x02>;
		phandle = <0xb6>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x00 0x11fa0000 0x00 0xc000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x00 0x10002000 0x00 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg\0mediatek,mt6833-pericfg\0syscon";
		reg = <0x00 0x10003000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x4a>;
	};

	bt@00000000 {
		compatible = "mediatek,bt";
		pm_qos_support = <0x01>;
		phandle = <0xb7>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x10217d80 0x00 0x80 0x00 0x10217e00 0x00 0x80>;
		interrupts = <0x00 0x9e 0x04 0x00 0x98 0x04 0x00 0x99 0x04>;
		clocks = <0x2e 0x1a 0x2e 0x72>;
		clock-names = "btifc\0apdmac";
	};

	consys@18002000 {
		compatible = "mediatek,mt6833-consys";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x1024c000 0x00 0x40 0x00 0x10003000 0x00 0x1000>;
		interrupts = <0x00 0x17a 0x04 0x00 0x4f 0x04 0x00 0x17b 0x04>;
		clocks = <0x31 0x01 0x2e 0x65>;
		clock-names = "conn\0ccif";
		phandle = <0xb8>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x40 0x01>;
		clocks = <0x2e 0x21>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-index = <0x71>;
		phandle = <0x3c>;
	};

	iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		reg = <0x00 0x11c30000 0x00 0x1000>;
		phandle = <0x33>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0x00 0x11d10000 0x00 0x1000>;
		phandle = <0x34>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		reg = <0x00 0x11d40000 0x00 0x1000>;
		phandle = <0x35>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x00 0x11e20000 0x00 0x1000>;
		phandle = <0x36>;
	};

	iocfg_bl@11e60000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x00 0x11e60000 0x00 0x1000>;
		phandle = <0x37>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x11ea0000 0x00 0x1000>;
		phandle = <0x38>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x32>;
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		reg = <0x00 0x10005000 0x00 0x1000>;
		udi_offset1 = <0x3f0>;
		udi_value1 = "D@\0";
		udi_offset2 = <0x400>;
		udi_value2 = <0x44>;
		ecc_debug = <0x01>;
		phandle = <0xb9>;
	};

	pinctrl {
		compatible = "mediatek,mt6833-pinctrl";
		reg_bases = <0x32 0x33 0x34 0x35 0x36 0x37 0x38>;
		reg_base_eint = <0x39>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <0x02 0x00 0x00 0xc9>;
		#gpio-cells = <0x02>;
		interrupt-controller;
		#interrupt-cells = <0x02>;
		interrupts = <0x00 0xd4 0x04>;
		interrupt-parent = <0x01>;
		phandle = <0x02>;

		msdc0@default {
			phandle = <0x96>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x97>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x98>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x99>;
		};

		msdc1@default {
			phandle = <0x9a>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr104 {
			phandle = <0x9b>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x9c>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@ddr50 {
			phandle = <0x9d>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@hs200 {
			phandle = <0x9e>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x9f>;
		};

		aud_clk_mosi_off {
			phandle = <0x4d>;

			pins_cmd0_dat {
				pinmux = <0x9800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0x9900>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x4e>;

			pins_cmd0_dat {
				pinmux = <0x9801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x9901>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x4f>;

			pins_cmd1_dat {
				pinmux = <0x9a00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x9b00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x50>;

			pins_cmd1_dat {
				pinmux = <0x9a01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x9b01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso0_off {
			phandle = <0x51>;

			pins_cmd1_dat {
				pinmux = <0x9f00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso0_on {
			phandle = <0x52>;

			pins_cmd1_dat {
				pinmux = <0x9f01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso1_off {
			phandle = <0x53>;

			pins_cmd1_dat {
				pinmux = <0xa000>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso1_on {
			phandle = <0x54>;

			pins_cmd1_dat {
				pinmux = <0xa001>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_dat_miso_off {
			phandle = <0x55>;

			pins_cmd1_dat {
				pinmux = <0x9f00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_dat_miso_on {
			phandle = <0x56>;

			pins_cmd1_dat {
				pinmux = <0x9f02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_clk_miso_off {
			phandle = <0x57>;

			pins_cmd3_dat {
				pinmux = <0xa000>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_clk_miso_on {
			phandle = <0x58>;

			pins_cmd1_dat {
				pinmux = <0xa002>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_nle_mosi_off {
			phandle = <0x59>;

			pins_cmd1_dat {
				pinmux = <0x9e00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x9d00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x5a>;

			pins_cmd1_dat {
				pinmux = <0x9e01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x9d01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x5b>;

			pins_cmd1_dat {
				pinmux = <0x2a00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x5c>;

			pins_cmd1_dat {
				pinmux = <0x2a01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x5d>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x5e>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x5f>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x60>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x61>;

			pins_cmd1_dat {
				pinmux = <0x2800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x2900>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd3_dat {
				pinmux = <0x2b00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x62>;

			pins_cmd1_dat {
				pinmux = <0x2801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x2901>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x2b01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x63>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x64>;
		};

		output {
			phandle = <0xa2>;

			pins_cmd_dat {
				pinmux = <0xab00>;
				slew-rate = <0x01>;
				output-enable;
				bias-disable;
			};
		};
	};

	sleep@10006000 {
		compatible = "mediatek,sleep\0syscon";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xde 0x04>;
		phandle = <0x4b>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0x00 0x10007000 0x00 0x1000>;
		interrupts = <0x00 0x1b1 0x04>;
		phandle = <0xba>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x00 0x10008000 0x00 0x1000>;
		interrupts = <0x00 0xd3 0x04>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0xe6 0x04>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		interrupts = <0x00 0xd4 0x04>;
		phandle = <0x39>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,mt6833-apmixedsys\0syscon";
		reg = <0x00 0x1000c000 0x00 0xe00>;
		#clock-cells = <0x01>;
		phandle = <0x49>;
	};

	fhctl-new@1000ce00 {
		compatible = "mediatek,mt6853-fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200 0x00 0x1000c000 0x00 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			armpll_ll {
				fh-id = <0x00>;
				pll-id = <0x00>;
				perms = <0x18>;
			};

			armpll_bl0 {
				fh-id = <0x01>;
				pll-id = <0x01>;
				perms = <0x18>;
			};

			armpll_bl1 {
				fh-id = <0x02>;
				pll-id = <0x02>;
				perms = <0x18>;
			};

			armpll_bl2 {
				fh-id = <0x03>;
				pll-id = <0x03>;
				perms = <0x18>;
			};

			npupll {
				fh-id = <0x04>;
				pll-id = <0x04>;
			};

			ccipll {
				fh-id = <0x05>;
				pll-id = <0x05>;
				perms = <0x18>;
			};

			mfgpll {
				fh-id = <0x06>;
				pll-id = <0x06>;
			};

			mpll {
				fh-id = <0x08>;
				pll-id = <0x08>;
			};

			mmpll {
				fh-id = <0x09>;
				pll-id = <0x09>;
			};

			mainpll {
				fh-id = <0x0a>;
				pll-id = <0x0a>;
			};

			msdcpll {
				fh-id = <0x0b>;
				pll-id = <0x0b>;
				ssc-rate = <0x02>;
			};

			adsppll {
				fh-id = <0x0c>;
				pll-id = <0x0c>;
			};

			tvdpll {
				fh-id = <0x0e>;
				pll-id = <0x0e>;
			};
		};
	};

	pwrap@10026000 {
		compatible = "mediatek,mt6833-pwrap";
		reg = <0x00 0x10026000 0x00 0x1000 0x00 0x10028000 0x00 0x1000>;
		reg-names = "pwrap\0spi_mst";
		interrupts = <0x00 0xdc 0x04>;
		clocks = <0x2e 0x02 0x2e 0x01 0x2f 0xb9 0x2f 0x52>;
		clock-names = "spi\0wrap\0ulposc\0ulposc_osc";
		phandle = <0x3b>;

		mt6359-pmic {
			compatible = "mediatek,mt6359-pmic";
			interrupt-parent = <0x02>;
			interrupts = <0x76 0x04 0x76 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1b 0x01 0x1c 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x78 0x05 0x79 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			interrupt-names = "vpu_oc\0vcore_oc\0vgpu11_oc\0vgpu12_oc\0vmodem_oc\0vproc1_oc\0vproc2_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_1_oc\0vcn33_2_oc\0vcn13_oc\0vcn18_oc\0va09_oc\0vcamio_oc\0va12_oc\0vaux18_oc\0vaud18_oc\0vio18_oc\0vsram_proc1_oc\0vsram_proc2_oc\0vsram_others_oc\0vsram_md_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vusb_oc\0vrfck_oc\0vbbck_oc\0vbif28_oc\0vibr_oc\0vio28_oc\0vm18_oc\0vufs_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet_edge\0rtc\0fg_bat_h\0fg_bat_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_discharge\0fg_charge\0baton_lv\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0thr_h\0thr_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			phandle = <0xbb>;

			mt635x-ot-debug {
				compatible = "mediatek,mt635x-ot-debug";
				interrupts-extended = <0x3a 0x05 0x01>;
				phandle = <0xbc>;
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xbd>;
			};

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				phandle = <0xbe>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6359-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0xbf>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x07 0x02>;
					avg-num = <0x80>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x05 0x02>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x05 0x02>;
				};
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupts = <0x00 0x04 0x01 0x04 0x02 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x07 0x04 0x08 0x04 0x09 0x04 0x10 0x04 0x11 0x04 0x12 0x04 0x13 0x04 0x14 0x04 0x15 0x04 0x16 0x04 0x17 0x04 0x18 0x04 0x19 0x04 0x1b 0x04 0x1c 0x04 0x1d 0x04 0x1e 0x04 0x1f 0x04 0x20 0x04 0x21 0x04 0x22 0x04 0x23 0x04 0x26 0x04 0x27 0x04 0x29 0x04 0x2b 0x04 0x2c 0x04 0x2d 0x04>;
				interrupt-names = "VPU\0VCORE\0VGPU11\0VMODEM\0VPROC1\0VPROC2\0VS1\0VS2\0VPA\0VFE28\0VXO22\0VRF18\0VRF12\0VEFUSE\0VCN33_1_BT\0VCN33_2_BT\0VCN13\0VCN18\0VA09\0VA12\0VAUX18\0VAUD18\0VIO18\0VSRAM_PROC1\0VSRAM_PROC2\0VSRAM_OTHERS\0VSRAM_MD\0VEMC\0VUSB\0VRFCK\0VBIF28\0VIO28\0VM18\0VUFS";
				phandle = <0xc0>;

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xc1>;
				};

				buck_vgpu11 {
					regulator-name = "vgpu11";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x41>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xc2>;
				};

				buck_vpu {
					regulator-name = "vpu";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xc3>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7b98a>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x71>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xc4>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0x12c>;
					phandle = <0xc5>;
				};

				buck_vproc2 {
					regulator-name = "vproc2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x42>;
				};

				buck_vproc1 {
					regulator-name = "vproc1";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x6a>;
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					regulator-name = "vaud18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xc6>;
				};

				ldo_vsim1 {
					regulator-name = "vsim1";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xc7>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xc8>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xc9>;
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xca>;
				};

				ldo_vsram_proc2 {
					regulator-name = "vsram_proc2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x44>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xcb>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xcc>;
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xcd>;
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xce>;
				};

				ldo_vcn13 {
					regulator-name = "vcn13";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xcf>;
				};

				ldo_vcn33_1_bt {
					regulator-name = "vcn33_1_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd0>;
				};

				ldo_vcn33_1_wifi {
					regulator-name = "vcn33_1_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd1>;
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd2>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd3>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd4>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xd5>;
				};

				ldo_vrfck {
					regulator-name = "vrfck";
					regulator-min-microvolt = <0x12ebc0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xd6>;
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd7>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xd8>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2625a0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x30>;
				};

				ldo_vcn33_2_bt {
					regulator-name = "vcn33_2_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd9>;
				};

				ldo_vcn33_2_wifi {
					regulator-name = "vcn33_2_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xda>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xdb>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xdc>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xdd>;
				};

				ldo_vsram_md {
					regulator-name = "vsram_md";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x6b>;
				};

				ldo_vufs {
					regulator-name = "vufs";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xde>;
				};

				ldo_vm18 {
					regulator-name = "vm18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xdf>;
				};

				ldo_vbbck {
					regulator-name = "vbbck";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xe0>;
				};

				ldo_vsram_proc1 {
					regulator-name = "vsram_proc1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x43>;
				};

				ldo_vsim2 {
					regulator-name = "vsim2";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xe1>;
				};
			};

			mt6359_rtc {
				compatible = "mediatek,mt6359-rtc";
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				phandle = <0xe2>;
			};

			mt6359_misc {
				compatible = "mediatek,mt6359p-misc";
				base = <0x580>;
				phandle = <0xe3>;
			};
		};
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x3b>;
		phandle = <0xe4>;
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x10026000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x1000e000 0x00 0x1000>;
	};

	srclken@1000f800 {
		compatible = "mediatek,srclken";
		reg = <0x00 0x1000f800 0x00 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x4a 0x01>;
		phandle = <0x27>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xf9 0x04>;
		phandle = <0xe5>;
	};

	boot_dramboost {
		compatible = "mediatek,dvfsrc-boost";
		boost_opp = <0x00>;
		phandle = <0xe6>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x1022c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
		interrupts = <0x00 0xd1 0x04>;
		mediatek,dpmaif_capability = <0x0e>;
		phandle = <0xe7>;
	};

	mddriver {
		compatible = "mediatek,mddriver";
		mediatek,mdhif_type = <0x06>;
		mediatek,md_id = <0x00>;
		mediatek,ap_plat_info = <0x1ab1>;
		mediatek,md_generation = <0x1899>;
		mediatek,cldma_capability = <0x0e>;
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		interrupts = <0x00 0x4e 0x01 0x00 0xc2 0x04 0x00 0xc3 0x04>;
		clocks = <0x31 0x00 0x2e 0x64 0x2e 0x36 0x2e 0x2c 0x2e 0x2f 0x2e 0x23 0x2e 0x24 0x2e 0x5b 0x2e 0x5c 0x2e 0x66 0x2e 0x59>;
		clock-names = "scp-sys-md1-main\0infra-dpmaif-clk\0infra-dpmaif-blk-clk\0infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md\0infra-ccif4-md\0infra-ccif5-md";
		phandle = <0x28>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xe8>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x3c 0x02>;
		io-channel-names = "md-channel";
		phandle = <0xe9>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0xea>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0xeb>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0xec>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014c00 0x00 0x400>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x00 0xe9 0x04>;
		clocks = <0x3d>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x04 0x01 0x0e 0x04 0x01 0x0b 0x04 0x01 0x0a 0x04>;
		clock-frequency = <0xc65d40>;
		phandle = <0xed>;
	};

	dummy26m {
		compatible = "fixed-clock";
		clock-frequency = <0x18cba80>;
		phandle = <0xee>;
	};

	dma-controller@10217a80 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x00 0x10217a80 0x00 0x80 0x00 0x10217b00 0x00 0x80 0x00 0x10217b80 0x00 0x80 0x00 0x10217c00 0x00 0x80>;
		interrupts = <0x00 0x92 0x04 0x00 0x93 0x04 0x00 0x94 0x04 0x00 0x95 0x04>;
		clocks = <0x2e 0x72>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-bits = <0x22>;
		phandle = <0x3e>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x6d 0x04>;
		clocks = <0x2d 0x2e 0x14>;
		clock-names = "baud\0bus";
		dmas = <0x3e 0x00 0x3e 0x01>;
		dma-names = "tx\0rx";
		phandle = <0xef>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x6e 0x04>;
		clocks = <0x2d 0x2e 0x15>;
		clock-names = "baud\0bus";
		dmas = <0x3e 0x02 0x3e 0x03>;
		dma-names = "tx\0rx";
		phandle = <0xf0>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x00 0x10019000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x00 0x1001c000 0x00 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001e000 0x00 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001f000 0x00 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x10020000 0x00 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x10021000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10022000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10023000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10024000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10025000 0x00 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0x13>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10204000 0x00 0x1000>;
		interrupts = <0x00 0x1f6 0x04>;
	};

	mcucfg@10200000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0x10200000 0x00 0x1000>;
		interrupts = <0x00 0x00 0x04>;
	};

	mcucfg@10201000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0x10201000 0x00 0x1000>;
		interrupts = <0x00 0x01 0x04>;
	};

	mcucfg@10202000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0x10202000 0x00 0x1000>;
		interrupts = <0x00 0x02 0x04>;
	};

	mcucfg@10203000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0x10203000 0x00 0x1000>;
		interrupts = <0x00 0x03 0x04>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6833-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x10274000 0x00 0x1000 0x00 0x10275000 0x00 0x1000 0x00 0x11020000 0x00 0x1000 0x00 0x10030000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x10c000 0x00 0x1000>;
		interrupts = <0x00 0xbb 0x04>;
		clocks = <0x2e 0x2b>;
		clock-names = "devapc-infra-clock";
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xf1>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0xc9 0x04>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0xf2>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
		interrupts = <0x00 0xc2 0x04>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0xf3>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0xf4>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
		interrupts = <0x00 0xc4 0x04>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x00 0x1020f000 0x00 0x1000>;
		interrupts = <0x00 0xcf 0x04>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
		interrupts = <0x00 0xd0 0x04>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,mt-cqdma-v1";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212100 0x00 0x80 0x00 0x10212200 0x00 0x80 0x00 0x10212300 0x00 0x80>;
		interrupts = <0x00 0x9a 0x04 0x00 0x9b 0x04 0x00 0x9c 0x04 0x00 0x9d 0x04>;
		clocks = <0x2e 0x4b>;
		clock-names = "cqdma";
		nr_channel = <0x04>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x00 0x10215000 0x00 0x1000>;
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	apdma@10217000 {
		compatible = "mediatek,apdma";
		reg = <0x00 0x10217000 0x00 0x1000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6833-emicen\0mediatek,common-emicen";
		reg = <0x00 0x10219000 0x00 0x1000>;
		mediatek,emi-reg = <0x3f>;
		phandle = <0x40>;
	};

	emiisu {
		compatible = "mediatek,mt6833-emiisu\0mediatek,common-emiisu";
		ctrl_intf = <0x01>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0x00 0x1021a000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xbc 0x04>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021b000 0x00 0x1000>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt6833-emimpu\0mediatek,common-emimpu";
		reg = <0x00 0x10226000 0x00 0x1000>;
		mediatek,emi-reg = <0x40>;
		interrupts = <0x00 0xbd 0x04>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x00 0x05 0x05 0x05 0x02 0x00 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		ctrl_intf = <0x01>;
		slverr = <0x00>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021bc00 0x00 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6833-dvfsp";
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
		state = <0x01>;
		imax_state = <0x02>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x7d0 0x60 0x01 0x01 0x77c 0x5c 0x01 0x01 0x714 0x57 0x01 0x01 0x6d6 0x54 0x01 0x01 0x66d 0x4f 0x02 0x01 0x5dc 0x48 0x02 0x01 0x56e 0x44 0x02 0x01 0x500 0x40 0x02 0x01 0x45b 0x3a 0x02 0x01 0x408 0x37 0x02 0x01 0x3b6 0x34 0x02 0x01 0x348 0x30 0x04 0x01 0x2da 0x2c 0x04 0x01 0x2a3 0x2a 0x04 0x01 0x26c 0x28 0x04 0x01 0x1f4 0x28 0x04 0x01>;
		B-table = <0x8a2 0x68 0x01 0x01 0x82d 0x63 0x01 0x01 0x7d0 0x5f 0x01 0x01 0x772 0x5b 0x01 0x01 0x6fe 0x56 0x01 0x01 0x6b8 0x53 0x01 0x01 0x672 0x50 0x02 0x01 0x5fe 0x4b 0x02 0x01 0x58a 0x46 0x02 0x01 0x4fa 0x40 0x02 0x01 0x469 0x39 0x02 0x01 0x412 0x36 0x02 0x01 0x3d9 0x33 0x02 0x01 0x382 0x2f 0x02 0x01 0x348 0x2d 0x04 0x01 0x2d5 0x28 0x04 0x01>;
		CCI-table = <0x640 0x60 0x01 0x01 0x5e4 0x5c 0x02 0x01 0x578 0x57 0x02 0x01 0x52d 0x54 0x02 0x01 0x4e8 0x51 0x02 0x01 0x475 0x4c 0x02 0x01 0x41a 0x48 0x02 0x01 0x3cf 0x44 0x02 0x01 0x384 0x40 0x02 0x01 0x339 0x3c 0x02 0x01 0x2ee 0x38 0x04 0x01 0x2a3 0x34 0x04 0x01 0x26a 0x31 0x04 0x01 0x232 0x2e 0x04 0x01 0x1fa 0x2b 0x04 0x01 0x1c2 0x28 0x04 0x01>;
		phandle = <0xf5>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		proc1-supply = <0x41>;
		proc2-supply = <0x42>;
		sram_proc1-supply = <0x43>;
		sram_proc2-supply = <0x44>;
		phandle = <0xf6>;
	};

	mcucfg1@0c530000 {
		compatible = "mediatek,mcucfg-dvfs";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0xf7>;
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x11278000 0x00 0x1000>;
		interrupts = <0x00 0xa8 0x04>;
		eem-status = <0x01>;
		sn-status = <0x01>;
		eem-initmon-little = <0xff>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		proc1-supply = <0x41>;
		proc2-supply = <0x42>;
		phandle = <0xf8>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0xa7 0x04>;
		eemg-status = <0x01>;
		eemg-initmon-gpu = <0x0f>;
		eemg-clamp-gpu = <0x00>;
		eemg-offset-gpu = <0xff>;
		phandle = <0xf9>;
	};

	upower {
		compatible = "mediatek,mt6833-upower";
		phandle = <0xfa>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		state = <0x00>;
		phandle = <0xfb>;
	};

	gce_mbox@10228000 {
		compatible = "mediatek,mt6833-gce";
		reg = <0x00 0x10228000 0x00 0x4000>;
		interrupts = <0x00 0xcb 0x04>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clocks = <0x2e 0x07 0x2e 0x18>;
		clock-names = "gce\0gce-timer";
		phandle = <0x45>;
	};

	gce_mbox_sec@10228000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x10228000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x45 0x0f 0xffffffff 0x01>;
		clock-names = "gce";
		clocks = <0x2e 0x07>;
		phandle = <0x47>;
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		mediatek,gce = <0x45>;
		mmsys_config = <0x46>;
		mboxes = <0x45 0x08 0x00 0x01 0x45 0x09 0xffffffff 0x01 0x45 0x0a 0x00 0x01>;
		mediatek,gce-subsys = <0x63 0x01>;
		gce-subsys = <0x45 0x14000000 0x01 0x45 0x14010000 0x02 0x45 0x14020000 0x03>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
		gce-event-names = "disp_rdma0_sof\0disp_rdsz0_sof\0mdp_rdma0_sof";
		gce-events = <0x45 0x182 0x45 0x183 0x45 0x100>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x45>;
		mmsys_config = <0x46>;
		mediatek,gce-subsys = <0x63 0x01>;
		mboxes = <0x45 0x17 0x00 0x01 0x47 0x0b 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022c000 0x00 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022d000 0x00 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022e000 0x00 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022f000 0x00 0x1000>;
	};

	dramc@10230000 {
		compatible = "mediatek,mt6873-dramc\0mediatek,common-dramc";
		reg = <0x00 0x10230000 0x00 0x2000 0x00 0x10240000 0x00 0x2000 0x00 0x10234000 0x00 0x1000 0x00 0x10244000 0x00 0x1000 0x00 0x10238000 0x00 0x2000 0x00 0x10248000 0x00 0x2000 0x00 0x10236000 0x00 0x1000 0x00 0x10246000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		mr4_version = <0x01>;
		mr4_rg = <0x90 0xffff 0x00>;
		fmeter_version = <0x01>;
		crystal_freq = <0x34>;
		pll_id = <0x50c 0x100 0x08>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		posdiv = <0x708 0x07 0x00 0x728 0x07 0x00>;
		ckdiv4 = <0x874 0x04 0x02 0x874 0x04 0x02>;
		pll_md = <0x744 0x100 0x08 0x744 0x100 0x08>;
		cldiv2 = <0x8b4 0x02 0x01 0x8b4 0x02 0x01>;
		fbksel = <0x70c 0x40 0x06 0x70c 0x40 0x06>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		ckdiv4_ca = <0xb74 0x04 0x02 0xb74 0x04 0x02>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6833-emichn\0mediatek,common-emichn";
		reg = <0x00 0x10235000 0x00 0x1000 0x00 0x10245000 0x00 0x1000>;
		phandle = <0x3f>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
		interrupts = <0x00 0xc6 0x04>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
		interrupts = <0x00 0xc7 0x04>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10240000 0x00 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10242000 0x00 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10244000 0x00 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10245000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10246000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10248000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1024a000 0x00 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x00 0x1024c000 0x00 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024d000 0x00 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024e000 0x00 0x1000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10250000 0x00 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10252000 0x00 0x2000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10254000 0x00 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10255000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10256000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10258000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1025a000 0x00 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x00 0x1025c000 0x00 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x00 0x1025d000 0x00 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x1025e000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1025f000 0x00 0x1000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10260000 0x00 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10262000 0x00 0x2000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10264000 0x00 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10265000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10266000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10268000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1026a000 0x00 0x2000>;
	};

	spmi@10027000 {
		compatible = "mediatek,mt6833-pmif-m";
		reg = <0x00 0x10027000 0x00 0x8ff 0x00 0x10027900 0x00 0x500 0x00 0x10029000 0x00 0x100>;
		reg-names = "pmif\0pmifmpu\0spmimst";
		interrupts = <0x00 0xdd 0x04>;
		interrupt-names = "pmif_irq";
		irq_event_en = <0x00 0x00 0x80000000 0x180000 0x00>;
		clocks = <0x2e 0x02 0x2e 0x01 0x2f 0xb9 0x2f 0x52 0x2f 0x56 0x2f 0xd2 0x2f 0x56 0x2f 0x52>;
		clock-names = "pmif_sys_ck\0pmif_tmr_ck\0pmif_clk_mux\0pmif_clk_osc_d10\0pmif_clk26m\0spmimst_clk_mux\0spmimst_clk26m\0spmimst_clk_osc_d10";
		swinf_ch_start = <0x04>;
		ap_swinf_no = <0x02>;
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		grpid = <0x0b>;
		phandle = <0xfc>;

		mt6315@3 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x03 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0xfd>;

			mt6315_3_regulator {
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-parent = <0x02>;
				interrupts = <0x00 0x04 0x00 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x3a>;

				3_vbuck1 {
					regulator-name = "3_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0xfe>;
				};

				3_vbuck3 {
					regulator-name = "3_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0xff>;
				};

				3_vbuck4 {
					regulator-name = "3_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x100>;
				};
			};
		};
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x10309000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030a000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030b000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030c000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030d000 0x00 0x1000>;
	};

	sys_cirq@10312000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10312000 0x00 0x1000>;
	};

	sys_cirq@10313000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10313000 0x00 0x1000>;
	};

	sys_cirq@10314000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10314000 0x00 0x1000>;
	};

	gce@10318000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x10318000 0x00 0x1000>;
	};

	gce@10319000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x10319000 0x00 0x1000>;
	};

	gce@1031a000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x1031a000 0x00 0x1000>;
	};

	gce@1031b000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x1031b000 0x00 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x04 0x00 0x10451004 0x00 0x04 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x04 0x00 0x10461004 0x00 0x04 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x04 0x00 0x10471004 0x00 0x04 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x04 0x00 0x10481004 0x00 0x04 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x04 0x00 0x10491004 0x00 0x04>;
		reg-names = "sspm_base\0cfgreg\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox4_base\0mbox4_set\0mbox4_clr";
		interrupts = <0x00 0xf1 0x04 0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04>;
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0xc0000 0x00 0x10724000 0x00 0x1000 0x00 0x10721000 0x00 0x1000 0x00 0x10730000 0x00 0x3000 0x00 0x10740000 0x00 0x1000 0x00 0x10752000 0x00 0x1000 0x00 0x10760000 0x00 0x40000 0x00 0x107a5000 0x00 0x04 0x00 0x107fb000 0x00 0x100 0x00 0x107fb100 0x00 0x04 0x00 0x107fb10c 0x00 0x04 0x00 0x107a5020 0x00 0x04 0x00 0x107fc000 0x00 0x100 0x00 0x107fc100 0x00 0x04 0x00 0x107fc10c 0x00 0x04 0x00 0x107a5024 0x00 0x04 0x00 0x107fd000 0x00 0x100 0x00 0x107fd100 0x00 0x04 0x00 0x107fd10c 0x00 0x04 0x00 0x107a5028 0x00 0x04 0x00 0x107fe000 0x00 0x100 0x00 0x107fe100 0x00 0x04 0x00 0x107fe10c 0x00 0x04 0x00 0x107a502c 0x00 0x04 0x00 0x107ff000 0x00 0x100 0x00 0x107ff100 0x00 0x04 0x00 0x107ff10c 0x00 0x04 0x00 0x107a5030 0x00 0x04>;
		reg-names = "scp_sram_base\0scp_cfgreg\0scp_clkreg\0scp_cfgreg_core0\0scp_cfgreg_core1\0scp_bus_tracker\0scp_l1creg\0scp_cfgreg_sec\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_init";
		interrupts = <0x00 0x1b2 0x04 0x00 0x1b3 0x04 0x00 0x1b4 0x04 0x00 0x1b5 0x04 0x00 0x1b6 0x04 0x00 0x1b7 0x04 0x00 0x1b8 0x04>;
		interrupt-names = "ipc0\0ipc1\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
		core_0 = "enable";
		scp_sramSize = <0xc0000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10900000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10940000 0x00 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a00000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a40000 0x00 0xc0000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x00 0xc000000 0x00 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x00 0xc400000 0x00 0x40000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0x91fe>;
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0x101>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,l2c_trigger = <0x00>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x102>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x00 0xd000000 0x00 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x10000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		reg = <0x00 0xd040000 0x00 0x100 0x00 0xd01a000 0x00 0x1000 0x00 0xd041000 0x00 0x3000 0x00 0xd010000 0x00 0x1000 0x00 0xd040800 0x00 0x100 0x00 0xd040900 0x00 0x100 0x00 0xd040a00 0x00 0x100>;
		mediatek,num_tracer = <0x03>;
		mediatek,enabled_tracer = <0x01 0x01 0x01>;
		mediatek,at_id = <0x10 0x30 0x70>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x00 0xd0a0000 0x00 0x10000>;
		interrupts = <0x00 0xae 0x04>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd0c0000 0x00 0x40000>;
	};

	pwm@10048000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x10048000 0x00 0x1000>;
		interrupts = <0x00 0xd2 0x04>;
		clocks = <0x2e 0x0f 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x0e 0x2e 0x13>;
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x100000>;
		interrupts = <0x00 0x179 0x04>;
		memory-region = <0x48>;
		phandle = <0x103>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0xa9 0x04>;
		clocks = <0x2e 0x09>;
		clock-names = "therm-main";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x3c 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0x104>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x3c 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0x105>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channels = <0x3c 0x02>;
		io-channel-names = "thermistor-ch2";
		phandle = <0x106>;
	};

	usb0@11200000 {
		compatible = "mediatek,mt6833-usb20";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11e40000 0x00 0x10000>;
		interrupts = <0x00 0x60 0x04>;
		clocks = <0x2e 0x34 0x49 0x0e 0x2f 0xbe 0x2f 0x23>;
		clock-names = "usb0\0usb0_ref\0usb0_clk_top_sel\0usb0_clk_univpll5_d4";
		mode = <0x02>;
		multipoint = <0x01>;
		num_eps = <0x10>;
		pericfg = <0x4a>;
		infracg = <0x2e>;
	};

	tcpc_pd {
		phandle = <0x107>;
	};

	imp_iic_wrap_c@11007000 {
		compatible = "mediatek,imp_iic_wrap_c\0mediatek,mt6833-imp_iic_wrap_c\0syscon";
		reg = <0x00 0x11007000 0x00 0x1000>;
		pwr-regmap = <0x2f>;
		#clock-cells = <0x01>;
		phandle = <0x95>;
	};

	imp_iic_wrap_e@11cb1000 {
		compatible = "mediatek,imp_iic_wrap_e\0mediatek,mt6833-imp_iic_wrap_e\0syscon";
		reg = <0x00 0x11cb1000 0x00 0x1000>;
		pwr-regmap = <0x2f>;
		#clock-cells = <0x01>;
		phandle = <0x92>;
	};

	imp_iic_wrap_n@11f01000 {
		compatible = "mediatek,imp_iic_wrap_n\0mediatek,mt6833-imp_iic_wrap_n\0syscon";
		reg = <0x00 0x11f01000 0x00 0x1000>;
		pwr-regmap = <0x2f>;
		#clock-cells = <0x01>;
		phandle = <0x93>;
	};

	imp_iic_wrap_s@11d02000 {
		compatible = "mediatek,imp_iic_wrap_s\0mediatek,mt6833-imp_iic_wrap_s\0syscon";
		reg = <0x00 0x11d02000 0x00 0x1000>;
		pwr-regmap = <0x2f>;
		#clock-cells = <0x01>;
		phandle = <0x94>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x108>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x01>;
		flash_current = <0x19>;
		torch_current = <0x06>;
		factory_current = <0x0f>;
		flashlight_current = <0x01 0x02 0x04 0x06 0x08>;
		phandle = <0x109>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	imp_iic_wrap_w@11e03000 {
		compatible = "mediatek,imp_iic_wrap_w\0mediatek,mt6833-imp_iic_wrap_w\0syscon";
		reg = <0x00 0x11e03000 0x00 0x1000>;
		pwr-regmap = <0x2f>;
		#clock-cells = <0x01>;
		phandle = <0x90>;
	};

	imp_iic_wrap_ws@11d23000 {
		compatible = "mediatek,imp_iic_wrap_ws\0mediatek,mt6833-imp_iic_wrap_ws\0syscon";
		reg = <0x00 0x11d23000 0x00 0x1000>;
		pwr-regmap = <0x2f>;
		#clock-cells = <0x01>;
		phandle = <0x91>;
	};

	audiosys_clk@11210000 {
		compatible = "mediatek,audio\0mediatek,mt6833-audio\0syscon";
		reg = <0x00 0x11210000 0x00 0x2000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x4c>;
	};

	mt6833-afe-pcm@11210000 {
		compatible = "mediatek,mt6833-sound";
		reg = <0x00 0x11210000 0x00 0x2000>;
		interrupts = <0x00 0xca 0x04>;
		topckgen = <0x2f>;
		apmixed = <0x49>;
		infracfg_ao = <0x2e>;
		clocks = <0x4c 0x00 0x4c 0x07 0x4c 0x08 0x4c 0x06 0x4c 0x15 0x4c 0x01 0x4c 0x02 0x4c 0x04 0x4c 0x03 0x4c 0x05 0x4c 0x09 0x4c 0x0a 0x4c 0x12 0x4c 0x13 0x4c 0x14 0x4c 0x16 0x4c 0x17 0x4c 0x18 0x4c 0x19 0x4c 0x1a 0x31 0x0c 0x2e 0x2e 0x2e 0x37 0x2f 0xb7 0x2f 0xb8 0x2f 0x04 0x2f 0xc9 0x2f 0x2e 0x2f 0xca 0x2f 0x32 0x2f 0xc5 0x2f 0x31 0x2f 0xc6 0x2f 0x35 0x2f 0xd7 0x2f 0xd8 0x2f 0xd9 0x2f 0xda 0x2f 0xdb 0x2f 0xdc 0x2f 0xe1 0x2f 0xe2 0x2f 0xe3 0x2f 0xe4 0x2f 0xe5 0x2f 0xe6 0x2f 0xe7 0x2f 0xd1 0x2f 0x56>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adda6_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tdm_clk\0aud_tml_clk\0aud_nle\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0scp_sys_audio\0aud_infra_clk\0aud_infra_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_mainpll_d4_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d8\0top_mux_aud_eng2\0top_apll2_d8\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_mux_audio_h\0top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso0_off\0aud_dat_miso0_on\0aud_dat_miso1_off\0aud_dat_miso1_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on\0aud_nle_mosi_off\0aud_nle_mosi_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s1_off\0aud_gpio_i2s1_on\0aud_gpio_i2s2_off\0aud_gpio_i2s2_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on\0aud_gpio_i2s5_off\0aud_gpio_i2s5_on";
		pinctrl-0 = <0x4d>;
		pinctrl-1 = <0x4e>;
		pinctrl-2 = <0x4f>;
		pinctrl-3 = <0x50>;
		pinctrl-4 = <0x51>;
		pinctrl-5 = <0x52>;
		pinctrl-6 = <0x53>;
		pinctrl-7 = <0x54>;
		pinctrl-8 = <0x55>;
		pinctrl-9 = <0x56>;
		pinctrl-10 = <0x57>;
		pinctrl-11 = <0x58>;
		pinctrl-12 = <0x59>;
		pinctrl-13 = <0x5a>;
		pinctrl-14 = <0x5b>;
		pinctrl-15 = <0x5c>;
		pinctrl-16 = <0x5d>;
		pinctrl-17 = <0x5e>;
		pinctrl-18 = <0x5f>;
		pinctrl-19 = <0x60>;
		pinctrl-20 = <0x61>;
		pinctrl-21 = <0x62>;
		pinctrl-22 = <0x63>;
		pinctrl-23 = <0x64>;
		phandle = <0x66>;
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x3b>;
		phandle = <0x65>;
	};

	sound {
		compatible = "mediatek,mt6833-mt6359-sound";
		mediatek,audio-codec = <0x65>;
		mediatek,platform = <0x66>;
		mtk_spk_i2s_out = <0x03>;
		mtk_spk_i2s_in = <0x00>;
		phandle = <0x10a>;

		mediatek,speaker-codec {
			sound-dai = <0x67>;
		};
	};

	audio_sram@11212000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11212000 0x00 0xd000>;
		prefer_mode = <0x00>;
		mode_size = <0x9c00 0xd000>;
		block_size = <0x1000>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x07>;
		scp_ultra_ul_memif_id = <0x0f>;
		phandle = <0x10b>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x14000>;
		interrupts = <0x00 0x177 0x04>;
		mediatek,infracfg = <0x2e>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x10c>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a004000 0x00 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a005000 0x00 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a006000 0x00 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a007000 0x00 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a008000 0x00 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x00 0x1a009000 0x00 0x1000>;
	};

	seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		clocks = <0x31 0x0d 0x68 0x05 0x2f 0xc1 0x2f 0xc2 0x2f 0xc3 0x2f 0xad 0x2f 0xae 0x2f 0xaf 0x2f 0xb0 0x2f 0xb1 0x2f 0x56 0x2f 0x17 0x2f 0x29 0x2f 0x16 0x2f 0x57 0x2f 0x18 0x2f 0x19>;
		clock-names = "SCP_SYS_CAM\0CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_SENINF1\0TOP_MUX_SENINF2\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_MUX_CAMTG5\0TOP_CLK26M\0TOP_UNIVP_192M_D8\0TOP_UNIVPLL_D6_D8\0TOP_UNIVP_192M_D4\0TOP_F26M_CK_D2\0TOP_UNIVP_192M_D16\0TOP_UNIVP_192M_D32";
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x10d>;
	};

	mali@13000000 {
		compatible = "mediatek,mali\0arm,mali-valhall";
		reg = <0x00 0x13000000 0x00 0x4000>;
		interrupts = <0x00 0x16c 0x04 0x00 0x16d 0x04 0x00 0x16e 0x04 0x00 0x16f 0x04 0x00 0x170 0x04>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
		phandle = <0x29>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		clocks = <0x2f 0xac 0x2f 0x2d 0x2f 0xab 0x69 0x00 0x31 0x02 0x31 0x03 0x31 0x04 0x31 0x05>;
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0subsys_bg3d\0mtcmos_mfg0\0mtcmos_mfg1\0mtcmos_mfg2\0mtcmos_mfg3";
		_vgpu-supply = <0x6a>;
		_vsram_gpu-supply = <0x6b>;
	};

	dfd_controller@13e00000 {
		compatible = "mediatek,dfd_controller";
		reg = <0x00 0x13e00000 0x00 0x112000>;
	};

	cpe@13fb7000 {
		compatible = "mediatek,cpe";
		reg = <0x00 0x13fb7000 0x00 0x3000>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint\0syscon";
		reg = <0x00 0x13fbb000 0x00 0x1000>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x00 0x13fbc000 0x00 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench\0syscon";
		reg = <0x00 0x13fbd000 0x00 0x1000>;
	};

	mfgcfg@13fbf000 {
		compatible = "mediatek,mfgcfg\0mediatek,mt6833-mfgsys\0syscon\0mediatek,g3d_config";
		reg = <0x00 0x13fbf000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x69>;
	};

	sensor_network@13fce000 {
		compatible = "mediatek,sensor_network";
		reg = <0x00 0x13fce000 0x00 0x2000>;
	};

	smi_common@14002000 {
		compatible = "mediatek,disp_smi_common\0mediatek,smi_common";
		reg = <0x00 0x14002000 0x00 0x1000>;
		clocks = <0x31 0x0b 0x46 0x11 0x46 0x16 0x46 0x0b 0x46 0x17>;
		clock-names = "scp-dis\0mm-comm\0mm-gals\0mm-infra\0mm-iommu";
		mediatek,smi-id = <0x15>;
		mediatek,smi-cnt = <0x1d>;
		mmsys_config = <0x46>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		reg = <0x00 0x14003000 0x00 0x1000>;
		mediatek,larb-id = <0x00>;
		interrupts = <0x00 0x115 0x04>;
		clocks = <0x31 0x0b>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x00>;
		phandle = <0x72>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		reg = <0x00 0x14004000 0x00 0x1000>;
		mediatek,larb-id = <0x01>;
		interrupts = <0x00 0x114 0x04>;
		clocks = <0x31 0x0b>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x01>;
		phandle = <0x74>;
	};

	smi_larb2@1f002000 {
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		reg = <0x00 0x1f002000 0x00 0x1000>;
		mediatek,larb-id = <0x02>;
		clocks = <0x31 0x0b 0x6c 0x06>;
		clock-names = "scp-dis\0mdp-smi";
		mediatek,smi-id = <0x02>;
		phandle = <0x76>;
	};

	smi_larb3@1f00f000 {
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		reg = <0x00 0x1f00f000 0x00 0x1000>;
		mediatek,larb-id = <0x03>;
		clocks = <0x31 0x0b 0x6c 0x06>;
		clock-names = "scp-dis\0mdp-smi";
		mediatek,smi-id = <0x03>;
	};

	smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		reg = <0x00 0x1602e000 0x00 0x1000>;
		mediatek,larb-id = <0x04>;
		clocks = <0x31 0x09 0x6d 0x01>;
		clock-names = "scp-vdec\0vdec-larb";
		mediatek,smi-id = <0x04>;
		phandle = <0x77>;
	};

	smi_larb5@16030000 {
		compatible = "mediatek,smi_larb5\0mediatek,smi_larb";
		reg = <0x00 0x16030000 0x00 0x1000>;
		mediatek,larb-id = <0x05>;
		clocks = <0x31 0x09>;
		clock-names = "scp-vdec";
		mediatek,smi-id = <0x05>;
	};

	smi_larb6@16031000 {
		compatible = "mediatek,smi_larb6\0mediatek,smi_larb";
		reg = <0x00 0x16031000 0x00 0x1000>;
		mediatek,larb-id = <0x06>;
		clocks = <0x31 0x09>;
		clock-names = "scp-vdec";
		mediatek,smi-id = <0x06>;
	};

	smi_larb13@1a001000 {
		compatible = "mediatek,smi_larb13\0mediatek,smi_larb";
		reg = <0x00 0x1a001000 0x00 0x1000>;
		mediatek,larb-id = <0x0d>;
		clocks = <0x31 0x0d 0x68 0x00>;
		clock-names = "scp-cam\0cam-larb13";
		mediatek,smi-id = <0x0d>;
		phandle = <0x7b>;
	};

	smi_larb14@1a002000 {
		compatible = "mediatek,smi_larb14\0mediatek,smi_larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,larb-id = <0x0e>;
		clocks = <0x31 0x0d 0x68 0x01>;
		clock-names = "scp-cam\0cam-larb14";
		mediatek,smi-id = <0x0e>;
		phandle = <0x7c>;
	};

	smi_larb15@1a003000 {
		compatible = "mediatek,smi_larb15\0mediatek,smi_larb";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		mediatek,larb-id = <0x0f>;
		clocks = <0x31 0x0d>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x0f>;
	};

	cam_smi_subcom@1a00c000 {
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
		clocks = <0x31 0x0d>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1a>;
	};

	cam_smi_subcom@1a00d000 {
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
		clocks = <0x31 0x0d>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1b>;
	};

	smi_larb16@1a00f000 {
		compatible = "mediatek,smi_larb16\0mediatek,smi_larb";
		reg = <0x00 0x1a00f000 0x00 0x1000>;
		mediatek,larb-id = <0x10>;
		clocks = <0x31 0x0e 0x6e 0x00>;
		clock-names = "scp-cam-rawa\0cam-rawa-larbx";
		mediatek,smi-id = <0x10>;
		phandle = <0x7d>;
	};

	smi_larb17@1a010000 {
		compatible = "mediatek,smi_larb17\0mediatek,smi_larb";
		reg = <0x00 0x1a010000 0x00 0x1000>;
		mediatek,larb-id = <0x11>;
		clocks = <0x31 0x0f 0x6f 0x00>;
		clock-names = "scp-cam-rawb\0cam-rawb-larbx";
		mediatek,smi-id = <0x11>;
		phandle = <0x7e>;
	};

	smi_larb18@1a011000 {
		compatible = "mediatek,smi_larb18\0mediatek,smi_larb";
		reg = <0x00 0x1a011000 0x00 0x1000>;
		mediatek,larb-id = <0x12>;
		clocks = <0x31 0x0f>;
		clock-names = "scp-cam-rawb";
		mediatek,smi-id = <0x12>;
		phandle = <0x7f>;
	};

	smi_larb19@1b10f000 {
		compatible = "mediatek,smi_larb19\0mediatek,smi_larb";
		reg = <0x00 0x1b10f000 0x00 0x1000>;
		mediatek,larb-id = <0x13>;
		clocks = <0x31 0x08 0x70 0x00>;
		clock-names = "scp-ipe\0ipe-larb19";
		mediatek,smi-id = <0x13>;
		phandle = <0x80>;
	};

	smi_larb20@1b00f000 {
		compatible = "mediatek,smi_larb20\0mediatek,smi_larb";
		reg = <0x00 0x1b00f000 0x00 0x1000>;
		mediatek,larb-id = <0x14>;
		clocks = <0x31 0x08 0x70 0x01>;
		clock-names = "scp-ipe\0ipe-larb20";
		mediatek,smi-id = <0x14>;
		phandle = <0x81>;
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		larb_groups = <0x00 0x01 0x02 0x04 0x07 0x09 0x0b 0x0d 0x0e 0x10 0x11 0x13 0x14>;
		larb0 = <0x08 0x07 0x08 0x08>;
		larb1 = <0x07 0x08 0x08 0x09 0x08>;
		larb2 = <0x07 0x07 0x08 0x08 0x08>;
		larb4 = <0x03 0x07 0x04 0x07 0x07 0x07 0x07 0x07 0x07 0x06 0x04 0x07>;
		larb7 = <0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08>;
		larb9 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb11 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb13 = <0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07 0x08 0x07>;
		larb14 = <0x07 0x08 0x08 0x08 0x07 0x08>;
		larb16 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb17 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb19 = <0x07 0x08 0x07 0x08>;
		larb20 = <0x07 0x07 0x08 0x08 0x07 0x08>;
		cam_larb = <0x0d 0x0e 0x10 0x11 0x17 0x18>;
		max_ostd_larb = <0x00 0x01>;
		max_ostd = <0x28>;
		comm_freq = "disp_freq";
		disp_step0 = <0x222 0x01 0x00 0x0a>;
		disp_step1 = <0x1a0 0x01 0x00 0x0b>;
		disp_step2 = <0x138 0x01 0x00 0x0c>;
		disp_step3 = <0xd0 0x01 0x00 0x0d>;
		cam_step0 = <0x270 0x01 0x01 0x0e>;
		cam_step1 = <0x222 0x01 0x01 0x0a>;
		cam_step2 = <0x188 0x01 0x01 0x10>;
		cam_step3 = <0x11e 0x01 0x01 0x1a>;
		img_step0 = <0x270 0x01 0x02 0x0e>;
		img_step1 = <0x1ca 0x01 0x02 0x14>;
		img_step2 = <0x157 0x01 0x02 0x12>;
		img_step3 = <0xe5 0x01 0x02 0x13>;
		img2_step0 = <0x270 0x01 0x03 0x0e>;
		img2_step1 = <0x1ca 0x01 0x03 0x14>;
		img2_step2 = <0x157 0x01 0x03 0x12>;
		img2_step3 = <0xe5 0x01 0x03 0x13>;
		dpe_step0 = <0x222 0x01 0x04 0x0a>;
		dpe_step1 = <0x1ca 0x01 0x04 0x14>;
		dpe_step2 = <0x16c 0x01 0x04 0x15>;
		dpe_step3 = <0xf9 0x01 0x04 0x16>;
		ipe_step0 = <0x222 0x01 0x05 0x0a>;
		ipe_step1 = <0x1a0 0x01 0x05 0x0b>;
		ipe_step2 = <0x138 0x01 0x05 0x0c>;
		ipe_step3 = <0xe5 0x01 0x05 0x13>;
		venc_step0 = <0x270 0x01 0x06 0x0e>;
		venc_step1 = <0x1ca 0x01 0x06 0x14>;
		venc_step2 = <0x16c 0x01 0x06 0x15>;
		venc_step3 = <0xf9 0x01 0x06 0x16>;
		vdec_step0 = <0x222 0x01 0x07 0x0a>;
		vdec_step1 = <0x1a0 0x01 0x07 0x0b>;
		vdec_step2 = <0x138 0x01 0x07 0x0c>;
		vdec_step3 = <0xda 0x01 0x07 0x17>;
		mdp_step0 = <0x252 0x01 0x08 0x18>;
		mdp_step0_ext = <0x252 0x02 0x09 0x1a713b>;
		mdp_step1 = <0x1b4 0x01 0x08 0x19>;
		mdp_step1_ext = <0x1b4 0x02 0x09 0x1a713b>;
		mdp_step2 = <0x157 0x01 0x08 0x12>;
		mdp_step2_ext = <0x157 0x02 0x09 0x1a713b>;
		mdp_step3 = <0xe5 0x01 0x08 0x13>;
		mdp_step3_ext = <0xe5 0x02 0x09 0x1604ec>;
		ccu_step0 = <0x1f3 0x01 0x09 0x0f>;
		ccu_step1 = <0x188 0x01 0x09 0x10>;
		ccu_step2 = <0x16c 0x01 0x09 0x15>;
		ccu_step3 = <0xe5 0x01 0x09 0x13>;
		vcore-supply = <0x71>;
		vopp_steps = <0x00 0x01 0x02 0x03>;
		disp_freq = "disp_step0\0disp_step1\0disp_step2\0disp_step3";
		cam_freq = "cam_step0\0cam_step1\0cam_step2\0cam_step3";
		img_freq = "img_step0\0img_step1\0img_step2\0img_step3";
		img2_freq = "img2_step0\0img2_step1\0img2_step2\0img2_step3";
		dpe_freq = "dpe_step0\0dpe_step1\0dpe_step2\0dpe_step3";
		ipe_freq = "ipe_step0\0ipe_step1\0ipe_step2\0ipe_step3";
		venc_freq = "venc_step0\0venc_step1\0venc_step2\0venc_step3";
		vdec_freq = "vdec_step0\0vdec_step1\0vdec_step2\0vdec_step3";
		mdp_freq = "mdp_step0\0mdp_step1\0mdp_step2\0mdp_step3";
		ccu_freq = "ccu_step0\0ccu_step1\0ccu_step2\0ccu_step3";
		clocks = <0x2f 0x9d 0x2f 0xa3 0x2f 0x9f 0x2f 0xa0 0x2f 0xa2 0x2f 0xa1 0x2f 0xcd 0x2f 0xce 0x2f 0x9e 0x2f 0xa4 0x2f 0x02 0x2f 0x26 0x2f 0x1e 0x2f 0x27 0x2f 0x1d 0x2f 0x21 0x2f 0x40 0x2f 0x03 0x2f 0x39 0x2f 0x3c 0x2f 0x3e 0x2f 0x0b 0x2f 0x22 0x2f 0x08 0x2f 0x43 0x2f 0x07 0x2f 0x42>;
		clock-names = "CLK_TOP_DISP_SEL\0CLK_TOP_CAM_SEL\0CLK_TOP_IMG1_SEL\0CLK_TOP_IMG2_SEL\0CLK_TOP_DPE_SEL\0CLK_TOP_IPE_SEL\0CLK_TOP_VENC_SEL\0CLK_TOP_VDEC_SEL\0CLK_TOP_MDP_SEL\0CLK_TOP_CCU_SEL\0CLK_TOP_MAINPLL_D4\0CLK_TOP_UNIVPLL_D6\0CLK_TOP_UNIVPLL_D4_D2\0CLK_TOP_UNIVPLL_D6_D2\0CLK_TOP_UNIVPLL_D4\0CLK_TOP_UNIVPLL_D5\0CLK_TOP_MMPLL_D7\0CLK_TOP_MAINPLL_D4_D2\0CLK_TOP_MMPLL_D4_D2\0CLK_TOP_MMPLL_D5_D2\0CLK_TOP_MMPLL_D6\0CLK_TOP_MAINPLL_D6\0CLK_TOP_UNIVPLL_D5_D2\0CLK_TOP_MAINPLL_D5_D2\0CLK_TOP_TVDPLL\0CLK_TOP_MAINPLL_D5\0CLK_TOP_NPUPLL";
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x10e>;
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config\0mediatek,mt6833-mmsys_config\0syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x46>;
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x72>;
		clocks = <0x31 0x0b 0x46 0x11 0x46 0x16 0x46 0x0b 0x46 0x17 0x46 0x02 0x46 0x04 0x46 0x03 0x46 0x05 0x46 0x0a 0x46 0x09 0x46 0x08 0x46 0x0d 0x46 0x0e 0x46 0x10 0x46 0x13 0x46 0x18 0x46 0x19 0x46 0x00 0x46 0x01 0x46 0x07 0x49 0x11 0x2f 0xd0 0x2e 0x35 0x2d 0x2f 0x9d 0x2f 0x1d>;
		clock-names = "MMSYS_MTCMOS\0MMSYS_SMI_COMMON\0MMSYS_SMI_GALS\0MMSYS_SMI_INFRA\0MMSYS_SMI_IOMMU\0MMSYS_DISP_OVL0\0MMSYS_DISP_OVL0_2L\0MMSYS_DISP_RDMA0\0MMSYS_DISP_WDMA0\0MMSYS_DISP_COLOR0\0MMSYS_DISP_CCORR0\0MMSYS_DISP_AAL0\0MMSYS_DISP_GAMMA0\0MMSYS_DISP_POSTMASK0\0MMSYS_DISP_DITHER0\0MMSYS_DSI0\0MMSYS_DSI0_IF_CK\0MMSYS_26M\0MMSYS_DISP_MUTEX0\0MMSYS_DISP_CONFIG\0MMSYS_DISP_RSZ0\0APMIXED_MIPI_26M\0TOP_MUX_DISP_PWM\0DISP_PWM\0TOP_26M\0TOP_MUX_DISP\0TOP_UNIVPLL2_D4";
	};

	dispsys_config@14000000 {
		compatible = "mediatek,dispsys_config\0syscon\0mediatek,mt6833-mmsys";
		reg = <0x00 0x14000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		iommus = <0x73 0x21>;
		mediatek,larb = <0x74>;
		fake-engine = <0x72 0x03 0x74 0x24>;
		clocks = <0x31 0x0b 0x46 0x19 0x46 0x01 0x46 0x00>;
		clock-num = <0x04>;
		mediatek,mailbox-gce = <0x45>;
		mboxes = <0x45 0x00 0x00 0x04 0x45 0x05 0x00 0x04 0x45 0x02 0x00 0x04 0x45 0x03 0xffffffff 0x02 0x45 0x01 0xffffffff 0x06 0x45 0x04 0x00 0x04 0x45 0x06 0x00 0x04 0x47 0x08 0x00 0x03 0x47 0x09 0x00 0x03 0x47 0x09 0x00 0x03>;
		gce-client-names = "CLIENT_CFG0\0CLIENT_CFG1\0CLIENT_CFG2\0CLIENT_TRIG_LOOP0\0CLIENT_SODI_LOOP0\0CLIENT_SUB_CFG0\0CLIENT_DSI_CFG0\0CLIENT_SEC_CFG0\0CLIENT_SEC_CFG1\0CLIENT_SEC_CFG2";
		gce-subsys = <0x45 0x14000000 0x01 0x45 0x14010000 0x02 0x45 0x14020000 0x03>;
		gce-event-names = "disp_mutex0_eof\0disp_token_stream_dirty0\0disp_token_sodi0\0disp_wait_dsi0_te\0disp_token_stream_eof0\0disp_dsi0_eof\0disp_token_esd_eof0\0disp_rdma0_eof0\0disp_wdma0_eof0\0disp_token_stream_block0\0disp_token_cabc_eof0\0disp_wdma0_eof2\0disp_dsi0_sof0";
		gce-events = <0x45 0x1b2 0x45 0x280 0x45 0x29f 0x45 0x1c2 0x45 0x281 0x45 0x19a 0x45 0x282 0x45 0x19e 0x45 0x19b 0x45 0x283 0x45 0x284 0x45 0x19b 0x45 0x18e>;
		helper-name = "MTK_DRM_OPT_STAGE\0MTK_DRM_OPT_USE_CMDQ\0MTK_DRM_OPT_USE_M4U\0MTK_DRM_OPT_SODI_SUPPORT\0MTK_DRM_OPT_IDLE_MGR\0MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE\0MTK_DRM_OPT_IDLEMGR_BY_REPAINT\0MTK_DRM_OPT_IDLEMGR_ENTER_ULPS\0MTK_DRM_OPT_IDLEMGR_KEEP_LP11\0MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING\0MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ\0MTK_DRM_OPT_MET_LOG\0MTK_DRM_OPT_USE_PQ\0MTK_DRM_OPT_ESD_CHECK_RECOVERY\0MTK_DRM_OPT_ESD_CHECK_SWITCH\0MTK_DRM_OPT_PRESENT_FENCE\0MTK_DRM_OPT_RDMA_UNDERFLOW_AEE\0MTK_DRM_OPT_DSI_UNDERRUN_AEE\0MTK_DRM_OPT_HRT\0MTK_DRM_OPT_HRT_MODE\0MTK_DRM_OPT_DELAYED_TRIGGER\0MTK_DRM_OPT_OVL_EXT_LAYER\0MTK_DRM_OPT_AOD\0MTK_DRM_OPT_RPO\0MTK_DRM_OPT_DUAL_PIPE\0MTK_DRM_OPT_DC_BY_HRT\0MTK_DRM_OPT_OVL_WCG\0MTK_DRM_OPT_OVL_SBCH\0MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK\0MTK_DRM_OPT_MET\0MTK_DRM_OPT_REG_PARSER_RAW_DUMP\0MTK_DRM_OPT_VP_PQ\0MTK_DRM_OPT_GAME_PQ\0MTK_DRM_OPT_MMPATH\0MTK_DRM_OPT_HBM\0MTK_DRM_OPT_VDS_PATH_SWITCH\0MTK_DRM_OPT_LAYER_REC\0MTK_DRM_OPT_CLEAR_LAYER\0MTK_DRM_OPT_SF_PF";
		helper-value = <0x00 0x01 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x01 0x01 0x01 0x01 0x00 0x01 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01>;
		phandle = <0x10f>;
	};

	disp_mutex@14001000 {
		compatible = "mediatek,disp_mutex0\0mediatek,mt6833-disp-mutex";
		reg = <0x00 0x14001000 0x00 0x1000>;
		interrupts = <0x00 0xfd 0x04>;
		clocks = <0x46 0x00>;
		phandle = <0x110>;
	};

	dvs@1b100000 {
		compatible = "mediatek,dvs";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x16a 0x04>;
		mboxes = <0x45 0x10 0x00 0x01>;
		EVENT_IPE_DVS_DONE = <0xb4>;
		iommus = <0x73 0x260>;
		clocks = <0x2f 0xa2 0x70 0x06>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
	};

	dvp@1b100800 {
		compatible = "mediatek,dvp";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x16b 0x04>;
		EVENT_IPE_DVP_DONE = <0xb5>;
		iommus = <0x73 0x260>;
		clocks = <0x2f 0xa2 0x70 0x06>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0\0mediatek,mt6833-disp-ovl";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0xff 0x04>;
		clocks = <0x46 0x02>;
		mediatek,larb = <0x72>;
		mediatek,smi-id = <0x00>;
		iommus = <0x73 0x02 0x73 0x01>;
		phandle = <0x111>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l\0mediatek,mt6833-disp-ovl";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x04>;
		clocks = <0x46 0x04>;
		mediatek,larb = <0x74>;
		mediatek,smi-id = <0x01>;
		iommus = <0x73 0x21 0x73 0x20>;
		phandle = <0x112>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0\0mediatek,mt6833-disp-pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
		interrupts = <0x00 0xab 0x04>;
		#pwm-cells = <0x02>;
		clocks = <0x2e 0x35 0x2f 0xbd 0x2f 0x4f>;
		clock-names = "main\0mm\0pwm_src";
		phandle = <0x14>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0\0mediatek,mt6833-disp-rdma";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x04>;
		clocks = <0x46 0x03>;
		mediatek,larb = <0x74>;
		mediatek,smi-id = <0x01>;
		iommus = <0x73 0x22>;
		phandle = <0x113>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0\0mediatek,mt6833-disp-rsz";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x04>;
		clocks = <0x46 0x07>;
		phandle = <0x114>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0\0mediatek,mt6833-disp-color";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x04>;
		clocks = <0x46 0x0a>;
		phandle = <0x115>;
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1400a000 0x00 0x1000>;
	};

	disp_ccorr0@1400b000 {
		compatible = "mediatek,disp_ccorr0\0mediatek,mt6833-disp-ccorr";
		reg = <0x00 0x1400b000 0x00 0x1000>;
		interrupts = <0x00 0x104 0x04>;
		clocks = <0x46 0x09>;
		phandle = <0x116>;
	};

	disp_aal0@1400c000 {
		compatible = "mediatek,disp_aal0\0mediatek,mt6833-disp-aal";
		reg = <0x00 0x1400c000 0x00 0x1000>;
		interrupts = <0x00 0x106 0x04>;
		clocks = <0x46 0x08>;
		phandle = <0x117>;
	};

	disp_gamma0@1400d000 {
		compatible = "mediatek,disp_gamma0\0mediatek,mt6833-disp-gamma";
		reg = <0x00 0x1400d000 0x00 0x1000>;
		interrupts = <0x00 0x107 0x04>;
		clocks = <0x46 0x0d>;
		phandle = <0x118>;
	};

	disp_postmask0@1400e000 {
		compatible = "mediatek,disp_postmask0\0mediatek,mt6833-disp-postmask";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		interrupts = <0x00 0x108 0x04>;
		clocks = <0x46 0x0e>;
		mediatek,larb = <0x72>;
		mediatek,smi-id = <0x00>;
		iommus = <0x73 0x00>;
		phandle = <0x119>;
	};

	disp_dither0@1400f000 {
		compatible = "mediatek,disp_dither0\0mediatek,mt6833-disp-dither";
		reg = <0x00 0x1400f000 0x00 0x1000>;
		interrupts = <0x00 0x109 0x04>;
		clocks = <0x46 0x10>;
		phandle = <0x11a>;
	};

	reserved@14010000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14010000 0x00 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14011000 0x00 0x1000>;
	};

	reserved@14012000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14012000 0x00 0x1000>;
	};

	mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0\0mediatek,mt6833-mipi-tx";
		reg = <0x00 0x11e50000 0x00 0x1000>;
		clocks = <0x2d>;
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		clock-output-names = "mipi_tx0_pll";
		phandle = <0x75>;
	};

	dsi@14013000 {
		compatible = "mediatek,dsi0\0mediatek,mt6833-dsi";
		reg = <0x00 0x14013000 0x00 0x1000>;
		interrupts = <0x00 0x10d 0x04>;
		clocks = <0x46 0x13 0x46 0x18 0x75>;
		clock-names = "engine\0digital\0hs";
		phys = <0x75>;
		phy-names = "dphy";
		phandle = <0x11b>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
		phandle = <0x11c>;
	};

	disp_wdma0@14014000 {
		compatible = "mediatek,disp_wdma0\0mediatek,mt6833-disp-wdma";
		reg = <0x00 0x14014000 0x00 0x1000>;
		interrupts = <0x00 0x10e 0x04>;
		clocks = <0x46 0x05>;
		mediatek,larb = <0x74>;
		mediatek,smi-id = <0x01>;
		iommus = <0x73 0x23>;
		phandle = <0x11d>;
	};

	iommu_test {
		compatible = "mediatek,ktf-iommu-test";
		iommus = <0x73 0x02>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14015000 0x00 0x1000>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x73 0x03>;
		phandle = <0x11e>;
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x73 0x03>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x00>;
		iommus = <0x73 0x00 0x73 0x01 0x73 0x02 0x73 0x03>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x01>;
		iommus = <0x73 0x20 0x73 0x21 0x73 0x22 0x73 0x23 0x73 0x24>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x02>;
		iommus = <0x73 0x40 0x73 0x41 0x73 0x42 0x73 0x43 0x73 0x44>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x04>;
		iommus = <0x73 0x80 0x73 0x81 0x73 0x82 0x73 0x83 0x73 0x84 0x73 0x85 0x73 0x86 0x73 0x87 0x73 0x88 0x73 0x89 0x73 0x8b 0x73 0x8a>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x07>;
		iommus = <0x73 0xe0 0x73 0xe1 0x73 0xe2 0x73 0xe3 0x73 0xe4 0x73 0xe5 0x73 0xe6 0x73 0xe7 0x73 0xe8 0x73 0xe9 0x73 0xea 0x73 0xeb 0x73 0xec>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x09>;
		iommus = <0x73 0x120 0x73 0x121 0x73 0x122 0x73 0x123 0x73 0x124 0x73 0x125 0x73 0x126 0x73 0x127 0x73 0x128 0x73 0x129 0x73 0x12a 0x73 0x12b 0x73 0x12c 0x73 0x12d 0x73 0x12e 0x73 0x12f 0x73 0x130 0x73 0x131 0x73 0x132 0x73 0x133 0x73 0x134 0x73 0x135 0x73 0x136 0x73 0x137 0x73 0x138 0x73 0x139 0x73 0x13a 0x73 0x13b 0x73 0x13c>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0b>;
		iommus = <0x73 0x160 0x73 0x161 0x73 0x162 0x73 0x163 0x73 0x164 0x73 0x165 0x73 0x166 0x73 0x167 0x73 0x168 0x73 0x169 0x73 0x16a 0x73 0x16b 0x73 0x16c 0x73 0x16d 0x73 0x16e 0x73 0x16f 0x73 0x170 0x73 0x171 0x73 0x172 0x73 0x173 0x73 0x174 0x73 0x175 0x73 0x176 0x73 0x177 0x73 0x178 0x73 0x179 0x73 0x17a 0x73 0x17b 0x73 0x17c>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0d>;
		iommus = <0x73 0x1a0 0x73 0x1a1 0x73 0x1a2 0x73 0x1a3 0x73 0x1a4 0x73 0x1a5 0x73 0x1a6 0x73 0x1a7 0x73 0x1a8 0x73 0x1a9 0x73 0x1aa 0x73 0x1ab>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0e>;
		iommus = <0x73 0x1c0 0x73 0x1c1 0x73 0x1c2 0x73 0x1c3 0x73 0x1c4 0x73 0x1c5>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x10>;
		iommus = <0x73 0x200 0x73 0x201 0x73 0x202 0x73 0x203 0x73 0x204 0x73 0x205 0x73 0x206 0x73 0x207 0x73 0x208 0x73 0x209 0x73 0x20a 0x73 0x20b 0x73 0x20c 0x73 0x20d 0x73 0x20e 0x73 0x20f 0x73 0x210>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x11>;
		iommus = <0x73 0x220 0x73 0x221 0x73 0x222 0x73 0x223 0x73 0x224 0x73 0x225 0x73 0x226 0x73 0x227 0x73 0x228 0x73 0x229 0x73 0x22a 0x73 0x22b 0x73 0x22c 0x73 0x22d 0x73 0x22e 0x73 0x22f 0x73 0x230>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x12>;
		iommus = <0x73 0x240 0x73 0x241 0x73 0x242 0x73 0x243 0x73 0x244 0x73 0x245 0x73 0x246 0x73 0x247 0x73 0x248 0x73 0x249 0x73 0x24a 0x73 0x24b 0x73 0x24c 0x73 0x24d 0x73 0x24e 0x73 0x24f 0x73 0x250>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x13>;
		iommus = <0x73 0x260 0x73 0x261 0x73 0x262 0x73 0x263>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x14>;
		iommus = <0x73 0x280 0x73 0x281 0x73 0x282 0x73 0x283 0x73 0x284 0x73 0x285>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x16>;
		iommus = <0x73 0x1a9 0x73 0x1aa 0x73 0x2c0>;
	};

	ccu@1a101000 {
		compatible = "mediatek,ccu";
		reg = <0x00 0x1a101000 0x00 0x1000>;
		interrupts = <0x00 0x14b 0x04>;
		clocks = <0x68 0x09 0x2f 0xa4 0x31 0x0d>;
		clock-names = "CCU_CLK_CAM_CCU\0CCU_CLK_TOP_MUX\0CAM_PWR";
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x17>;
		iommus = <0x73 0x1c4 0x73 0x1c5 0x73 0x2e0>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x18>;
		iommus = <0x73 0x03>;
	};

	m4u@14016000 {
		cell-index = <0x00>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x14016000 0x00 0x1000>;
		mediatek,larbs = <0x72 0x74 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80 0x81>;
		interrupts = <0x00 0x10f 0x04>;
		clocks = <0x46 0x17 0x31 0x0b>;
		clock-names = "disp-iommu-ck\0power";
		#iommu-cells = <0x01>;
		phandle = <0x73>;
	};

	m4u@14017000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank1_m4u0";
		reg = <0x00 0x14017000 0x00 0x1000>;
		interrupts = <0x00 0x110 0x04>;
		phandle = <0x11f>;
	};

	m4u@14018000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank2_m4u0";
		reg = <0x00 0x14018000 0x00 0x1000>;
		interrupts = <0x00 0x111 0x04>;
		phandle = <0x120>;
	};

	m4u@14019000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank3_m4u0";
		reg = <0x00 0x14019000 0x00 0x1000>;
		interrupts = <0x00 0x112 0x04>;
		phandle = <0x121>;
	};

	m4u@1401a000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u0";
		reg = <0x00 0x1401a000 0x00 0x1000>;
		interrupts = <0x00 0x113 0x04>;
		phandle = <0x122>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u0\0mediatek,smi_common";
		reg = <0x00 0x1401b000 0x00 0x1000>;
		clocks = <0x31 0x0b>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x16>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u1\0mediatek,smi_common";
		reg = <0x00 0x1401c000 0x00 0x1000>;
		clocks = <0x31 0x0b>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x17>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1401d000 0x00 0x1000>;
	};

	img1_smi_2x1_sub_common@1401e000 {
		compatible = "mediatek,img1_smi_2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1401e000 0x00 0x1000>;
		clocks = <0x31 0x0b>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x18>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1401f000 0x00 0xe1000>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		clocks = <0x82 0x00 0x82 0x02 0x83 0x00 0x83 0x04 0x83 0x02>;
		clock-names = "DIP_CG_IMG_LARB9\0DIP_CG_IMG_DIP\0DIP_CG_IMG_LARB11\0DIP_CG_IMG_DIP_MSS\0DIP_CG_IMG_MFB_DIP";
		phandle = <0x123>;
	};

	imgsys1@15020000 {
		compatible = "mediatek,mt6833-imgsys1\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x82>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15021000 0x00 0xc000>;
		interrupts = <0x00 0x15a 0x04>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x00 0x15022000 0x00 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x00 0x15023000 0x00 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x00 0x15024000 0x00 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x00 0x15025000 0x00 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x00 0x15026000 0x00 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x00 0x15027000 0x00 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x00 0x15029000 0x00 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x00 0x1502a000 0x00 0x1000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x00 0x1502b000 0x00 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x00 0x1502c000 0x00 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek, camera_af_lens";
		phandle = <0x124>;
	};

	mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x125>;
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9\0mediatek,smi_larb";
		reg = <0x00 0x1502e000 0x00 0x1000>;
		mediatek,larb-id = <0x09>;
		interrupts = <0x00 0x159 0x04>;
		clocks = <0x31 0x06 0x82 0x00>;
		clock-names = "scp-isp\0img1-larb9";
		mediatek,smi-id = <0x09>;
		phandle = <0x79>;
	};

	smi_larb10@15030000 {
		compatible = "mediatek,smi_larb10\0mediatek,smi_larb";
		reg = <0x00 0x15030000 0x00 0x1000>;
		mediatek,larb-id = <0x0a>;
		clocks = <0x31 0x06>;
		clock-names = "scp-isp";
		mediatek,smi-id = <0x0a>;
	};

	2x1_sub_common@1502f000 {
		compatible = "mediatek,2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x1502f000 0x00 0x1000>;
		clocks = <0x31 0x06>;
		clock-names = "scp-isp";
		mediatek,smi-id = <0x1c>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15010000 0x00 0x1000>;
		interrupts = <0x00 0x15c 0x04>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		reg = <0x00 0x15011000 0x00 0x1000>;
		interrupts = <0x00 0x15d 0x04>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15012000 0x00 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
		phandle = <0x126>;
	};

	imgsys2@15820000 {
		compatible = "mediatek,mt6833-imgsys2\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x83>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		reg = <0x00 0x15821000 0x00 0x1000>;
		interrupts = <0x00 0x161 0x04>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x00 0x15822000 0x00 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x00 0x15823000 0x00 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x00 0x15824000 0x00 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x00 0x15825000 0x00 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x00 0x15826000 0x00 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x00 0x15827000 0x00 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x00 0x15828000 0x00 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x00 0x15829000 0x00 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x00 0x1582a000 0x00 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x00 0x1582b000 0x00 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x00 0x1582c000 0x00 0x1000>;
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11\0mediatek,smi_larb";
		reg = <0x00 0x1582e000 0x00 0x1000>;
		mediatek,larb-id = <0x0b>;
		interrupts = <0x00 0x160 0x04>;
		clocks = <0x31 0x07 0x83 0x00>;
		clock-names = "scp-isp2\0img2-larb9";
		mediatek,smi-id = <0x0b>;
		phandle = <0x7a>;
	};

	smi_larb12@15830000 {
		compatible = "mediatek,smi_larb12\0mediatek,smi_larb";
		reg = <0x00 0x15830000 0x00 0x1000>;
		mediatek,larb-id = <0x0c>;
		interrupts = <0x00 0x162 0x04>;
		clocks = <0x31 0x07>;
		clock-names = "scp-isp2";
		mediatek,smi-id = <0x0c>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		reg = <0x00 0xf13dd0 0x00 0x1000>;
		interrupts = <0x00 0x1f4 0x04>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0x1f5 0x04>;
	};

	mfb_b@15810000 {
		compatible = "mediatek,mfb_b";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0x1f4 0x04>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x00 0x15811000 0x00 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0x1f5 0x04>;
		mboxes = <0x45 0x11 0x00 0x01>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
	};

	msf_b@15810000 {
		compatible = "mediatek,msf_b";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0x1f4 0x04>;
		mboxes = <0x45 0x12 0x00 0x01>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		clocks = <0x83 0x00 0x83 0x04 0x83 0x02 0x31 0x06>;
		clock-names = "MFB_CG_IMG2_LARB11\0MFB_CG_IMG2_MSS\0MFB_CG_IMG2_MFB\0MFB_CG_IMG1_GALS";
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x00 0x15820000 0x00 0x1000>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x17820000 0x00 0x10000>;
		iommus = <0x73 0x80>;
		mediatek,mailbox-gce = <0x45>;
		mediatek,dec_gce_th_num = <0x01>;
		mediatek,enc_gce_th_num = <0x01>;
		mboxes = <0x45 0x07 0x00 0x01 0x45 0x0c 0x00 0x01 0x47 0x0c 0x00 0x01>;
		gce-event-names = "venc_eof\0venc_cmdq_pause_done\0venc_mb_done\0venc_sps_done\0venc_pps_done\0venc_128B_cnt_done\0vdec_pic_start\0vdec_decode_done\0vdec_pause\0vdec_dec_error\0vdec_mc_busy_overflow_timeout\0vdec_all_dram_req_done\0vdec_ini_fetch_rdy\0vdec_process_flag\0vdec_search_start_code_done\0vdec_ref_reorder_done\0vdec_wp_tble_done\0vdec_count_sram_clr_done\0vdec_gce_cnt_op_threshold";
		gce-events = <0x45 0x81 0x45 0x82 0x45 0x84 0x45 0x89 0x45 0x88 0x45 0x85 0x45 0xa0 0x45 0xa1 0x45 0xa2 0x45 0xa3 0x45 0xa4 0x45 0xa5 0x45 0xa6 0x45 0xa7 0x45 0xa8 0x45 0xa9 0x45 0xaa 0x45 0xab 0x45 0xaf>;
		gce-gpr = <0x0a 0x0b>;
		phandle = <0x84>;
	};

	vdec@16000000 {
		compatible = "mediatek,mt6833-vcodec-dec";
		reg = <0x00 0x1602f000 0x00 0x1000 0x00 0x16020000 0x00 0x400 0x00 0x16021000 0x00 0x1000 0x00 0x16023000 0x00 0x1000 0x00 0x16025000 0x00 0x1000>;
		iommus = <0x73 0x80>;
		mediatek,larb = <0x77>;
		interrupts = <0x00 0x1aa 0x04>;
		mediatek,vcu = <0x84>;
		clocks = <0x6d 0x01>;
		clock-names = "MT_CG_VDEC";
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x00 0x16010000 0x00 0x8000>;
		phandle = <0x127>;
	};

	vdec_gcon@16018000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x00 0x16018000 0x00 0x8000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16020000 0x00 0xd000>;
		interrupts = <0x00 0x1aa 0x04>;
	};

	vdec@16029800 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16029800 0x00 0x00>;
		interrupts = <0x00 0x1ab 0x04>;
	};

	vdec@16029900 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16029900 0x00 0x00>;
	};

	vdec@1602a000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x1602a000 0x00 0x00>;
	};

	vdec@1602b000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x1602b000 0x00 0x00>;
	};

	vdec@1602e000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x1602e000 0x00 0x00>;
	};

	vdec_gcon@1602f000 {
		compatible = "mediatek,vdec_gcon\0mediatek,mt6833-vdec_gcon\0syscon";
		reg = <0x00 0x1602f000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x6d>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon\0mediatek,mt6833-venc_gcon\0syscon";
		reg = <0x00 0x17000000 0x00 0x10000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x85>;
	};

	venc@17000000 {
		compatible = "mediatek,mt6833-vcodec-enc";
		reg = <0x00 0x17020000 0x00 0x2000>;
		iommus = <0x73 0xe4>;
		mediatek,larb = <0x78>;
		interrupts = <0x00 0x136 0x04>;
		mediatek,vcu = <0x84>;
		clocks = <0x85 0x01>;
		clock-names = "MT_CG_VENC";
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7\0mediatek,smi_larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,larb-id = <0x07>;
		interrupts = <0x00 0x135 0x04>;
		clocks = <0x31 0x0a 0x85 0x01 0x85 0x02>;
		clock-names = "scp-venc\0venc-set1\0venc-set2";
		mediatek,smi-id = <0x07>;
		phandle = <0x78>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x10000>;
		interrupts = <0x00 0x136 0x04>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0x00 0x17030000 0x00 0x10000>;
		mediatek,larb = <0x78>;
		iommus = <0x73 0xe9>;
		interrupts = <0x00 0x137 0x04>;
		clocks = <0x85 0x02>;
		clock-names = "jpgenc";
		cshot-spec = <0x170>;
		port-id = <0xe9 0xea 0xeb 0xec>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17040000 0x00 0x10000>;
	};

	camsys_main@1a000000 {
		compatible = "mediatek,camsys_main\0mediatek,mt6833-camsys_main\0syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x68>;
	};

	camsys_rawa@1a04f000 {
		compatible = "mediatek,camsys_rawa\0mediatek,mt6833-camsys_rawa\0syscon";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x6e>;
	};

	camsys_rawb@1a06f000 {
		compatible = "mediatek,camsys_rawb\0mediatek,mt6833-camsys_rawb\0syscon";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x6f>;
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys\0syscon";
		reg = <0x00 0x1a000000 0x00 0x10000>;
		clocks = <0x31 0x0d 0x31 0x0e 0x31 0x0f 0x68 0x03 0x68 0x04 0x68 0x06 0x68 0x07 0x68 0x08 0x68 0x00 0x68 0x01 0x68 0x09 0x68 0x05 0x68 0x0f 0x6e 0x00 0x6e 0x01 0x6e 0x02 0x6f 0x00 0x6f 0x01 0x6f 0x02 0x2f 0xa4 0x2f 0xcf>;
		clock-names = "ISP_SCP_SYS_CAM\0ISP_SCP_SYS_RAWA\0ISP_SCP_SYS_RAWB\0CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV0_CGPDN\0CAMSYS_CAMSV1_CGPDN\0CAMSYS_CAMSV2_CGPDN\0CAMSYS_LARB13_CGPDN\0CAMSYS_LARB14_CGPDN\0CAMSYS_CCU0_CGPDN\0CAMSYS_SENINF_CGPDN\0CAMSYS_MAIN_CAM2MM_GALS_CGPDN\0CAMSYS_RAWALARB16_CGPDN\0CAMSYS_RAWACAM_CGPDN\0CAMSYS_RAWATG_CGPDN\0CAMSYS_RAWBLARB17_CGPDN\0CAMSYS_RAWBCAM_CGPDN\0CAMSYS_RAWBTG_CGPDN\0TOPCKGEN_TOP_MUX_CCU\0TOPCKGEN_TOP_MUX_CAMTM";
		phandle = <0x128>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		phandle = <0x129>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		phandle = <0x12a>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		reg = <0x00 0x1a08f000 0x00 0x1000>;
		phandle = <0x12b>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x00 0x1a038000 0x00 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x00 0x1a058000 0x00 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x00 0x1a078000 0x00 0x8000>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a030000 0x00 0x8000>;
		interrupts = <0x00 0x140 0x04>;
		phandle = <0x2b>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a050000 0x00 0x8000>;
		interrupts = <0x00 0x141 0x04>;
		phandle = <0x2c>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a070000 0x00 0x8000>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a092000 0x00 0x1000>;
		interrupts = <0x00 0x147 0x04>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a093000 0x00 0x1000>;
		interrupts = <0x00 0x148 0x04>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		reg = <0x00 0x1a094000 0x00 0x1000>;
		interrupts = <0x00 0x149 0x04>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		reg = <0x00 0x1a095000 0x00 0x1000>;
		interrupts = <0x00 0x14a 0x04>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		reg = <0x00 0x1a096000 0x00 0x1000>;
		interrupts = <0x00 0x14e 0x04>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		reg = <0x00 0x1a097000 0x00 0x1000>;
		interrupts = <0x00 0x14f 0x04>;
	};

	ptp3 {
		compatible = "mediatek,ptp3";
		fll_doe_pllclken = <0x100>;
		fll_doe_bren = <0x100>;
		fll_doe_fll05 = <0x00>;
		fll_doe_fll06 = <0x00>;
		fll_doe_fll07 = <0x00>;
		fll_doe_fll08 = <0x00>;
		fll_doe_fll09 = <0x00>;
		cinst_doe_enable = <0x10000>;
		cinst_doe_const_mode = <0x100>;
		cinst_doe_ls_idx_sel = <0x100>;
		cinst_doe_ls_period = <0x08>;
		cinst_doe_ls_credit = <0x20>;
		cinst_doe_ls_low_freq_period = <0x08>;
		cinst_doe_ls_low_freq_enable = <0x02>;
		cinst_doe_vx_period = <0x08>;
		cinst_doe_vx_credit = <0x20>;
		cinst_doe_vx_low_freq_period = <0x08>;
		cinst_doe_vx_low_freq_enable = <0x02>;
		drcc_state = <0x00>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		igEn = <0x02>;
		lreEn = <0x01>;
		byteEn = <0x01>;
		rcanEn = <0x02>;
		phandle = <0x12c>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config";
		reg = <0x00 0x1b000000 0x00 0x1000>;
	};

	ipesys@1b000000 {
		compatible = "mediatek,ipesys\0mediatek,mt6833-ipesys\0syscon";
		reg = <0x00 0x1b000000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x70>;
	};

	fdvt@1b001000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1b001000 0x00 0x1000>;
		interrupts = <0x00 0x167 0x04>;
		clocks = <0x70 0x03>;
		clock-names = "FD_CLK_IPE_FD";
		mboxes = <0x45 0x0e 0x00 0x01 0x47 0x0b 0x00 0x01>;
		fdvt_frame_done = <0xb1>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		reg = <0x00 0x1b002000 0x00 0x1000>;
		interrupts = <0x00 0x169 0x04>;
	};

	rsc@1b003000 {
		compatible = "mediatek,rsc";
		mediatek,larb = <0x81>;
		reg = <0x00 0x1b003000 0x00 0x1000>;
		interrupts = <0x00 0x168 0x04>;
		mboxes = <0x45 0x0d 0x00 0x01>;
		gce-event-names = "rsc_eof";
		gce-events = <0x45 0xb3>;
		clocks = <0x70 0x05>;
		clock-names = "RSC_CLK_IPE_RSC";
	};

	ipe_smi_subcom@1b00e000 {
		compatible = "mediatek,ipe_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1b00e000 0x00 0x1000>;
		clocks = <0x31 0x08>;
		clock-names = "scp-ipe";
		mediatek,smi-id = <0x19>;
	};

	smi_larb8@17011000 {
		compatible = "mediatek,smi_larb8\0mediatek,smi_larb";
		reg = <0x00 0x17011000 0x00 0x1000>;
		mediatek,larb-id = <0x08>;
		clocks = <0x31 0x0a>;
		clock-names = "scp-venc";
		mediatek,smi-id = <0x08>;
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x16a 0x04>;
	};

	syscon@1f000000 {
		compatible = "mediatek,mt6833-mdpsys_config\0syscon";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x01>;
		phandle = <0x6c>;
	};

	mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config\0syscon";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		clocks = <0x6c 0x02 0x6c 0x03 0x6c 0x12 0x6c 0x13 0x6c 0x07>;
		clock-names = "MDP_IMG_DL_ASYNC0\0MDP_IMG_DL_ASYNC1\0MDP_IMG_DL_RELAY0_ASYNC0\0MDP_IMG_DL_RELAY1_ASYNC1\0MDP_APB_BUS";
		phandle = <0x86>;
	};

	mdp_mutex@1f001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0x00 0x1f001000 0x00 0x1000>;
		clocks = <0x6c 0x0b>;
		clock-names = "MDP_MUTEX0";
		phandle = <0x87>;
	};

	mdp_smi_larb0@1f002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0x00 0x1f002000 0x00 0x1000>;
	};

	mdp_rdma0@1f003000 {
		compatible = "mediatek,mdp_rdma0\0mediatek,mdp";
		reg = <0x00 0x1f003000 0x00 0x1000>;
		clocks = <0x6c 0x00 0x2e 0x08 0x2e 0x18>;
		clock-names = "MDP_RDMA0\0GCE\0GCE_TIMER";
		mmsys_config = <0x86>;
		mm_mutex = <0x87>;
		mboxes = <0x47 0x0a 0x00 0x01 0x45 0x13 0x00 0x01 0x45 0x14 0x00 0x01 0x45 0x15 0x00 0x01 0x45 0x16 0x00 0x01>;
		mdp_rdma0 = <0x88>;
		mdp_rsz0 = <0x89>;
		mdp_rsz1 = <0x8a>;
		mdp_wrot0 = <0x8b>;
		mdp_wrot1 = <0x8c>;
		mdp_tdshp0 = <0x8d>;
		mdp_aal0 = <0x8e>;
		mdp_hdr0 = <0x8f>;
		thread_count = <0x18>;
		mediatek,mailbox-gce = <0x45>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		wpe_b_frame_done = <0xd7>;
		mdp_rdma0_sof = <0x100>;
		mdp_aal_sof = <0x102>;
		mdp_hdr0_sof = <0x104>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1_sof = <0x106>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot1_sof = <0x108>;
		mdp_tdshp_sof = <0x109>;
		img_dl_relay_sof = <0x10b>;
		img_dl_relay1_sof = <0x10c>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_aal_frame_done = <0x136>;
		phandle = <0x88>;
	};

	reserved@1f004000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1f004000 0x00 0x1000>;
	};

	mdp_aal0@1f005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0x00 0x1f005000 0x00 0x1000>;
		clocks = <0x6c 0x0f>;
		clock-names = "MDP_AAL0";
		phandle = <0x8e>;
	};

	reserved@1f006000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1f006000 0x00 0x1000>;
	};

	mdp_hdr0@1f007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0x00 0x1f007000 0x00 0x1000>;
		clocks = <0x6c 0x0a>;
		clock-names = "MDP_HDR0";
		phandle = <0x8f>;
	};

	mdp_rsz@1f008000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x1f008000 0x00 0x1000>;
		clocks = <0x6c 0x09>;
		clock-names = "MDP_RSZ0";
		phandle = <0x89>;
	};

	mdp_rsz1@1f009000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x1f009000 0x00 0x1000>;
		clocks = <0x6c 0x0d>;
		clock-names = "MDP_RSZ1";
		phandle = <0x8a>;
	};

	mdp_wrot0@1f00a000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x1f00a000 0x00 0x1000>;
		clocks = <0x6c 0x08>;
		clock-names = "MDP_WROT0";
		phandle = <0x8b>;
	};

	mdp_wrot1@1f00b000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x00 0x1f00b000 0x00 0x1000>;
		clocks = <0x6c 0x0c>;
		clock-names = "MDP_WROT1";
		phandle = <0x8c>;
	};

	mdp_tdshp0@1f00c000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1f00c000 0x00 0x1000>;
		clocks = <0x6c 0x01>;
		clock-names = "MDP_TDSHP0";
		phandle = <0x8d>;
	};

	reserved@1f00d000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1f00d000 0x00 0x1000>;
	};

	reserved@1f00e000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1f00e000 0x00 0x1000>;
	};

	gps@18c00000 {
		compatible = "mediatek,gps";
		b13b14-status-addr = <0x10003328>;
		phandle = <0x12d>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x12e>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x18000000>;
		iris-recognition-size = <0x00 0x10000000>;
		2d_fr-size = <0x00 0x00>;
		tui-size = <0x00 0x4000000>;
		wfd-size = <0x00 0x5000000>;
		prot-region-based-size = <0x00 0x8000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0x12f>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x100>;
		interrupts = <0x00 0x9f 0x04>;
		clocks = <0x2f 0x09 0x2f 0xb3 0x2e 0x1b>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x130>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x100>;
		interrupts = <0x00 0xa0 0x04>;
		clocks = <0x2f 0x09 0x2f 0xb3 0x2e 0x39>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x131>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x100>;
		interrupts = <0x00 0xa1 0x04>;
		clocks = <0x2f 0x09 0x2f 0xb3 0x2e 0x3b>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x132>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x100>;
		interrupts = <0x00 0xa2 0x04>;
		clocks = <0x2f 0x09 0x2f 0xb3 0x2e 0x3c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x133>;
	};

	spi4@11018000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11018000 0x00 0x100>;
		interrupts = <0x00 0xa3 0x04>;
		clocks = <0x2f 0x09 0x2f 0xb3 0x2e 0x49>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x134>;
	};

	spi5@11019000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11019000 0x00 0x100>;
		interrupts = <0x00 0xa4 0x04>;
		clocks = <0x2f 0x09 0x2f 0xb3 0x2e 0x4a>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x135>;
	};

	spi6@1101d000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101d000 0x00 0x100>;
		interrupts = <0x00 0xa5 0x04>;
		clocks = <0x2f 0x09 0x2f 0xb3 0x2e 0x67>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x136>;
	};

	spi7@1101e000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101e000 0x00 0x100>;
		interrupts = <0x00 0xa6 0x04>;
		clocks = <0x2f 0x09 0x2f 0xb3 0x2e 0x68>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x137>;
	};

	i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		idvfs = [01];
		set_dt_div = [01];
		check_max_freq = [01];
		ver = [02];
		set_ltiming = [01];
		ext_time_config = [18 01];
		cnt_constraint = [01];
		dma_ver = [01];
		phandle = <0x138>;
	};

	i2c0@11e00000 {
		compatible = "mediatek,i2c";
		id = <0x00>;
		reg = <0x00 0x11e00000 0x00 0x1000 0x00 0x10217080 0x00 0x80>;
		interrupts = <0x00 0x70 0x04>;
		clocks = <0x90 0x00 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x61>;
		sda-gpio-id = <0x62>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
		phandle = <0x2a>;
	};

	i2c1@11d20000 {
		compatible = "mediatek,i2c";
		id = <0x01>;
		reg = <0x00 0x11d20000 0x00 0x1000 0x00 0x10217100 0x00 0x80>;
		interrupts = <0x00 0x71 0x04>;
		clocks = <0x91 0x00 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x63>;
		sda-gpio-id = <0x64>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x120>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x139>;
	};

	i2c2@11d21000 {
		compatible = "mediatek,i2c";
		id = <0x02>;
		reg = <0x00 0x11d21000 0x00 0x1000 0x00 0x10217180 0x00 0x180>;
		interrupts = <0x00 0x72 0x04>;
		clocks = <0x91 0x01 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x65>;
		sda-gpio-id = <0x66>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x60>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x13a>;
	};

	i2c3@11cb0000 {
		compatible = "mediatek,i2c";
		id = <0x03>;
		reg = <0x00 0x11cb0000 0x00 0x1000 0x00 0x10217300 0x00 0x80>;
		interrupts = <0x00 0x73 0x04>;
		clocks = <0x92 0x00 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xd0>;
		aed = <0x1a>;
		phandle = <0x13b>;
	};

	i2c4@11d22000 {
		compatible = "mediatek,i2c";
		id = <0x04>;
		reg = <0x00 0x11d22000 0x00 0x1000 0x00 0x10217380 0x00 0x180>;
		interrupts = <0x00 0x74 0x04>;
		clocks = <0x91 0x02 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x60>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x13c>;
	};

	i2c5@11e01000 {
		compatible = "mediatek,i2c";
		id = <0x05>;
		reg = <0x00 0x11e01000 0x00 0x1000 0x00 0x10217500 0x00 0x80>;
		interrupts = <0x00 0x75 0x04>;
		clocks = <0x90 0x01 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x6b>;
		sda-gpio-id = <0x6c>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
		phandle = <0x13d>;
	};

	i2c6@11f00000 {
		compatible = "mediatek,i2c";
		id = <0x06>;
		reg = <0x00 0x11f00000 0x00 0x1000 0x00 0x10217580 0x00 0x80>;
		interrupts = <0x00 0x76 0x04>;
		clocks = <0x93 0x00 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x6d>;
		sda-gpio-id = <0x6e>;
		gpio_start = <0x11e20000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x80>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x13e>;

		speaker_amp@34 {
			compatible = "mediatek,speaker_amp";
			#sound-dai-cells = <0x00>;
			reg = <0x34>;
			status = "okay";
			phandle = <0x67>;
		};
	};

	i2c7@11e02000 {
		compatible = "mediatek,i2c";
		id = <0x07>;
		reg = <0x00 0x11e02000 0x00 0x1000 0x00 0x10217600 0x00 0x180>;
		interrupts = <0x00 0x77 0x04>;
		clocks = <0x90 0x02 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x6f>;
		sda-gpio-id = <0x70>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
		phandle = <0x13f>;
	};

	i2c8@11d00000 {
		compatible = "mediatek,i2c";
		id = <0x08>;
		reg = <0x00 0x11d00000 0x00 0x1000 0x00 0x10217780 0x00 0x180>;
		interrupts = <0x00 0x78 0x04>;
		clocks = <0x94 0x00 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x71>;
		sda-gpio-id = <0x72>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x140>;
	};

	i2c9@11d01000 {
		compatible = "mediatek,i2c";
		id = <0x09>;
		reg = <0x00 0x11d01000 0x00 0x1000 0x00 0x10217900 0x00 0x180>;
		interrupts = <0x00 0x79 0x04>;
		clocks = <0x94 0x01 0x2e 0x72>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x141>;
	};

	i2c10@11015000 {
		compatible = "mediatek,i2c";
		id = <0x0a>;
		reg = <0x00 0x11015000 0x00 0x1000>;
		interrupts = <0x00 0x7a 0x04>;
		clocks = <0x95 0x00>;
		clock-names = "main";
		clock-div = <0x05>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x142>;
	};

	i2c11@11017000 {
		compatible = "mediatek,i2c";
		id = <0x0b>;
		reg = <0x00 0x11017000 0x00 0x1000>;
		interrupts = <0x00 0x7b 0x04>;
		clocks = <0x95 0x01>;
		clock-names = "main";
		clock-div = <0x05>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x143>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x55 0x01 0x00 0x56 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x127 0x01>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x53 0x01>;
	};

	teegris {
		compatible = "samsung,teegris";
		interrupts = <0x00 0x12e 0x04 0x00 0x12f 0x04>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x00 0x54 0x01>;
	};

	msdc@11230000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11230000 0x00 0x10000>;
		interrupts = <0x00 0x63 0x04>;
		index = [00];
		clk_src = [01];
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		pinctl = <0x96>;
		pinctl_hs400 = <0x97>;
		pinctl_hs200 = <0x98>;
		register_setting = <0x99>;
		host_function = [00];
		bootable;
		status = "okay";
		vmmc-supply = <0x30>;
		vcore-supply = <0x71>;
		clocks = <0x2f 0xb4 0x2e 0x1e 0x2e 0x1c 0x2e 0x28>;
		clock-names = "msdc0-src-hclock\0msdc0-clock\0msdc0-hclock\0msdc0-aes-clock";
		phandle = <0x144>;
	};

	msdc@11240000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11240000 0x00 0x1000>;
		interrupts = <0x00 0x67 0x04>;
		index = [01];
		clk_src = [02];
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		cap-sd-highspeed;
		cap-mmc-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		no-sdio;
		pinctl = <0x9a>;
		pinctl_sdr104 = <0x9b>;
		pinctl_sdr50 = <0x9c>;
		pinctl_ddr50 = <0x9d>;
		pinctl_hs200 = <0x9e>;
		register_setting = <0x9f>;
		host_function = [01];
		cd_level = [00];
		cd-gpios = <0x02 0x04 0x00>;
		status = "okay";
		vmmc-supply = <0xa0>;
		vqmmc-supply = <0xa1>;
		clocks = <0x2e 0x27 0x2e 0x1d>;
		clock-names = "msdc1-clock\0msdc1-hclock";
		phandle = <0x145>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11f50000 0x00 0x1000>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11c70000 0x00 0x1000>;
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x07>;
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x01>;
		mediatek,clkbuf-output_impedance = <0x06 0x04 0x04 0x04 0x00 0x00 0x04>;
		mediatek,clkbuf-controls-for-desense = <0x00 0x04 0x00 0x04 0x00 0x00 0x00>;
		tcxo_support = "false";
		phandle = <0x146>;
	};

	slbc {
		compatible = "mediatek,slbc";
		phandle = <0x147>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x148>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0x149>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging2";
		enable_type_c;
		power_path_support;
		battery_cv = <0x426030>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x44aa20>;
		min_charger_voltage_1 = <0x44aa20>;
		min_charger_voltage_2 = <0x44aa20>;
		max_dmivr_charger_current = <0x155cc0>;
		usb_charger_current_suspend = <0x00>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = "\0\f5";
		ta_ac_charger_current = <0x2dc6c0>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_below_t0_cv = <0x3da540>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x00>;
		temp_t1_thres_plus_x_degree = <0x06>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x06>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		pe40_r_cable_1a_lower = <0x22f>;
		pe40_r_cable_2a_lower = <0x1a4>;
		pe40_r_cable_3a_lower = <0x117>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		slave_mivr_diff = <0x186a0>;
		dual_polling_ieoc = <0xb71b0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		ibus_err = <0x0e>;
		vsys_watt = <0x4c4b40>;
		phandle = <0x14a>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0x14b>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	gpio_afc {
		compatible = "gpio_afc";
		pinctrl-names = "default";
		pinctrl-0 = <0xa2 0xa2>;
		status = "okay";
		gpio_afc_switch = <0x02 0xab 0x00>;
		gpio_afc_data = <0x02 0x0c 0x00>;
		phandle = <0x14c>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		force_mode = "SYSRST";
		mode = "RST";
		status = "okay";
		phandle = <0x14d>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x2f 0x9b 0x2f 0x56 0x2f 0x1d 0x2f 0x42 0x2f 0x0b 0x2f 0x26 0x2f 0x03 0x2f 0x02 0x2f 0x0f>;
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6\0clk_pll_7";
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	type_c_port0 {
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x05>;
		mt-tcpc,rp_level = <0x01>;
		mt-tcpc,vconn_supply = <0x01>;
		mt-tcpc,notifier_supply_num = <0x03>;
		mt6360pd,intr_gpio = <0x02 0x18 0x00>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x02 0x10 0x00>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x00>;
		interrupt-parent = <0x03>;
		interrupts = <0x40 0x00>;
		interrupt-names = "usbid_evt";
		phandle = <0x14e>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x6360>;
			pd,source-cap-ext = <0x636029cf 0x00 0x00 0x00 0x00 0x7000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x31>;
			pd,source-pdo-size = <0x01>;
			pd,source-pdo-data = <0x19096>;
			pd,sink-pdo-size = <0x01>;
			pd,sink-pdo-data = <0x190c8>;
			pd,id-vdo-size = <0x06>;
			pd,id-vdo-data = <0xd54029cf 0x00 0x63600000 0x41800000 0x00 0x21800000>;
			bat,nr = <0x01>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x6360>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			attemp_enter_dp_mode;
			attemp_discover_cable;
			attemp_discover_id;
			pr_check = <0x00>;
			dr_check = <0x00>;
		};

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			ufp_d {
			};

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};
		};
	};

	mif_pdata {
		compatible = "sec_modem,modem_pdata";
		status = "okay";
		mif,name = "MT6768ap";
		mif,modem_net = <0x00>;
		mif,modem_type = <0x0a>;
		mif,use_handover = <0x00>;
		mif,ipc_version = <0x32>;
		mif,link_types = <0x200>;
		mif,link_name = "shmem";
		mif,link_attrs = <0x7c8>;
		mif,num_iodevs = <0x05>;

		iodevs {

			io_device_0 {
				iod,name = "umts_boot0";
				iod,id = <0xec>;
				iod,minor = <0x1e>;
				iod,format = <0x00>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "RIL";
			};

			io_device_1 {
				iod,name = "umts_ipc0";
				iod,id = <0xec>;
				iod,minor = <0x1c>;
				iod,format = <0x00>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "RIL";
			};

			io_device_2 {
				iod,name = "umts_ipc1";
				iod,id = <0xec>;
				iod,minor = <0x1d>;
				iod,format = <0x00>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "RIL";
			};

			io_device_3 {
				iod,name = "umts_router";
				iod,id = <0xec>;
				iod,minor = <0x03>;
				iod,format = <0x01>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "smdexe";
			};

			io_device_4 {
				iod,name = "umts_csd";
				iod,minor = <0x1e>;
				iod,format = <0x01>;
				iod,io_type = <0x00>;
				iod,links = <0x200>;
				iod,attrs = <0x02>;
				iod,app = "CSVT";
			};
		};
	};

	dev_ril_bridge_pdata {
		compatible = "samsung,dev_ril_bridge_pdata";
		status = "okay";
	};

	__symbols__ {
		mt6360_pmu = "/mt6360_pmu_dts";
		adc = "/mt6360_pmu_dts/adc";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		chosen = "/chosen";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		s2idle = "/cpus/idle-states/s2idle";
		mtk_lpm = "/mtk_lpm";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		level_cam1 = "/mtk_lpm/irq-remain-list/level_cam1";
		level_cam2 = "/mtk_lpm/irq-remain-list/level_cam2";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		reserved_memory = "/reserved-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		gic = "/interrupt-controller";
		spmtwam = "/spmtwam@10006000";
		clkitg = "/clkitg";
		clk_null = "/clocks/clk_null";
		clk26m = "/clocks/clk26m";
		clk13m = "/clocks/clk13m";
		clk32k = "/clocks/clk32k";
		mcupm = "/mcupm@0c540000";
		topckgen = "/topckgen@10000000";
		dcm = "/dcm@10001000";
		infracfg_ao = "/infracfg_ao@10001000";
		scpsys = "/scpsys@10001000";
		scp_infra = "/scp_infra@10001000";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		ufshci = "/ufshci@11270000";
		pericfg = "/pericfg@10003000";
		bt = "/bt@00000000";
		consys = "/consys@18002000";
		auxadc = "/auxadc@11001000";
		iocfg_rb = "/iocfg_rb@11c30000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_bl = "/iocfg_bl@11e60000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		gpio = "/gpio@10005000";
		udi = "/udi@10005000";
		pio = "/pinctrl";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_pins_hs200 = "/pinctrl/msdc1@hs200";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_miso0_off = "/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/pinctrl/aud_dat_miso1_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		afc_switch = "/pinctrl/output";
		afc_output = "/pinctrl/output";
		sleep = "/sleep@10006000";
		toprgu = "/toprgu@10007000";
		eint = "/apirq@1000b000";
		apmixed = "/apmixed@1000c000";
		pwrap = "/pwrap@10026000";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		mt635x_ot_debug = "/pwrap@10026000/mt6359-pmic/mt635x-ot-debug";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		pwraph = "/pwraphal@10026000";
		keypad = "/kp@10010000";
		dvfsrc = "/dvfsrc@10012000";
		boot_dramboost = "/boot_dramboost";
		dpmaif = "/dpmaif@10014000";
		mddriver = "/mddriver";
		radio_md_cfg = "/radio_md_cfg";
		md_auxadc = "/md_auxadc";
		gpio_usage_mapping = "/gpio_usage_mapping";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		timer = "/timer";
		uart_clk = "/dummy26m";
		apdma = "/dma-controller@10217a80";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		mcucfg = "/mcucfg@0c530000";
		hwrng = "/hwrng";
		touch = "/touch";
		goodix_fp = "/fingerprint";
		accdet = "/accdet";
		emicen = "/emicen@10219000";
		dvfsp = "/dvfsp@0011bc00";
		mt_cpufreq = "/mt_cpufreq";
		mcucfg1 = "/mcucfg1@0c530000";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		upower = "/upower";
		cpumssv = "/cpumssv";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		emichn = "/emichn@10235000";
		spmi_bus = "/spmi@10027000";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		dfd = "/dfd@0c600000";
		dfd_cache = "/dfd_cache";
		wifi = "/wifi@18000000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tcpc_pd = "/tcpc_pd";
		imp_iic_wrap_c = "/imp_iic_wrap_c@11007000";
		imp_iic_wrap_e = "/imp_iic_wrap_e@11cb1000";
		imp_iic_wrap_n = "/imp_iic_wrap_n@11f01000";
		imp_iic_wrap_s = "/imp_iic_wrap_s@11d02000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		imp_iic_wrap_w = "/imp_iic_wrap_w@11e03000";
		imp_iic_wrap_ws = "/imp_iic_wrap_ws@11d23000";
		audiosys_clk = "/audiosys_clk@11210000";
		afe = "/mt6833-afe-pcm@11210000";
		mt6359_snd = "/mt6359_snd";
		sound = "/sound";
		snd_scp_ultra = "/snd_scp_ultra";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		mali = "/mali@13000000";
		mfgcfg = "/mfgcfg@13fbf000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb2 = "/smi_larb2@1f002000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb20 = "/smi_larb20@1b00f000";
		mtkfb = "/mtkfb@0";
		mmsys_config = "/mmsys_config@14000000";
		dispsys_config = "/dispsys_config@14000000";
		disp_mutex0 = "/disp_mutex@14001000";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_color0 = "/disp_color0@14009000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_dither0 = "/disp_dither0@1400f000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		disp_wdma0 = "/disp_wdma0@14014000";
		ion = "/iommu";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		imgsys_config = "/imgsys_config@15020000";
		imgsys1 = "/imgsys1@15020000";
		camera_af_hw_node = "/camera_af_hw_node";
		mtk_composite_v4l2_2 = "/mtk_composite_v4l2_2";
		smi_larb9 = "/smi_larb9@1502e000";
		imgsys2_config = "/imgsys2_config@15820000";
		imgsys2 = "/imgsys2@15820000";
		smi_larb11 = "/smi_larb11@1582e000";
		vcu = "/vcu@16000000";
		vdec_gcon_clk = "/vdec_gcon@16010000";
		vdec_gcon = "/vdec_gcon@1602f000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb7 = "/smi_larb7@17010000";
		camsys_main = "/camsys_main@1a000000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		camsys = "/camsys@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		cam1 = "/cam1@1a030000";
		cam2 = "/cam2@1a050000";
		ptp3 = "/ptp3";
		ipesys = "/ipesys@1b000000";
		mdpsys_clk = "/syscon@1f000000";
		mdpsys_config = "/mdpsys_config@1f000000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_rsz0 = "/mdp_rsz@1f008000";
		mdp_rsz1 = "/mdp_rsz1@1f009000";
		mdp_wrot0 = "/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/mdp_wrot1@1f00b000";
		mdp_tdshp0 = "/mdp_tdshp0@1f00c000";
		gps = "/gps@18c00000";
		odm = "/odm";
		memory_ssmr_features = "/memory-ssmr-features";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		i2c_common = "/i2c_common";
		i2c0 = "/i2c0@11e00000";
		i2c1 = "/i2c1@11d20000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11e01000";
		i2c6 = "/i2c6@11f00000";
		speaker_amp = "/i2c6@11f00000/speaker_amp@34";
		i2c7 = "/i2c7@11e02000";
		i2c8 = "/i2c8@11d00000";
		i2c9 = "/i2c9@11d01000";
		i2c10 = "/i2c10@11015000";
		i2c11 = "/i2c11@11017000";
		msdc0 = "/msdc@11230000";
		msdc1 = "/msdc@11240000";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		slbc = "/slbc";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		pd_adapter = "/pd_adapter";
		gpio_afc = "/gpio_afc";
		mrdump_ext_rst = "/mrdump_ext_rst";
		mt6360_typec = "/type_c_port0";
	};
};
