// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module blake512 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data0,
        data1,
        data2,
        data3,
        data4,
        data5,
        data6,
        data7,
        data8,
        data9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_pp0_stage0 = 17'd256;
parameter    ap_ST_fsm_pp0_stage1 = 17'd512;
parameter    ap_ST_fsm_pp0_stage2 = 17'd1024;
parameter    ap_ST_fsm_pp0_stage3 = 17'd2048;
parameter    ap_ST_fsm_pp0_stage4 = 17'd4096;
parameter    ap_ST_fsm_pp0_stage5 = 17'd8192;
parameter    ap_ST_fsm_pp0_stage6 = 17'd16384;
parameter    ap_ST_fsm_pp0_stage7 = 17'd32768;
parameter    ap_ST_fsm_state25 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data0;
input  [63:0] data1;
input  [63:0] data2;
input  [63:0] data3;
input  [63:0] data4;
input  [63:0] data5;
input  [63:0] data6;
input  [63:0] data7;
input  [63:0] data8;
input  [63:0] data9;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;
output  [63:0] ap_return_2;
output  [63:0] ap_return_3;
output  [63:0] ap_return_4;
output  [63:0] ap_return_5;
output  [63:0] ap_return_6;
output  [63:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] sigma_address0;
reg    sigma_ce0;
wire   [3:0] sigma_q0;
reg   [7:0] sigma_address1;
reg    sigma_ce1;
wire   [3:0] sigma_q1;
reg   [3:0] CB_address0;
reg    CB_ce0;
wire   [63:0] CB_q0;
reg   [3:0] CB_address1;
reg    CB_ce1;
wire   [63:0] CB_q1;
reg   [63:0] V0_reg_806;
reg   [63:0] V1_reg_818;
reg   [63:0] V2_reg_830;
reg   [63:0] V3_reg_842;
reg   [63:0] V4_reg_854;
reg   [63:0] V5_reg_866;
reg   [63:0] V6_reg_878;
reg   [63:0] V7_reg_890;
reg   [63:0] V8_reg_902;
reg   [63:0] V9_reg_914;
reg   [63:0] VA_reg_926;
reg   [63:0] VB_reg_938;
reg   [63:0] VC_reg_950;
reg   [63:0] VD_reg_962;
reg   [63:0] VE_reg_974;
reg   [63:0] VF_reg_986;
reg   [4:0] r_reg_998;
reg   [3:0] reg_1009;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state10_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_flag00011001;
reg   [0:0] exitcond_reg_4311;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state11_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_flag00011001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state12_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_flag00011001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state13_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_flag00011001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state14_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_flag00011001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state15_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_flag00011001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state16_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_flag00011001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state9_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_flag00011001;
reg   [3:0] reg_1013;
wire   [63:0] M_q0;
reg   [63:0] reg_1017;
reg   [63:0] reg_1021;
wire   [63:0] M_q1;
reg   [63:0] reg_1025;
reg   [0:0] ap_reg_pp0_iter1_exitcond_reg_4311;
reg   [63:0] reg_1030;
reg   [63:0] reg_1035;
reg   [63:0] reg_1040;
reg   [63:0] reg_1045;
reg   [63:0] reg_1050;
reg   [63:0] reg_1055;
reg   [63:0] reg_1059;
wire   [0:0] exitcond_fu_1063_p2;
wire   [4:0] r_4_fu_1069_p2;
reg   [4:0] r_4_reg_4315;
wire   [8:0] tmp_fu_1075_p3;
reg   [8:0] tmp_reg_4320;
wire   [31:0] tmp_2620_fu_1199_p1;
reg   [31:0] tmp_2620_reg_4398;
wire   [31:0] tmp_2621_fu_1203_p1;
reg   [31:0] tmp_2621_reg_4403;
wire   [31:0] tmp_68_fu_1247_p2;
reg   [31:0] tmp_68_reg_4438;
wire   [31:0] tmp_2636_fu_1251_p1;
reg   [31:0] tmp_2636_reg_4443;
wire   [31:0] tmp_2637_fu_1255_p1;
reg   [31:0] tmp_2637_reg_4448;
reg   [63:0] M_load_3_reg_4453;
reg   [63:0] CB_load_3_reg_4460;
wire   [31:0] tmp_106_fu_1299_p2;
reg   [31:0] tmp_106_reg_4497;
wire   [31:0] tmp_2652_fu_1303_p1;
reg   [31:0] tmp_2652_reg_4502;
wire   [31:0] tmp_2653_fu_1307_p1;
reg   [31:0] tmp_2653_reg_4507;
wire   [15:0] tmp_2622_fu_1365_p1;
reg   [15:0] tmp_2622_reg_4542;
wire   [31:0] tmp_2624_fu_1369_p1;
reg   [31:0] tmp_2624_reg_4547;
wire   [63:0] tmp1_fu_1379_p2;
reg   [63:0] tmp1_reg_4552;
wire   [15:0] tmp5_fu_1399_p2;
reg   [15:0] tmp5_reg_4557;
wire   [15:0] tmp_2638_fu_1419_p1;
reg   [15:0] tmp_2638_reg_4562;
wire   [31:0] tmp_2640_fu_1423_p1;
reg   [31:0] tmp_2640_reg_4567;
wire   [63:0] tmp9_fu_1433_p2;
reg   [63:0] tmp9_reg_4572;
wire   [15:0] tmp13_fu_1451_p2;
reg   [15:0] tmp13_reg_4577;
wire   [15:0] tmp_2654_fu_1471_p1;
reg   [15:0] tmp_2654_reg_4582;
wire   [31:0] tmp_2656_fu_1475_p1;
reg   [31:0] tmp_2656_reg_4587;
wire   [31:0] tmp_144_fu_1485_p2;
reg   [31:0] tmp_144_reg_4592;
wire   [63:0] tmp17_fu_1489_p2;
reg   [63:0] tmp17_reg_4597;
wire   [15:0] tmp21_fu_1509_p2;
reg   [15:0] tmp21_reg_4602;
wire   [31:0] tmp_2668_fu_1515_p1;
reg   [31:0] tmp_2668_reg_4607;
wire   [31:0] tmp_2669_fu_1519_p1;
reg   [31:0] tmp_2669_reg_4612;
wire   [63:0] V0_1_fu_1563_p2;
reg   [63:0] V0_1_reg_4647;
wire   [31:0] tmp_2626_fu_1574_p1;
reg   [31:0] tmp_2626_reg_4652;
reg   [31:0] tmp_1641_reg_4657;
reg   [10:0] tmp_69_reg_4662;
reg   [24:0] tmp_70_reg_4667;
reg   [15:0] tmp_86_reg_4672;
wire   [63:0] V1_1_fu_1618_p2;
reg   [63:0] V1_1_reg_4677;
wire   [31:0] tmp_2642_fu_1629_p1;
reg   [31:0] tmp_2642_reg_4682;
reg   [31:0] tmp_1655_reg_4687;
reg   [10:0] tmp_107_reg_4692;
reg   [24:0] tmp_108_reg_4697;
reg   [15:0] tmp_124_reg_4702;
wire   [63:0] V2_1_fu_1673_p2;
reg   [63:0] V2_1_reg_4707;
wire   [31:0] tmp_2658_fu_1684_p1;
reg   [31:0] tmp_2658_reg_4712;
reg   [31:0] tmp_1669_reg_4717;
reg   [10:0] tmp_145_reg_4722;
reg   [24:0] tmp_146_reg_4727;
reg   [15:0] tmp_162_reg_4732;
wire   [15:0] tmp_2670_fu_1742_p1;
reg   [15:0] tmp_2670_reg_4737;
wire   [31:0] tmp_2672_fu_1746_p1;
reg   [31:0] tmp_2672_reg_4742;
wire   [31:0] tmp_182_fu_1756_p2;
reg   [31:0] tmp_182_reg_4747;
wire   [63:0] V3_1_fu_1766_p2;
reg   [63:0] V3_1_reg_4752;
wire   [15:0] tmp29_fu_1786_p2;
reg   [15:0] tmp29_reg_4758;
wire   [15:0] tmp_2684_fu_1792_p1;
reg   [15:0] tmp_2684_reg_4763;
wire   [15:0] tmp_2685_fu_1796_p1;
reg   [15:0] tmp_2685_reg_4768;
wire   [15:0] tmp_2623_fu_1812_p1;
reg   [15:0] tmp_2623_reg_4793;
wire   [63:0] VC_1_fu_1820_p3;
reg   [63:0] VC_1_reg_4798;
wire   [10:0] tmp_2627_fu_1826_p1;
reg   [10:0] tmp_2627_reg_4803;
wire   [63:0] V8_1_fu_1834_p2;
reg   [63:0] V8_1_reg_4808;
wire   [63:0] tmp_1642_fu_1840_p2;
reg   [63:0] tmp_1642_reg_4813;
wire   [24:0] tmp_2629_fu_1846_p1;
reg   [24:0] tmp_2629_reg_4818;
reg   [38:0] tmp_1643_reg_4823;
reg   [15:0] tmp_73_reg_4828;
reg   [10:0] tmp_92_reg_4833;
wire   [15:0] tmp_2639_fu_1880_p1;
reg   [15:0] tmp_2639_reg_4838;
wire   [63:0] VD_1_fu_1888_p3;
reg   [63:0] VD_1_reg_4843;
wire   [10:0] tmp_2643_fu_1894_p1;
reg   [10:0] tmp_2643_reg_4848;
wire   [63:0] V9_1_fu_1902_p2;
reg   [63:0] V9_1_reg_4853;
wire   [63:0] tmp_1656_fu_1908_p2;
reg   [63:0] tmp_1656_reg_4858;
wire   [24:0] tmp_2645_fu_1914_p1;
reg   [24:0] tmp_2645_reg_4863;
reg   [38:0] tmp_1657_reg_4868;
reg   [15:0] tmp_111_reg_4873;
reg   [10:0] tmp_130_reg_4878;
wire   [15:0] tmp_2655_fu_1948_p1;
reg   [15:0] tmp_2655_reg_4883;
wire   [63:0] VE_1_fu_1956_p3;
reg   [63:0] VE_1_reg_4888;
wire   [10:0] tmp_2659_fu_1962_p1;
reg   [10:0] tmp_2659_reg_4893;
wire   [63:0] VA_1_fu_1970_p2;
reg   [63:0] VA_1_reg_4898;
wire   [63:0] tmp_1670_fu_1976_p2;
reg   [63:0] tmp_1670_reg_4903;
wire   [24:0] tmp_2661_fu_1982_p1;
reg   [24:0] tmp_2661_reg_4908;
reg   [38:0] tmp_1671_reg_4913;
reg   [15:0] tmp_149_reg_4918;
reg   [10:0] tmp_168_reg_4923;
wire   [15:0] tmp_2671_fu_2016_p1;
reg   [15:0] tmp_2671_reg_4928;
reg   [10:0] tmp_183_reg_4933;
reg   [24:0] tmp_184_reg_4938;
wire   [63:0] VF_1_fu_2063_p3;
reg   [63:0] VF_1_reg_4943;
wire   [10:0] tmp_2675_fu_2071_p1;
reg   [10:0] tmp_2675_reg_4948;
wire   [24:0] tmp_2676_fu_2075_p1;
reg   [24:0] tmp_2676_reg_4953;
wire   [63:0] VB_1_fu_2079_p2;
reg   [63:0] VB_1_reg_4958;
wire   [63:0] tmp_1684_fu_2085_p2;
reg   [63:0] tmp_1684_reg_4963;
wire   [24:0] tmp_2677_fu_2091_p1;
reg   [24:0] tmp_2677_reg_4968;
reg   [38:0] tmp_1685_reg_4973;
reg   [15:0] tmp_187_reg_4978;
reg   [15:0] tmp_200_reg_4983;
reg   [10:0] tmp_206_reg_4988;
wire   [15:0] tmp_217_fu_2135_p2;
reg   [15:0] tmp_217_reg_4993;
wire   [31:0] tmp34_fu_2144_p2;
reg   [31:0] tmp34_reg_4998;
wire   [24:0] tmp39_fu_2149_p2;
reg   [24:0] tmp39_reg_5003;
reg   [63:0] M_load_10_reg_5008;
reg   [63:0] CB_load_10_reg_5014;
wire   [15:0] tmp_2690_fu_2154_p1;
reg   [15:0] tmp_2690_reg_5020;
wire   [15:0] tmp_2691_fu_2158_p1;
reg   [15:0] tmp_2691_reg_5025;
wire   [31:0] tmp47_fu_2167_p2;
reg   [31:0] tmp47_reg_5030;
reg   [63:0] M_load_11_reg_5035;
reg   [63:0] CB_load_11_reg_5041;
wire   [31:0] tmp60_fu_2189_p2;
reg   [31:0] tmp60_reg_5057;
wire   [24:0] tmp65_fu_2194_p2;
reg   [24:0] tmp65_reg_5062;
wire   [31:0] tmp73_fu_2204_p2;
reg   [31:0] tmp73_reg_5077;
wire   [24:0] tmp78_fu_2209_p2;
reg   [24:0] tmp78_reg_5082;
wire   [63:0] V4_1_fu_2223_p3;
reg   [63:0] V4_1_reg_5087;
wire   [63:0] V0_2_fu_2254_p2;
reg   [63:0] V0_2_reg_5092;
wire   [15:0] tmp_85_fu_2269_p2;
reg   [15:0] tmp_85_reg_5098;
wire   [63:0] V5_1_fu_2283_p3;
reg   [63:0] V5_1_reg_5104;
wire   [63:0] V1_2_fu_2310_p2;
reg   [63:0] V1_2_reg_5109;
wire   [15:0] tmp_123_fu_2325_p2;
reg   [15:0] tmp_123_reg_5115;
wire   [63:0] V6_1_fu_2339_p3;
reg   [63:0] V6_1_reg_5121;
wire   [63:0] V2_2_fu_2370_p2;
reg   [63:0] V2_2_reg_5126;
wire   [15:0] tmp_161_fu_2385_p2;
reg   [15:0] tmp_161_reg_5132;
wire   [63:0] V7_1_fu_2399_p3;
reg   [63:0] V7_1_reg_5138;
wire   [63:0] V3_2_fu_2430_p2;
reg   [63:0] V3_2_reg_5143;
wire   [15:0] tmp_199_fu_2445_p2;
reg   [15:0] tmp_199_reg_5149;
wire   [31:0] tmp37_fu_2450_p2;
reg   [31:0] tmp37_reg_5155;
wire   [15:0] tmp_245_fu_2456_p2;
reg   [15:0] tmp_245_reg_5160;
wire   [31:0] tmp50_fu_2460_p2;
reg   [31:0] tmp50_reg_5165;
wire   [24:0] tmp52_fu_2466_p2;
reg   [24:0] tmp52_reg_5170;
wire   [15:0] tmp_2696_fu_2470_p1;
reg   [15:0] tmp_2696_reg_5175;
wire   [15:0] tmp_2697_fu_2474_p1;
reg   [15:0] tmp_2697_reg_5180;
wire   [31:0] tmp63_fu_2478_p2;
reg   [31:0] tmp63_reg_5185;
wire   [31:0] tmp76_fu_2496_p2;
reg   [31:0] tmp76_reg_5200;
reg   [24:0] tmp_88_reg_5215;
wire   [63:0] VC_2_fu_2540_p3;
reg   [63:0] VC_2_reg_5220;
wire   [63:0] V8_2_fu_2548_p2;
reg   [63:0] V8_2_reg_5225;
wire   [10:0] tmp_91_fu_2558_p2;
reg   [10:0] tmp_91_reg_5231;
reg   [24:0] tmp_126_reg_5237;
wire   [63:0] VD_2_fu_2601_p3;
reg   [63:0] VD_2_reg_5242;
wire   [63:0] V9_2_fu_2609_p2;
reg   [63:0] V9_2_reg_5247;
wire   [10:0] tmp_129_fu_2619_p2;
reg   [10:0] tmp_129_reg_5252;
wire   [63:0] tmp_1663_fu_2624_p2;
reg   [63:0] tmp_1663_reg_5258;
reg   [52:0] tmp_1664_reg_5263;
reg   [15:0] tmp_132_reg_5268;
reg   [24:0] tmp_164_reg_5273;
wire   [63:0] VE_2_fu_2687_p3;
reg   [63:0] VE_2_reg_5278;
wire   [63:0] VA_2_fu_2695_p2;
reg   [63:0] VA_2_reg_5283;
wire   [10:0] tmp_167_fu_2705_p2;
reg   [10:0] tmp_167_reg_5288;
wire   [63:0] tmp_1677_fu_2710_p2;
reg   [63:0] tmp_1677_reg_5294;
reg   [52:0] tmp_1678_reg_5299;
reg   [15:0] tmp_170_reg_5304;
reg   [24:0] tmp_202_reg_5309;
wire   [63:0] VF_2_fu_2773_p3;
reg   [63:0] VF_2_reg_5314;
wire   [63:0] VB_2_fu_2781_p2;
reg   [63:0] VB_2_reg_5319;
wire   [10:0] tmp_205_fu_2791_p2;
reg   [10:0] tmp_205_reg_5324;
wire   [63:0] tmp_1691_fu_2796_p2;
reg   [63:0] tmp_1691_reg_5330;
reg   [52:0] tmp_1692_reg_5335;
reg   [15:0] tmp_208_reg_5340;
wire   [63:0] tmp33_fu_2827_p2;
reg   [63:0] tmp33_reg_5345;
reg   [31:0] tmp_219_reg_5350;
reg   [24:0] tmp_224_reg_5355;
wire   [63:0] tmp46_fu_2856_p2;
reg   [63:0] tmp46_reg_5360;
reg   [31:0] tmp_247_reg_5365;
reg   [24:0] tmp_252_reg_5370;
wire   [15:0] tmp_273_fu_2887_p2;
reg   [15:0] tmp_273_reg_5375;
wire   [63:0] tmp59_fu_2891_p2;
reg   [63:0] tmp59_reg_5380;
reg   [31:0] tmp_275_reg_5385;
reg   [24:0] tmp_280_reg_5390;
wire   [15:0] tmp_2702_fu_2916_p1;
reg   [15:0] tmp_2702_reg_5395;
wire   [15:0] tmp_2703_fu_2920_p1;
reg   [15:0] tmp_2703_reg_5400;
reg   [31:0] tmp_303_reg_5405;
reg   [63:0] M_load_15_reg_5410;
reg   [63:0] CB_load_15_reg_5416;
reg   [15:0] tmp_94_reg_5422;
wire   [63:0] V4_2_fu_2972_p3;
reg   [63:0] V4_2_reg_5427;
wire   [63:0] V5_2_fu_2993_p3;
reg   [63:0] V5_2_reg_5432;
wire   [63:0] V6_2_fu_3013_p3;
reg   [63:0] V6_2_reg_5437;
wire   [63:0] V7_2_fu_3033_p3;
reg   [63:0] V7_2_reg_5442;
wire   [63:0] V0_3_fu_3054_p2;
reg   [63:0] V0_3_reg_5447;
wire   [31:0] tmp_218_fu_3070_p2;
reg   [31:0] tmp_218_reg_5452;
reg   [31:0] tmp_1698_reg_5457;
reg   [24:0] tmp_220_reg_5462;
reg   [10:0] tmp_221_reg_5467;
wire   [15:0] tmp42_fu_3110_p2;
reg   [15:0] tmp42_reg_5472;
reg   [15:0] tmp_232_reg_5477;
wire   [63:0] V1_3_fu_3136_p2;
reg   [63:0] V1_3_reg_5482;
wire   [31:0] tmp_246_fu_3152_p2;
reg   [31:0] tmp_246_reg_5487;
reg   [31:0] tmp_1714_reg_5492;
reg   [24:0] tmp_248_reg_5497;
reg   [10:0] tmp_249_reg_5502;
wire   [15:0] tmp55_fu_3192_p2;
reg   [15:0] tmp55_reg_5507;
reg   [15:0] tmp_260_reg_5512;
wire   [63:0] V2_3_fu_3220_p2;
reg   [63:0] V2_3_reg_5517;
wire   [31:0] tmp_274_fu_3236_p2;
reg   [31:0] tmp_274_reg_5522;
reg   [31:0] tmp_1730_reg_5527;
reg   [24:0] tmp_276_reg_5532;
reg   [10:0] tmp_277_reg_5537;
wire   [15:0] tmp68_fu_3276_p2;
reg   [15:0] tmp68_reg_5542;
reg   [15:0] tmp_288_reg_5547;
wire   [15:0] tmp_301_fu_3310_p2;
reg   [15:0] tmp_301_reg_5552;
wire   [63:0] tmp72_fu_3314_p2;
reg   [63:0] tmp72_reg_5557;
wire   [31:0] tmp77_fu_3320_p2;
reg   [31:0] tmp77_reg_5562;
reg   [24:0] tmp_308_reg_5567;
wire   [63:0] VF_3_fu_3340_p3;
reg   [63:0] VF_3_reg_5572;
wire   [63:0] VA_3_fu_3347_p2;
reg   [63:0] VA_3_reg_5577;
wire   [24:0] tmp_1699_fu_3361_p2;
reg   [24:0] tmp_1699_reg_5582;
wire   [63:0] tmp_1700_fu_3366_p2;
reg   [63:0] tmp_1700_reg_5587;
reg   [38:0] tmp_1701_reg_5592;
reg   [10:0] tmp_236_reg_5597;
wire   [63:0] VC_3_fu_3395_p3;
reg   [63:0] VC_3_reg_5602;
wire   [63:0] VB_3_fu_3402_p2;
reg   [63:0] VB_3_reg_5607;
wire   [24:0] tmp_1715_fu_3416_p2;
reg   [24:0] tmp_1715_reg_5612;
wire   [63:0] tmp_1716_fu_3421_p2;
reg   [63:0] tmp_1716_reg_5617;
reg   [38:0] tmp_1717_reg_5622;
reg   [10:0] tmp_264_reg_5627;
wire   [63:0] VD_3_fu_3450_p3;
reg   [63:0] VD_3_reg_5632;
wire   [63:0] V8_3_fu_3457_p2;
reg   [63:0] V8_3_reg_5637;
wire   [24:0] tmp_1731_fu_3471_p2;
reg   [24:0] tmp_1731_reg_5642;
wire   [63:0] tmp_1732_fu_3476_p2;
reg   [63:0] tmp_1732_reg_5647;
reg   [38:0] tmp_1733_reg_5652;
reg   [10:0] tmp_292_reg_5657;
wire   [63:0] V3_3_fu_3501_p2;
reg   [63:0] V3_3_reg_5662;
wire   [31:0] tmp_1744_fu_3514_p2;
reg   [31:0] tmp_1744_reg_5667;
reg   [31:0] tmp_1746_reg_5672;
reg   [24:0] tmp_304_reg_5677;
reg   [10:0] tmp_305_reg_5682;
wire   [15:0] tmp81_fu_3554_p2;
reg   [15:0] tmp81_reg_5687;
reg   [15:0] tmp_316_reg_5692;
wire   [63:0] V5_3_fu_3577_p3;
reg   [63:0] V5_3_reg_5697;
wire   [63:0] V0_4_fu_3608_p2;
reg   [63:0] V0_4_reg_5702;
wire   [15:0] tmp44_fu_3614_p2;
reg   [15:0] tmp44_reg_5708;
wire   [63:0] V6_3_fu_3629_p3;
reg   [63:0] V6_3_reg_5713;
wire   [63:0] V1_4_fu_3656_p2;
reg   [63:0] V1_4_reg_5718;
wire   [15:0] tmp57_fu_3662_p2;
reg   [15:0] tmp57_reg_5724;
wire   [63:0] V7_3_fu_3677_p3;
reg   [63:0] V7_3_reg_5729;
wire   [63:0] V2_4_fu_3708_p2;
reg   [63:0] V2_4_reg_5734;
wire   [15:0] tmp70_fu_3714_p2;
reg   [15:0] tmp70_reg_5740;
wire   [63:0] VE_3_fu_3720_p3;
reg   [63:0] VE_3_reg_5745;
wire   [63:0] V9_3_fu_3726_p2;
reg   [63:0] V9_3_reg_5750;
wire   [24:0] tmp_1747_fu_3740_p2;
reg   [24:0] tmp_1747_reg_5755;
wire   [63:0] tmp_1748_fu_3745_p2;
reg   [63:0] tmp_1748_reg_5760;
reg   [38:0] tmp_1749_reg_5765;
reg   [10:0] tmp_320_reg_5770;
wire   [15:0] tmp_1703_fu_3779_p2;
reg   [15:0] tmp_1703_reg_5775;
reg   [47:0] tmp_1705_reg_5780;
reg   [10:0] tmp_233_reg_5785;
reg   [10:0] tmp_261_reg_5790;
wire   [63:0] VC_4_fu_3846_p3;
reg   [63:0] VC_4_reg_5795;
reg   [10:0] tmp_289_reg_5801;
wire   [63:0] VD_4_fu_3892_p3;
reg   [63:0] VD_4_reg_5806;
wire   [63:0] V4_3_fu_3909_p3;
reg   [63:0] V4_3_reg_5812;
wire   [63:0] V3_4_fu_3936_p2;
reg   [63:0] V3_4_reg_5817;
wire   [15:0] tmp_315_fu_3953_p2;
reg   [15:0] tmp_315_reg_5823;
wire   [63:0] VF_4_fu_3958_p3;
wire   [63:0] VA_4_fu_3964_p2;
wire   [63:0] V5_4_fu_3998_p3;
wire   [63:0] VB_4_fu_4006_p2;
wire   [63:0] V6_4_fu_4039_p3;
wire   [63:0] V8_4_fu_4047_p2;
wire   [63:0] V7_4_fu_4080_p3;
wire   [63:0] VE_4_fu_4116_p3;
wire   [63:0] V9_4_fu_4124_p2;
wire   [63:0] V4_4_fu_4159_p3;
wire    ap_CS_fsm_state8;
wire    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state9;
wire    ap_block_pp0_stage7_flag00011011;
reg   [3:0] M_address0;
reg    M_ce0;
reg    M_we0;
reg   [63:0] M_d0;
reg   [3:0] M_address1;
reg    M_ce1;
reg    M_we1;
reg   [63:0] M_d1;
reg   [63:0] V0_phi_fu_810_p4;
wire    ap_block_pp0_stage6_flag00000000;
reg   [63:0] V1_phi_fu_822_p4;
reg   [63:0] V2_phi_fu_834_p4;
reg   [63:0] V3_phi_fu_846_p4;
wire    ap_block_pp0_stage7_flag00000000;
reg   [63:0] V4_phi_fu_858_p4;
reg   [63:0] V5_phi_fu_870_p4;
reg   [63:0] V6_phi_fu_882_p4;
reg   [63:0] V7_phi_fu_894_p4;
reg   [63:0] VC_phi_fu_954_p4;
reg   [63:0] VD_phi_fu_966_p4;
reg   [63:0] VE_phi_fu_978_p4;
reg   [4:0] r_phi_fu_1002_p4;
wire    ap_block_pp0_stage0_flag00000000;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_2563_fu_1083_p1;
wire   [63:0] tmp_2565_fu_1094_p3;
wire   [63:0] tmp_2567_fu_1108_p3;
wire    ap_block_pp0_stage1_flag00000000;
wire   [63:0] tmp_2569_fu_1122_p3;
wire   [63:0] tmp_2571_fu_1136_p3;
wire    ap_block_pp0_stage2_flag00000000;
wire   [63:0] tmp_2573_fu_1150_p3;
wire   [63:0] tmp_s_fu_1159_p1;
wire   [63:0] tmp_1638_fu_1165_p1;
wire   [63:0] tmp_2575_fu_1176_p3;
wire    ap_block_pp0_stage3_flag00000000;
wire   [63:0] tmp_2577_fu_1190_p3;
wire   [63:0] tmp_1651_fu_1207_p1;
wire   [63:0] tmp_1652_fu_1213_p1;
wire   [63:0] tmp_2579_fu_1224_p3;
wire    ap_block_pp0_stage4_flag00000000;
wire   [63:0] tmp_2581_fu_1238_p3;
wire   [63:0] tmp_1665_fu_1259_p1;
wire   [63:0] tmp_1666_fu_1265_p1;
wire   [63:0] tmp_2583_fu_1276_p3;
wire    ap_block_pp0_stage5_flag00000000;
wire   [63:0] tmp_2585_fu_1290_p3;
wire   [63:0] tmp_1679_fu_1311_p1;
wire   [63:0] tmp_1680_fu_1317_p1;
wire   [63:0] tmp_2587_fu_1328_p3;
wire   [63:0] tmp_2589_fu_1342_p3;
wire   [63:0] tmp_1693_fu_1523_p1;
wire   [63:0] tmp_1694_fu_1529_p1;
wire   [63:0] tmp_2591_fu_1540_p3;
wire   [63:0] tmp_2593_fu_1554_p3;
wire   [63:0] tmp_1709_fu_1800_p1;
wire   [63:0] tmp_1710_fu_1806_p1;
wire   [63:0] tmp_1725_fu_2172_p1;
wire   [63:0] tmp_1726_fu_2178_p1;
wire   [63:0] tmp_1741_fu_2484_p1;
wire   [63:0] tmp_1742_fu_2490_p1;
wire   [8:0] tmp_2564_fu_1088_p2;
wire   [8:0] tmp_2566_fu_1103_p2;
wire   [8:0] tmp_2568_fu_1117_p2;
wire   [8:0] tmp_2570_fu_1131_p2;
wire   [8:0] tmp_2572_fu_1145_p2;
wire   [8:0] tmp_2574_fu_1171_p2;
wire   [8:0] tmp_2576_fu_1185_p2;
wire   [8:0] tmp_2578_fu_1219_p2;
wire   [8:0] tmp_2580_fu_1233_p2;
wire   [8:0] tmp_2582_fu_1271_p2;
wire   [8:0] tmp_2584_fu_1285_p2;
wire   [8:0] tmp_2586_fu_1323_p2;
wire   [8:0] tmp_2588_fu_1337_p2;
wire   [15:0] tmp_2618_fu_1351_p1;
wire   [15:0] tmp_2619_fu_1355_p1;
wire   [63:0] tmp_1639_fu_1359_p2;
wire   [15:0] tmp_2630_fu_1385_p1;
wire   [15:0] tmp_2631_fu_1389_p1;
wire   [15:0] tmp_80_fu_1393_p2;
wire   [15:0] tmp_66_fu_1373_p2;
wire   [15:0] tmp_2634_fu_1405_p1;
wire   [15:0] tmp_2635_fu_1409_p1;
wire   [63:0] tmp_1653_fu_1413_p2;
wire   [15:0] tmp_2646_fu_1439_p1;
wire   [15:0] tmp_2647_fu_1442_p1;
wire   [15:0] tmp_118_fu_1445_p2;
wire   [15:0] tmp_104_fu_1427_p2;
wire   [15:0] tmp_2650_fu_1457_p1;
wire   [15:0] tmp_2651_fu_1461_p1;
wire   [63:0] tmp_1667_fu_1465_p2;
wire   [15:0] tmp_2662_fu_1495_p1;
wire   [15:0] tmp_2663_fu_1499_p1;
wire   [15:0] tmp_156_fu_1503_p2;
wire   [15:0] tmp_142_fu_1479_p2;
wire   [8:0] tmp_2590_fu_1535_p2;
wire   [8:0] tmp_2592_fu_1549_p2;
wire   [63:0] tmp_1640_fu_1568_p2;
wire   [63:0] tmp_1654_fu_1623_p2;
wire   [63:0] tmp_1668_fu_1678_p2;
wire   [15:0] tmp_2666_fu_1728_p1;
wire   [15:0] tmp_2667_fu_1732_p1;
wire   [63:0] tmp_1681_fu_1736_p2;
wire   [63:0] tmp25_fu_1760_p2;
wire   [15:0] tmp_2678_fu_1772_p1;
wire   [15:0] tmp_2679_fu_1776_p1;
wire   [15:0] tmp_194_fu_1780_p2;
wire   [15:0] tmp_180_fu_1750_p2;
wire   [63:0] tmp_1682_fu_2024_p2;
wire   [31:0] tmp_2674_fu_2029_p1;
wire   [31:0] tmp_1683_fu_2033_p4;
wire   [31:0] tmp_2625_fu_1816_p1;
wire   [31:0] tmp35_fu_2139_p2;
wire   [24:0] tmp_2660_fu_1966_p1;
wire   [31:0] tmp_2641_fu_1884_p1;
wire   [31:0] tmp48_fu_2162_p2;
wire   [31:0] tmp_2657_fu_1952_p1;
wire   [31:0] tmp61_fu_2184_p2;
wire   [24:0] tmp_2628_fu_1830_p1;
wire   [31:0] tmp_2673_fu_2020_p1;
wire   [31:0] tmp74_fu_2199_p2;
wire   [24:0] tmp_2644_fu_1898_p1;
wire   [31:0] tmp_2632_fu_2229_p1;
wire   [31:0] tmp_2633_fu_2233_p1;
wire   [63:0] tmp_1644_fu_2237_p2;
wire   [63:0] tmp4_fu_2249_p2;
wire   [15:0] tmp7_fu_2260_p2;
wire   [15:0] tmp6_fu_2264_p2;
wire   [31:0] tmp_2648_fu_2289_p1;
wire   [31:0] tmp_2649_fu_2292_p1;
wire   [63:0] tmp_1658_fu_2295_p2;
wire   [63:0] tmp12_fu_2305_p2;
wire   [15:0] tmp15_fu_2316_p2;
wire   [15:0] tmp14_fu_2320_p2;
wire   [31:0] tmp_2664_fu_2345_p1;
wire   [31:0] tmp_2665_fu_2349_p1;
wire   [63:0] tmp_1672_fu_2353_p2;
wire   [63:0] tmp20_fu_2365_p2;
wire   [15:0] tmp23_fu_2376_p2;
wire   [15:0] tmp22_fu_2380_p2;
wire   [31:0] tmp_2680_fu_2405_p1;
wire   [31:0] tmp_2681_fu_2409_p1;
wire   [63:0] tmp_1686_fu_2413_p2;
wire   [63:0] tmp28_fu_2425_p2;
wire   [15:0] tmp31_fu_2436_p2;
wire   [15:0] tmp30_fu_2440_p2;
wire   [31:0] tmp_74_fu_2214_p4;
wire   [31:0] tmp_82_fu_2243_p2;
wire   [31:0] tmp_112_fu_2274_p4;
wire   [31:0] tmp_120_fu_2299_p2;
wire   [31:0] tmp_150_fu_2330_p4;
wire   [31:0] tmp_158_fu_2359_p2;
wire   [31:0] tmp_188_fu_2390_p4;
wire   [31:0] tmp_196_fu_2419_p2;
wire   [63:0] tmp_1646_fu_2506_p2;
wire   [15:0] tmp_1645_fu_2502_p2;
wire   [47:0] tmp_1647_fu_2510_p4;
wire   [10:0] tmp_87_fu_2520_p4;
wire   [10:0] tmp8_fu_2553_p2;
wire   [63:0] tmp_1660_fu_2567_p2;
wire   [15:0] tmp_1659_fu_2563_p2;
wire   [47:0] tmp_1661_fu_2571_p4;
wire   [10:0] tmp_125_fu_2581_p4;
wire   [10:0] tmp16_fu_2614_p2;
wire   [63:0] tmp_1674_fu_2653_p2;
wire   [15:0] tmp_1673_fu_2649_p2;
wire   [47:0] tmp_1675_fu_2657_p4;
wire   [10:0] tmp_163_fu_2667_p4;
wire   [10:0] tmp24_fu_2700_p2;
wire   [63:0] tmp_1688_fu_2739_p2;
wire   [15:0] tmp_1687_fu_2735_p2;
wire   [47:0] tmp_1689_fu_2743_p4;
wire   [10:0] tmp_201_fu_2753_p4;
wire   [10:0] tmp32_fu_2786_p2;
wire   [63:0] tmp_1695_fu_2821_p2;
wire   [63:0] tmp_1711_fu_2852_p2;
wire   [63:0] tmp_1727_fu_2881_p2;
wire   [63:0] tmp_1649_fu_2938_p2;
wire   [10:0] tmp_1648_fu_2934_p2;
wire   [52:0] tmp_1650_fu_2942_p4;
wire   [10:0] tmp_1662_fu_2980_p2;
wire   [10:0] tmp_1676_fu_3000_p2;
wire   [10:0] tmp_1690_fu_3020_p2;
wire   [31:0] tmp_2682_fu_3040_p1;
wire   [31:0] tmp_2683_fu_3044_p1;
wire   [31:0] tmp_215_fu_3048_p2;
wire   [31:0] tmp_131_fu_2984_p4;
wire   [31:0] tmp38_fu_3059_p2;
wire   [31:0] tmp36_fu_3065_p2;
wire   [63:0] tmp_1697_fu_3075_p2;
wire   [31:0] tmp_2688_fu_3124_p1;
wire   [31:0] tmp_2689_fu_3127_p1;
wire   [31:0] tmp_243_fu_3130_p2;
wire   [31:0] tmp_169_fu_3004_p4;
wire   [31:0] tmp51_fu_3141_p2;
wire   [31:0] tmp49_fu_3147_p2;
wire   [63:0] tmp_1713_fu_3157_p2;
wire   [31:0] tmp_2694_fu_3206_p1;
wire   [31:0] tmp_2695_fu_3210_p1;
wire   [31:0] tmp_271_fu_3214_p2;
wire   [31:0] tmp_207_fu_3024_p4;
wire   [31:0] tmp64_fu_3225_p2;
wire   [31:0] tmp62_fu_3231_p2;
wire   [63:0] tmp_1729_fu_3241_p2;
wire   [31:0] tmp_2700_fu_3290_p1;
wire   [31:0] tmp_2701_fu_3294_p1;
wire   [63:0] tmp_1743_fu_3298_p2;
wire   [31:0] tmp_299_fu_3304_p2;
wire   [31:0] tmp_93_fu_2952_p4;
wire   [31:0] tmp_1696_fu_3336_p2;
wire   [24:0] tmp40_fu_3352_p2;
wire   [24:0] tmp_223_fu_3356_p2;
wire   [31:0] tmp_1712_fu_3391_p2;
wire   [24:0] tmp53_fu_3407_p2;
wire   [24:0] tmp_251_fu_3411_p2;
wire   [31:0] tmp_1728_fu_3446_p2;
wire   [24:0] tmp66_fu_3462_p2;
wire   [24:0] tmp_279_fu_3466_p2;
wire   [31:0] tmp75_fu_3505_p2;
wire   [31:0] tmp_302_fu_3509_p2;
wire   [63:0] tmp_1745_fu_3519_p2;
wire   [15:0] tmp_2686_fu_3583_p1;
wire   [15:0] tmp_2687_fu_3587_p1;
wire   [63:0] tmp_1702_fu_3591_p2;
wire   [63:0] tmp41_fu_3603_p2;
wire   [15:0] tmp_225_fu_3568_p4;
wire   [15:0] tmp_229_fu_3597_p2;
wire   [15:0] tmp_2692_fu_3635_p1;
wire   [15:0] tmp_2693_fu_3638_p1;
wire   [63:0] tmp_1718_fu_3641_p2;
wire   [63:0] tmp54_fu_3651_p2;
wire   [15:0] tmp_253_fu_3620_p4;
wire   [15:0] tmp_257_fu_3645_p2;
wire   [15:0] tmp_2698_fu_3683_p1;
wire   [15:0] tmp_2699_fu_3687_p1;
wire   [63:0] tmp_1734_fu_3691_p2;
wire   [63:0] tmp67_fu_3703_p2;
wire   [15:0] tmp_281_fu_3668_p4;
wire   [15:0] tmp_285_fu_3697_p2;
wire   [24:0] tmp79_fu_3731_p2;
wire   [24:0] tmp_307_fu_3735_p2;
wire   [15:0] tmp43_fu_3770_p2;
wire   [15:0] tmp_231_fu_3774_p2;
wire   [63:0] tmp_1704_fu_3784_p2;
wire   [15:0] tmp56_fu_3808_p2;
wire   [15:0] tmp_259_fu_3812_p2;
wire   [63:0] tmp_1720_fu_3822_p2;
wire   [15:0] tmp_1719_fu_3817_p2;
wire   [47:0] tmp_1721_fu_3826_p4;
wire   [15:0] tmp69_fu_3854_p2;
wire   [15:0] tmp_287_fu_3858_p2;
wire   [63:0] tmp_1736_fu_3868_p2;
wire   [15:0] tmp_1735_fu_3863_p2;
wire   [47:0] tmp_1737_fu_3872_p4;
wire   [15:0] tmp_2704_fu_3915_p1;
wire   [15:0] tmp_2705_fu_3918_p1;
wire   [63:0] tmp_1750_fu_3921_p2;
wire   [63:0] tmp80_fu_3931_p2;
wire   [15:0] tmp_309_fu_3900_p4;
wire   [15:0] tmp_313_fu_3925_p2;
wire   [15:0] tmp83_fu_3942_p2;
wire   [15:0] tmp82_fu_3948_p2;
wire   [10:0] tmp45_fu_3969_p2;
wire   [10:0] tmp_235_fu_3973_p2;
wire   [63:0] tmp_1707_fu_3983_p2;
wire   [10:0] tmp_1706_fu_3978_p2;
wire   [52:0] tmp_1708_fu_3988_p4;
wire   [10:0] tmp58_fu_4010_p2;
wire   [10:0] tmp_263_fu_4014_p2;
wire   [63:0] tmp_1723_fu_4024_p2;
wire   [10:0] tmp_1722_fu_4019_p2;
wire   [52:0] tmp_1724_fu_4029_p4;
wire   [10:0] tmp71_fu_4051_p2;
wire   [10:0] tmp_291_fu_4055_p2;
wire   [63:0] tmp_1739_fu_4065_p2;
wire   [10:0] tmp_1738_fu_4060_p2;
wire   [52:0] tmp_1740_fu_4070_p4;
wire   [63:0] tmp_1752_fu_4092_p2;
wire   [15:0] tmp_1751_fu_4088_p2;
wire   [47:0] tmp_1753_fu_4096_p4;
wire   [10:0] tmp_317_fu_4106_p4;
wire   [10:0] tmp84_fu_4129_p2;
wire   [10:0] tmp_319_fu_4134_p2;
wire   [63:0] tmp_1755_fu_4144_p2;
wire   [10:0] tmp_1754_fu_4139_p2;
wire   [52:0] tmp_1756_fu_4149_p4;
wire    ap_CS_fsm_state25;
wire   [63:0] tmp85_fu_4167_p2;
wire   [63:0] tmp86_fu_4179_p2;
wire   [63:0] tmp87_fu_4191_p2;
wire   [63:0] tmp88_fu_4203_p2;
wire   [63:0] tmp89_fu_4215_p2;
wire   [63:0] tmp90_fu_4227_p2;
wire   [63:0] tmp91_fu_4239_p2;
wire   [63:0] tmp92_fu_4251_p2;
wire   [63:0] w0_write_assign_fu_4173_p2;
wire   [63:0] w1_write_assign_fu_4185_p2;
wire   [63:0] w2_write_assign_fu_4197_p2;
wire   [63:0] w3_write_assign_fu_4209_p2;
wire   [63:0] w4_write_assign_fu_4221_p2;
wire   [63:0] w5_write_assign_fu_4233_p2;
wire   [63:0] w6_write_assign_fu_4245_p2;
wire   [63:0] w7_write_assign_fu_4257_p2;
reg   [16:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_flag00011011;
wire    ap_block_pp0_stage2_flag00011011;
wire    ap_block_pp0_stage3_flag00011011;
wire    ap_block_pp0_stage4_flag00011011;
wire    ap_block_pp0_stage5_flag00011011;
wire    ap_block_pp0_stage6_flag00011011;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

blake512_sigma #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sigma_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sigma_address0),
    .ce0(sigma_ce0),
    .q0(sigma_q0),
    .address1(sigma_address1),
    .ce1(sigma_ce1),
    .q1(sigma_q1)
);

blake512_CB #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
CB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CB_address0),
    .ce0(CB_ce0),
    .q0(CB_q0),
    .address1(CB_address1),
    .ce1(CB_ce1),
    .q1(CB_q1)
);

blake512_M #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
M_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(M_address0),
    .ce0(M_ce0),
    .we0(M_we0),
    .d0(M_d0),
    .q0(M_q0),
    .address1(M_address1),
    .ce1(M_ce1),
    .we1(M_we1),
    .d1(M_d1),
    .q1(M_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_condition_pp0_exit_iter0_state9) & (ap_block_pp0_stage7_flag00011011 == 1'b0))) begin
            ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state9 ^ 1'b1);
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011011 == 1'b0))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V0_reg_806 <= V0_4_reg_5702;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V0_reg_806 <= 64'd7640891576956012808;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V1_reg_818 <= V1_4_reg_5718;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V1_reg_818 <= 64'd13503953896175478587;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V2_reg_830 <= V2_4_reg_5734;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V2_reg_830 <= 64'd4354685564936845355;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V3_reg_842 <= V3_4_reg_5817;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V3_reg_842 <= 64'd11912009170470909681;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V4_reg_854 <= V4_4_fu_4159_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V4_reg_854 <= 64'd5840696475078001361;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V5_reg_866 <= V5_4_fu_3998_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V5_reg_866 <= 64'd11170449401992604703;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V6_reg_878 <= V6_4_fu_4039_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V6_reg_878 <= 64'd2270897969802886507;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V7_reg_890 <= V7_4_fu_4080_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V7_reg_890 <= 64'd6620516959819538809;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V8_reg_902 <= V8_4_fu_4047_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V8_reg_902 <= 64'd2611923443488327891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V9_reg_914 <= V9_4_fu_4124_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        V9_reg_914 <= 64'd1376283091369227076;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        VA_reg_926 <= VA_4_fu_3964_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        VA_reg_926 <= 64'd11820040416388919760;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        VB_reg_938 <= VB_4_fu_4006_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        VB_reg_938 <= 64'd589684135938649225;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        VC_reg_950 <= VC_4_reg_5795;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        VC_reg_950 <= 64'd4983270260364808695;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        VD_reg_962 <= VD_4_reg_5806;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        VD_reg_962 <= 64'd13714699805381955308;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        VE_reg_974 <= VE_4_fu_4116_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        VE_reg_974 <= 64'd13883517620612518109;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        VF_reg_986 <= VF_4_fu_3958_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        VF_reg_986 <= 64'd4577018097722394903;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        r_reg_998 <= r_4_reg_4315;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        r_reg_998 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        reg_1025 <= M_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0))) begin
        reg_1025 <= M_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        reg_1030 <= CB_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0))) begin
        reg_1030 <= CB_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0))) begin
        reg_1035 <= M_q1;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311)))) begin
        reg_1035 <= M_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0))) begin
        reg_1040 <= CB_q1;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311)))) begin
        reg_1040 <= CB_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0))) begin
            reg_1045 <= M_q1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0))) begin
            reg_1045 <= M_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0))) begin
            reg_1050 <= CB_q1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0))) begin
            reg_1050 <= CB_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        CB_load_10_reg_5014 <= CB_q0;
        CB_load_11_reg_5041 <= CB_q1;
        M_load_10_reg_5008 <= M_q0;
        M_load_11_reg_5035 <= M_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        CB_load_15_reg_5416 <= CB_q1;
        M_load_15_reg_5410 <= M_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0))) begin
        CB_load_3_reg_4460 <= CB_q1;
        M_load_3_reg_4453 <= M_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0))) begin
        V0_1_reg_4647 <= V0_1_fu_1563_p2;
        V1_1_reg_4677 <= V1_1_fu_1618_p2;
        V2_1_reg_4707 <= V2_1_fu_1673_p2;
        V3_1_reg_4752 <= V3_1_fu_1766_p2;
        tmp29_reg_4758 <= tmp29_fu_1786_p2;
        tmp_107_reg_4692 <= {{tmp_1654_fu_1623_p2[42:32]}};
        tmp_108_reg_4697 <= {{tmp_1654_fu_1623_p2[56:32]}};
        tmp_124_reg_4702 <= {{tmp_1654_fu_1623_p2[47:32]}};
        tmp_145_reg_4722 <= {{tmp_1668_fu_1678_p2[42:32]}};
        tmp_146_reg_4727 <= {{tmp_1668_fu_1678_p2[56:32]}};
        tmp_162_reg_4732 <= {{tmp_1668_fu_1678_p2[47:32]}};
        tmp_1641_reg_4657 <= {{tmp_1640_fu_1568_p2[63:32]}};
        tmp_1655_reg_4687 <= {{tmp_1654_fu_1623_p2[63:32]}};
        tmp_1669_reg_4717 <= {{tmp_1668_fu_1678_p2[63:32]}};
        tmp_182_reg_4747 <= tmp_182_fu_1756_p2;
        tmp_2626_reg_4652 <= tmp_2626_fu_1574_p1;
        tmp_2642_reg_4682 <= tmp_2642_fu_1629_p1;
        tmp_2658_reg_4712 <= tmp_2658_fu_1684_p1;
        tmp_2670_reg_4737 <= tmp_2670_fu_1742_p1;
        tmp_2672_reg_4742 <= tmp_2672_fu_1746_p1;
        tmp_2684_reg_4763 <= tmp_2684_fu_1792_p1;
        tmp_2685_reg_4768 <= tmp_2685_fu_1796_p1;
        tmp_69_reg_4662 <= {{tmp_1640_fu_1568_p2[42:32]}};
        tmp_70_reg_4667 <= {{tmp_1640_fu_1568_p2[56:32]}};
        tmp_86_reg_4672 <= {{tmp_1640_fu_1568_p2[47:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V0_2_reg_5092 <= V0_2_fu_2254_p2;
        V1_2_reg_5109 <= V1_2_fu_2310_p2;
        V2_2_reg_5126 <= V2_2_fu_2370_p2;
        V3_2_reg_5143 <= V3_2_fu_2430_p2;
        V4_1_reg_5087 <= V4_1_fu_2223_p3;
        V5_1_reg_5104 <= V5_1_fu_2283_p3;
        V6_1_reg_5121 <= V6_1_fu_2339_p3;
        V7_1_reg_5138 <= V7_1_fu_2399_p3;
        tmp37_reg_5155 <= tmp37_fu_2450_p2;
        tmp50_reg_5165 <= tmp50_fu_2460_p2;
        tmp52_reg_5170 <= tmp52_fu_2466_p2;
        tmp63_reg_5185 <= tmp63_fu_2478_p2;
        tmp76_reg_5200 <= tmp76_fu_2496_p2;
        tmp_123_reg_5115 <= tmp_123_fu_2325_p2;
        tmp_161_reg_5132 <= tmp_161_fu_2385_p2;
        tmp_199_reg_5149 <= tmp_199_fu_2445_p2;
        tmp_245_reg_5160 <= tmp_245_fu_2456_p2;
        tmp_2696_reg_5175 <= tmp_2696_fu_2470_p1;
        tmp_2697_reg_5180 <= tmp_2697_fu_2474_p1;
        tmp_85_reg_5098 <= tmp_85_fu_2269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V0_3_reg_5447 <= V0_3_fu_3054_p2;
        V1_3_reg_5482 <= V1_3_fu_3136_p2;
        V2_3_reg_5517 <= V2_3_fu_3220_p2;
        V4_2_reg_5427 <= V4_2_fu_2972_p3;
        V5_2_reg_5432 <= V5_2_fu_2993_p3;
        V6_2_reg_5437 <= V6_2_fu_3013_p3;
        V7_2_reg_5442 <= V7_2_fu_3033_p3;
        tmp42_reg_5472 <= tmp42_fu_3110_p2;
        tmp55_reg_5507 <= tmp55_fu_3192_p2;
        tmp68_reg_5542 <= tmp68_fu_3276_p2;
        tmp72_reg_5557 <= tmp72_fu_3314_p2;
        tmp77_reg_5562 <= tmp77_fu_3320_p2;
        tmp_1698_reg_5457 <= {{tmp_1697_fu_3075_p2[63:32]}};
        tmp_1714_reg_5492 <= {{tmp_1713_fu_3157_p2[63:32]}};
        tmp_1730_reg_5527 <= {{tmp_1729_fu_3241_p2[63:32]}};
        tmp_218_reg_5452 <= tmp_218_fu_3070_p2;
        tmp_220_reg_5462 <= {{tmp_1697_fu_3075_p2[56:32]}};
        tmp_221_reg_5467 <= {{tmp_1697_fu_3075_p2[42:32]}};
        tmp_232_reg_5477 <= {{tmp_1697_fu_3075_p2[47:32]}};
        tmp_246_reg_5487 <= tmp_246_fu_3152_p2;
        tmp_248_reg_5497 <= {{tmp_1713_fu_3157_p2[56:32]}};
        tmp_249_reg_5502 <= {{tmp_1713_fu_3157_p2[42:32]}};
        tmp_260_reg_5512 <= {{tmp_1713_fu_3157_p2[47:32]}};
        tmp_274_reg_5522 <= tmp_274_fu_3236_p2;
        tmp_276_reg_5532 <= {{tmp_1729_fu_3241_p2[56:32]}};
        tmp_277_reg_5537 <= {{tmp_1729_fu_3241_p2[42:32]}};
        tmp_288_reg_5547 <= {{tmp_1729_fu_3241_p2[47:32]}};
        tmp_301_reg_5552 <= tmp_301_fu_3310_p2;
        tmp_308_reg_5567 <= {{tmp_1649_fu_2938_p2[35:11]}};
        tmp_94_reg_5422 <= {{tmp_1649_fu_2938_p2[26:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V0_4_reg_5702 <= V0_4_fu_3608_p2;
        V1_4_reg_5718 <= V1_4_fu_3656_p2;
        V2_4_reg_5734 <= V2_4_fu_3708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V3_3_reg_5662 <= V3_3_fu_3501_p2;
        V8_3_reg_5637 <= V8_3_fu_3457_p2;
        VA_3_reg_5577 <= VA_3_fu_3347_p2;
        VB_3_reg_5607 <= VB_3_fu_3402_p2;
        VC_3_reg_5602 <= VC_3_fu_3395_p3;
        VD_3_reg_5632 <= VD_3_fu_3450_p3;
        VF_3_reg_5572 <= VF_3_fu_3340_p3;
        tmp81_reg_5687 <= tmp81_fu_3554_p2;
        tmp_1699_reg_5582 <= tmp_1699_fu_3361_p2;
        tmp_1700_reg_5587 <= tmp_1700_fu_3366_p2;
        tmp_1701_reg_5592 <= {{tmp_1700_fu_3366_p2[63:25]}};
        tmp_1715_reg_5612 <= tmp_1715_fu_3416_p2;
        tmp_1716_reg_5617 <= tmp_1716_fu_3421_p2;
        tmp_1717_reg_5622 <= {{tmp_1716_fu_3421_p2[63:25]}};
        tmp_1731_reg_5642 <= tmp_1731_fu_3471_p2;
        tmp_1732_reg_5647 <= tmp_1732_fu_3476_p2;
        tmp_1733_reg_5652 <= {{tmp_1732_fu_3476_p2[63:25]}};
        tmp_1744_reg_5667 <= tmp_1744_fu_3514_p2;
        tmp_1746_reg_5672 <= {{tmp_1745_fu_3519_p2[63:32]}};
        tmp_236_reg_5597 <= {{tmp_1700_fu_3366_p2[35:25]}};
        tmp_264_reg_5627 <= {{tmp_1716_fu_3421_p2[35:25]}};
        tmp_292_reg_5657 <= {{tmp_1732_fu_3476_p2[35:25]}};
        tmp_304_reg_5677 <= {{tmp_1745_fu_3519_p2[56:32]}};
        tmp_305_reg_5682 <= {{tmp_1745_fu_3519_p2[42:32]}};
        tmp_316_reg_5692 <= {{tmp_1745_fu_3519_p2[47:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V3_4_reg_5817 <= V3_4_fu_3936_p2;
        VC_4_reg_5795 <= VC_4_fu_3846_p3;
        VD_4_reg_5806 <= VD_4_fu_3892_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V4_3_reg_5812 <= V4_3_fu_3909_p3;
        tmp_1703_reg_5775 <= tmp_1703_fu_3779_p2;
        tmp_1705_reg_5780 <= {{tmp_1704_fu_3784_p2[63:16]}};
        tmp_233_reg_5785 <= {{tmp_1704_fu_3784_p2[26:16]}};
        tmp_261_reg_5790 <= {{tmp_1720_fu_3822_p2[26:16]}};
        tmp_289_reg_5801 <= {{tmp_1736_fu_3868_p2[26:16]}};
        tmp_315_reg_5823 <= tmp_315_fu_3953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V5_3_reg_5697 <= V5_3_fu_3577_p3;
        V6_3_reg_5713 <= V6_3_fu_3629_p3;
        V7_3_reg_5729 <= V7_3_fu_3677_p3;
        V9_3_reg_5750 <= V9_3_fu_3726_p2;
        VE_3_reg_5745 <= VE_3_fu_3720_p3;
        tmp44_reg_5708 <= tmp44_fu_3614_p2;
        tmp57_reg_5724 <= tmp57_fu_3662_p2;
        tmp70_reg_5740 <= tmp70_fu_3714_p2;
        tmp_1747_reg_5755 <= tmp_1747_fu_3740_p2;
        tmp_1748_reg_5760 <= tmp_1748_fu_3745_p2;
        tmp_1749_reg_5765 <= {{tmp_1748_fu_3745_p2[63:25]}};
        tmp_320_reg_5770 <= {{tmp_1748_fu_3745_p2[35:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        V8_1_reg_4808 <= V8_1_fu_1834_p2;
        V9_1_reg_4853 <= V9_1_fu_1902_p2;
        VA_1_reg_4898 <= VA_1_fu_1970_p2;
        VB_1_reg_4958 <= VB_1_fu_2079_p2;
        VC_1_reg_4798 <= VC_1_fu_1820_p3;
        VD_1_reg_4843 <= VD_1_fu_1888_p3;
        VE_1_reg_4888 <= VE_1_fu_1956_p3;
        VF_1_reg_4943 <= VF_1_fu_2063_p3;
        tmp34_reg_4998 <= tmp34_fu_2144_p2;
        tmp39_reg_5003 <= tmp39_fu_2149_p2;
        tmp47_reg_5030 <= tmp47_fu_2167_p2;
        tmp60_reg_5057 <= tmp60_fu_2189_p2;
        tmp65_reg_5062 <= tmp65_fu_2194_p2;
        tmp73_reg_5077 <= tmp73_fu_2204_p2;
        tmp78_reg_5082 <= tmp78_fu_2209_p2;
        tmp_111_reg_4873 <= {{tmp_1656_fu_1908_p2[40:25]}};
        tmp_130_reg_4878 <= {{tmp_1656_fu_1908_p2[35:25]}};
        tmp_149_reg_4918 <= {{tmp_1670_fu_1976_p2[40:25]}};
        tmp_1642_reg_4813 <= tmp_1642_fu_1840_p2;
        tmp_1643_reg_4823 <= {{tmp_1642_fu_1840_p2[63:25]}};
        tmp_1656_reg_4858 <= tmp_1656_fu_1908_p2;
        tmp_1657_reg_4868 <= {{tmp_1656_fu_1908_p2[63:25]}};
        tmp_1670_reg_4903 <= tmp_1670_fu_1976_p2;
        tmp_1671_reg_4913 <= {{tmp_1670_fu_1976_p2[63:25]}};
        tmp_1684_reg_4963 <= tmp_1684_fu_2085_p2;
        tmp_1685_reg_4973 <= {{tmp_1684_fu_2085_p2[63:25]}};
        tmp_168_reg_4923 <= {{tmp_1670_fu_1976_p2[35:25]}};
        tmp_183_reg_4933 <= {{tmp_1682_fu_2024_p2[42:32]}};
        tmp_184_reg_4938 <= {{tmp_1682_fu_2024_p2[56:32]}};
        tmp_187_reg_4978 <= {{tmp_1684_fu_2085_p2[40:25]}};
        tmp_200_reg_4983 <= {{tmp_1682_fu_2024_p2[47:32]}};
        tmp_206_reg_4988 <= {{tmp_1684_fu_2085_p2[35:25]}};
        tmp_217_reg_4993 <= tmp_217_fu_2135_p2;
        tmp_2623_reg_4793 <= tmp_2623_fu_1812_p1;
        tmp_2627_reg_4803 <= tmp_2627_fu_1826_p1;
        tmp_2629_reg_4818 <= tmp_2629_fu_1846_p1;
        tmp_2639_reg_4838 <= tmp_2639_fu_1880_p1;
        tmp_2643_reg_4848 <= tmp_2643_fu_1894_p1;
        tmp_2645_reg_4863 <= tmp_2645_fu_1914_p1;
        tmp_2655_reg_4883 <= tmp_2655_fu_1948_p1;
        tmp_2659_reg_4893 <= tmp_2659_fu_1962_p1;
        tmp_2661_reg_4908 <= tmp_2661_fu_1982_p1;
        tmp_2671_reg_4928 <= tmp_2671_fu_2016_p1;
        tmp_2675_reg_4948 <= tmp_2675_fu_2071_p1;
        tmp_2676_reg_4953 <= tmp_2676_fu_2075_p1;
        tmp_2677_reg_4968 <= tmp_2677_fu_2091_p1;
        tmp_2690_reg_5020 <= tmp_2690_fu_2154_p1;
        tmp_2691_reg_5025 <= tmp_2691_fu_2158_p1;
        tmp_73_reg_4828 <= {{tmp_1642_fu_1840_p2[40:25]}};
        tmp_92_reg_4833 <= {{tmp_1642_fu_1840_p2[35:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311))) begin
        V8_2_reg_5225 <= V8_2_fu_2548_p2;
        V9_2_reg_5247 <= V9_2_fu_2609_p2;
        VA_2_reg_5283 <= VA_2_fu_2695_p2;
        VB_2_reg_5319 <= VB_2_fu_2781_p2;
        VC_2_reg_5220 <= VC_2_fu_2540_p3;
        VD_2_reg_5242 <= VD_2_fu_2601_p3;
        VE_2_reg_5278 <= VE_2_fu_2687_p3;
        VF_2_reg_5314 <= VF_2_fu_2773_p3;
        tmp33_reg_5345 <= tmp33_fu_2827_p2;
        tmp46_reg_5360 <= tmp46_fu_2856_p2;
        tmp59_reg_5380 <= tmp59_fu_2891_p2;
        tmp_126_reg_5237 <= {{tmp_1660_fu_2567_p2[40:16]}};
        tmp_129_reg_5252 <= tmp_129_fu_2619_p2;
        tmp_132_reg_5268 <= {{tmp_1663_fu_2624_p2[26:11]}};
        tmp_164_reg_5273 <= {{tmp_1674_fu_2653_p2[40:16]}};
        tmp_1663_reg_5258 <= tmp_1663_fu_2624_p2;
        tmp_1664_reg_5263 <= {{tmp_1663_fu_2624_p2[63:11]}};
        tmp_1677_reg_5294 <= tmp_1677_fu_2710_p2;
        tmp_1678_reg_5299 <= {{tmp_1677_fu_2710_p2[63:11]}};
        tmp_167_reg_5288 <= tmp_167_fu_2705_p2;
        tmp_1691_reg_5330 <= tmp_1691_fu_2796_p2;
        tmp_1692_reg_5335 <= {{tmp_1691_fu_2796_p2[63:11]}};
        tmp_170_reg_5304 <= {{tmp_1677_fu_2710_p2[26:11]}};
        tmp_202_reg_5309 <= {{tmp_1688_fu_2739_p2[40:16]}};
        tmp_205_reg_5324 <= tmp_205_fu_2791_p2;
        tmp_208_reg_5340 <= {{tmp_1691_fu_2796_p2[26:11]}};
        tmp_219_reg_5350 <= {{tmp_1688_fu_2739_p2[47:16]}};
        tmp_224_reg_5355 <= {{tmp_1663_fu_2624_p2[35:11]}};
        tmp_247_reg_5365 <= {{tmp_1646_fu_2506_p2[47:16]}};
        tmp_252_reg_5370 <= {{tmp_1677_fu_2710_p2[35:11]}};
        tmp_2702_reg_5395 <= tmp_2702_fu_2916_p1;
        tmp_2703_reg_5400 <= tmp_2703_fu_2920_p1;
        tmp_273_reg_5375 <= tmp_273_fu_2887_p2;
        tmp_275_reg_5385 <= {{tmp_1660_fu_2567_p2[47:16]}};
        tmp_280_reg_5390 <= {{tmp_1691_fu_2796_p2[35:11]}};
        tmp_303_reg_5405 <= {{tmp_1674_fu_2653_p2[47:16]}};
        tmp_88_reg_5215 <= {{tmp_1646_fu_2506_p2[40:16]}};
        tmp_91_reg_5231 <= tmp_91_fu_2558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_reg_4311 <= exitcond_reg_4311;
        exitcond_reg_4311 <= exitcond_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        r_4_reg_4315 <= r_4_fu_1069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (exitcond_reg_4311 == 1'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0)) | ((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0)))) begin
        reg_1009 <= sigma_q0;
        reg_1013 <= sigma_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0)))) begin
        reg_1017 <= M_q0;
        reg_1021 <= CB_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311)))) begin
        reg_1055 <= M_q1;
        reg_1059 <= CB_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0))) begin
        tmp13_reg_4577 <= tmp13_fu_1451_p2;
        tmp17_reg_4597 <= tmp17_fu_1489_p2;
        tmp1_reg_4552 <= tmp1_fu_1379_p2;
        tmp21_reg_4602 <= tmp21_fu_1509_p2;
        tmp5_reg_4557 <= tmp5_fu_1399_p2;
        tmp9_reg_4572 <= tmp9_fu_1433_p2;
        tmp_144_reg_4592 <= tmp_144_fu_1485_p2;
        tmp_2622_reg_4542 <= tmp_2622_fu_1365_p1;
        tmp_2624_reg_4547 <= tmp_2624_fu_1369_p1;
        tmp_2638_reg_4562 <= tmp_2638_fu_1419_p1;
        tmp_2640_reg_4567 <= tmp_2640_fu_1423_p1;
        tmp_2654_reg_4582 <= tmp_2654_fu_1471_p1;
        tmp_2656_reg_4587 <= tmp_2656_fu_1475_p1;
        tmp_2668_reg_4607 <= tmp_2668_fu_1515_p1;
        tmp_2669_reg_4612 <= tmp_2669_fu_1519_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0))) begin
        tmp_106_reg_4497 <= tmp_106_fu_1299_p2;
        tmp_2652_reg_4502 <= tmp_2652_fu_1303_p1;
        tmp_2653_reg_4507 <= tmp_2653_fu_1307_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0))) begin
        tmp_2620_reg_4398 <= tmp_2620_fu_1199_p1;
        tmp_2621_reg_4403 <= tmp_2621_fu_1203_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0))) begin
        tmp_2636_reg_4443 <= tmp_2636_fu_1251_p1;
        tmp_2637_reg_4448 <= tmp_2637_fu_1255_p1;
        tmp_68_reg_4438 <= tmp_68_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_fu_1063_p2))) begin
        tmp_reg_4320[8 : 4] <= tmp_fu_1075_p3[8 : 4];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
        CB_address0 = tmp_1742_fu_2490_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        CB_address0 = tmp_1726_fu_2178_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        CB_address0 = tmp_1710_fu_1806_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
        CB_address0 = tmp_1694_fu_1529_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00000000 == 1'b0))) begin
        CB_address0 = tmp_1680_fu_1317_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00000000 == 1'b0))) begin
        CB_address0 = tmp_1666_fu_1265_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00000000 == 1'b0))) begin
        CB_address0 = tmp_1652_fu_1213_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00000000 == 1'b0))) begin
        CB_address0 = tmp_1638_fu_1165_p1;
    end else begin
        CB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
        CB_address1 = tmp_1741_fu_2484_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        CB_address1 = tmp_1725_fu_2172_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        CB_address1 = tmp_1709_fu_1800_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
        CB_address1 = tmp_1693_fu_1523_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00000000 == 1'b0))) begin
        CB_address1 = tmp_1679_fu_1311_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00000000 == 1'b0))) begin
        CB_address1 = tmp_1665_fu_1259_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00000000 == 1'b0))) begin
        CB_address1 = tmp_1651_fu_1207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00000000 == 1'b0))) begin
        CB_address1 = tmp_s_fu_1159_p1;
    end else begin
        CB_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        CB_ce0 = 1'b1;
    end else begin
        CB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        CB_ce1 = 1'b1;
    end else begin
        CB_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
        M_address0 = tmp_1741_fu_2484_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        M_address0 = tmp_1725_fu_2172_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        M_address0 = tmp_1709_fu_1800_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
        M_address0 = tmp_1693_fu_1523_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00000000 == 1'b0))) begin
        M_address0 = tmp_1679_fu_1311_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00000000 == 1'b0))) begin
        M_address0 = tmp_1665_fu_1259_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00000000 == 1'b0))) begin
        M_address0 = tmp_1651_fu_1207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00000000 == 1'b0))) begin
        M_address0 = tmp_s_fu_1159_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        M_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        M_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        M_address0 = 64'd0;
    end else begin
        M_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
        M_address1 = tmp_1742_fu_2490_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        M_address1 = tmp_1726_fu_2178_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        M_address1 = tmp_1710_fu_1806_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
        M_address1 = tmp_1694_fu_1529_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00000000 == 1'b0))) begin
        M_address1 = tmp_1680_fu_1317_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00000000 == 1'b0))) begin
        M_address1 = tmp_1666_fu_1265_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00000000 == 1'b0))) begin
        M_address1 = tmp_1652_fu_1213_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00000000 == 1'b0))) begin
        M_address1 = tmp_1638_fu_1165_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        M_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        M_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        M_address1 = 64'd1;
    end else begin
        M_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1)) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        M_ce0 = 1'b1;
    end else begin
        M_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1)) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        M_ce1 = 1'b1;
    end else begin
        M_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        M_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_d0 = 64'd9223372036854775808;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_d0 = data8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_d0 = data6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_d0 = data4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_d0 = data2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        M_d0 = data0;
    end else begin
        M_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        M_d1 = 64'd640;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        M_d1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_d1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        M_d1 = data9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_d1 = data7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        M_d1 = data5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_d1 = data3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        M_d1 = data1;
    end else begin
        M_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        M_we0 = 1'b1;
    end else begin
        M_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        M_we1 = 1'b1;
    end else begin
        M_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
        V0_phi_fu_810_p4 = V0_4_reg_5702;
    end else begin
        V0_phi_fu_810_p4 = V0_reg_806;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
        V1_phi_fu_822_p4 = V1_4_reg_5718;
    end else begin
        V1_phi_fu_822_p4 = V1_reg_818;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
        V2_phi_fu_834_p4 = V2_4_reg_5734;
    end else begin
        V2_phi_fu_834_p4 = V2_reg_830;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        V3_phi_fu_846_p4 = V3_4_reg_5817;
    end else begin
        V3_phi_fu_846_p4 = V3_reg_842;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        V4_phi_fu_858_p4 = V4_4_fu_4159_p3;
    end else begin
        V4_phi_fu_858_p4 = V4_reg_854;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        V5_phi_fu_870_p4 = V5_4_fu_3998_p3;
    end else begin
        V5_phi_fu_870_p4 = V5_reg_866;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        V6_phi_fu_882_p4 = V6_4_fu_4039_p3;
    end else begin
        V6_phi_fu_882_p4 = V6_reg_878;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        V7_phi_fu_894_p4 = V7_4_fu_4080_p3;
    end else begin
        V7_phi_fu_894_p4 = V7_reg_890;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        VC_phi_fu_954_p4 = VC_4_reg_5795;
    end else begin
        VC_phi_fu_954_p4 = VC_reg_950;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        VD_phi_fu_966_p4 = VD_4_reg_5806;
    end else begin
        VD_phi_fu_966_p4 = VD_reg_962;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_4311) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
        VE_phi_fu_978_p4 = VE_4_fu_4116_p3;
    end else begin
        VE_phi_fu_978_p4 = VE_reg_974;
    end
end

always @ (*) begin
    if ((exitcond_fu_1063_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state25))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_4311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        r_phi_fu_1002_p4 = r_4_reg_4315;
    end else begin
        r_phi_fu_1002_p4 = r_reg_998;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
            sigma_address0 = tmp_2591_fu_1540_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
            sigma_address0 = tmp_2587_fu_1328_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00000000 == 1'b0))) begin
            sigma_address0 = tmp_2583_fu_1276_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00000000 == 1'b0))) begin
            sigma_address0 = tmp_2579_fu_1224_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00000000 == 1'b0))) begin
            sigma_address0 = tmp_2575_fu_1176_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00000000 == 1'b0))) begin
            sigma_address0 = tmp_2571_fu_1136_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            sigma_address0 = tmp_2567_fu_1108_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            sigma_address0 = tmp_2563_fu_1083_p1;
        end else begin
            sigma_address0 = 'bx;
        end
    end else begin
        sigma_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00000000 == 1'b0))) begin
            sigma_address1 = tmp_2593_fu_1554_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00000000 == 1'b0))) begin
            sigma_address1 = tmp_2589_fu_1342_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00000000 == 1'b0))) begin
            sigma_address1 = tmp_2585_fu_1290_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00000000 == 1'b0))) begin
            sigma_address1 = tmp_2581_fu_1238_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00000000 == 1'b0))) begin
            sigma_address1 = tmp_2577_fu_1190_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00000000 == 1'b0))) begin
            sigma_address1 = tmp_2573_fu_1150_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_flag00000000 == 1'b0))) begin
            sigma_address1 = tmp_2569_fu_1122_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
            sigma_address1 = tmp_2565_fu_1094_p3;
        end else begin
            sigma_address1 = 'bx;
        end
    end else begin
        sigma_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0)))) begin
        sigma_ce0 = 1'b1;
    end else begin
        sigma_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_flag00011001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0)))) begin
        sigma_ce1 = 1'b1;
    end else begin
        sigma_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_block_pp0_stage0_flag00011011 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_fu_1063_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_fu_1063_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((ap_block_pp0_stage1_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((ap_block_pp0_stage2_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((ap_block_pp0_stage3_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((ap_block_pp0_stage4_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((ap_block_pp0_stage5_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((ap_block_pp0_stage6_flag00011011 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (((ap_block_pp0_stage7_flag00011011 == 1'b0) & ~((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage7_flag00011011 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage7_flag00011011 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign V0_1_fu_1563_p2 = (V4_phi_fu_858_p4 + tmp1_reg_4552);

assign V0_2_fu_2254_p2 = (tmp_1644_fu_2237_p2 + tmp4_fu_2249_p2);

assign V0_3_fu_3054_p2 = (V5_2_fu_2993_p3 + tmp33_reg_5345);

assign V0_4_fu_3608_p2 = (tmp_1702_fu_3591_p2 + tmp41_fu_3603_p2);

assign V1_1_fu_1618_p2 = (V5_phi_fu_870_p4 + tmp9_reg_4572);

assign V1_2_fu_2310_p2 = (tmp_1658_fu_2295_p2 + tmp12_fu_2305_p2);

assign V1_3_fu_3136_p2 = (V6_2_fu_3013_p3 + tmp46_reg_5360);

assign V1_4_fu_3656_p2 = (tmp_1718_fu_3641_p2 + tmp54_fu_3651_p2);

assign V2_1_fu_1673_p2 = (V6_phi_fu_882_p4 + tmp17_reg_4597);

assign V2_2_fu_2370_p2 = (tmp_1672_fu_2353_p2 + tmp20_fu_2365_p2);

assign V2_3_fu_3220_p2 = (V7_2_fu_3033_p3 + tmp59_reg_5380);

assign V2_4_fu_3708_p2 = (tmp_1734_fu_3691_p2 + tmp67_fu_3703_p2);

assign V3_1_fu_1766_p2 = (V7_phi_fu_894_p4 + tmp25_fu_1760_p2);

assign V3_2_fu_2430_p2 = (tmp_1686_fu_2413_p2 + tmp28_fu_2425_p2);

assign V3_3_fu_3501_p2 = (V3_2_reg_5143 + tmp72_reg_5557);

assign V3_4_fu_3936_p2 = (tmp_1750_fu_3921_p2 + tmp80_fu_3931_p2);

assign V4_1_fu_2223_p3 = {{tmp_2629_reg_4818}, {tmp_1643_reg_4823}};

assign V4_2_fu_2972_p3 = {{tmp_1648_fu_2934_p2}, {tmp_1650_fu_2942_p4}};

assign V4_3_fu_3909_p3 = {{tmp_1747_reg_5755}, {tmp_1749_reg_5765}};

assign V4_4_fu_4159_p3 = {{tmp_1754_fu_4139_p2}, {tmp_1756_fu_4149_p4}};

assign V5_1_fu_2283_p3 = {{tmp_2645_reg_4863}, {tmp_1657_reg_4868}};

assign V5_2_fu_2993_p3 = {{tmp_1662_fu_2980_p2}, {tmp_1664_reg_5263}};

assign V5_3_fu_3577_p3 = {{tmp_1699_reg_5582}, {tmp_1701_reg_5592}};

assign V5_4_fu_3998_p3 = {{tmp_1706_fu_3978_p2}, {tmp_1708_fu_3988_p4}};

assign V6_1_fu_2339_p3 = {{tmp_2661_reg_4908}, {tmp_1671_reg_4913}};

assign V6_2_fu_3013_p3 = {{tmp_1676_fu_3000_p2}, {tmp_1678_reg_5299}};

assign V6_3_fu_3629_p3 = {{tmp_1715_reg_5612}, {tmp_1717_reg_5622}};

assign V6_4_fu_4039_p3 = {{tmp_1722_fu_4019_p2}, {tmp_1724_fu_4029_p4}};

assign V7_1_fu_2399_p3 = {{tmp_2677_reg_4968}, {tmp_1685_reg_4973}};

assign V7_2_fu_3033_p3 = {{tmp_1690_fu_3020_p2}, {tmp_1692_reg_5335}};

assign V7_3_fu_3677_p3 = {{tmp_1731_reg_5642}, {tmp_1733_reg_5652}};

assign V7_4_fu_4080_p3 = {{tmp_1738_fu_4060_p2}, {tmp_1740_fu_4070_p4}};

assign V8_1_fu_1834_p2 = (V8_reg_902 + VC_1_fu_1820_p3);

assign V8_2_fu_2548_p2 = (V8_1_reg_4808 + VC_2_fu_2540_p3);

assign V8_3_fu_3457_p2 = (V8_2_reg_5225 + VD_3_fu_3450_p3);

assign V8_4_fu_4047_p2 = (V8_3_reg_5637 + VD_4_reg_5806);

assign V9_1_fu_1902_p2 = (V9_reg_914 + VD_1_fu_1888_p3);

assign V9_2_fu_2609_p2 = (V9_1_reg_4853 + VD_2_fu_2601_p3);

assign V9_3_fu_3726_p2 = (V9_2_reg_5247 + VE_3_fu_3720_p3);

assign V9_4_fu_4124_p2 = (V9_3_reg_5750 + VE_4_fu_4116_p3);

assign VA_1_fu_1970_p2 = (VA_reg_926 + VE_1_fu_1956_p3);

assign VA_2_fu_2695_p2 = (VA_1_reg_4898 + VE_2_fu_2687_p3);

assign VA_3_fu_3347_p2 = (VA_2_reg_5283 + VF_3_fu_3340_p3);

assign VA_4_fu_3964_p2 = (VA_3_reg_5577 + VF_4_fu_3958_p3);

assign VB_1_fu_2079_p2 = (VB_reg_938 + VF_1_fu_2063_p3);

assign VB_2_fu_2781_p2 = (VB_1_reg_4958 + VF_2_fu_2773_p3);

assign VB_3_fu_3402_p2 = (VB_2_reg_5319 + VC_3_fu_3395_p3);

assign VB_4_fu_4006_p2 = (VB_3_reg_5607 + VC_4_reg_5795);

assign VC_1_fu_1820_p3 = {{tmp_2626_reg_4652}, {tmp_1641_reg_4657}};

assign VC_2_fu_2540_p3 = {{tmp_1645_fu_2502_p2}, {tmp_1647_fu_2510_p4}};

assign VC_3_fu_3395_p3 = {{tmp_1712_fu_3391_p2}, {tmp_1714_reg_5492}};

assign VC_4_fu_3846_p3 = {{tmp_1719_fu_3817_p2}, {tmp_1721_fu_3826_p4}};

assign VD_1_fu_1888_p3 = {{tmp_2642_reg_4682}, {tmp_1655_reg_4687}};

assign VD_2_fu_2601_p3 = {{tmp_1659_fu_2563_p2}, {tmp_1661_fu_2571_p4}};

assign VD_3_fu_3450_p3 = {{tmp_1728_fu_3446_p2}, {tmp_1730_reg_5527}};

assign VD_4_fu_3892_p3 = {{tmp_1735_fu_3863_p2}, {tmp_1737_fu_3872_p4}};

assign VE_1_fu_1956_p3 = {{tmp_2658_reg_4712}, {tmp_1669_reg_4717}};

assign VE_2_fu_2687_p3 = {{tmp_1673_fu_2649_p2}, {tmp_1675_fu_2657_p4}};

assign VE_3_fu_3720_p3 = {{tmp_1744_reg_5667}, {tmp_1746_reg_5672}};

assign VE_4_fu_4116_p3 = {{tmp_1751_fu_4088_p2}, {tmp_1753_fu_4096_p4}};

assign VF_1_fu_2063_p3 = {{tmp_2674_fu_2029_p1}, {tmp_1683_fu_2033_p4}};

assign VF_2_fu_2773_p3 = {{tmp_1687_fu_2735_p2}, {tmp_1689_fu_2743_p4}};

assign VF_3_fu_3340_p3 = {{tmp_1696_fu_3336_p2}, {tmp_1698_reg_5457}};

assign VF_4_fu_3958_p3 = {{tmp_1703_reg_5775}, {tmp_1705_reg_5780}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = w0_write_assign_fu_4173_p2;

assign ap_return_1 = w1_write_assign_fu_4185_p2;

assign ap_return_2 = w2_write_assign_fu_4197_p2;

assign ap_return_3 = w3_write_assign_fu_4209_p2;

assign ap_return_4 = w4_write_assign_fu_4221_p2;

assign ap_return_5 = w5_write_assign_fu_4233_p2;

assign ap_return_6 = w6_write_assign_fu_4245_p2;

assign ap_return_7 = w7_write_assign_fu_4257_p2;

assign exitcond_fu_1063_p2 = ((r_phi_fu_1002_p4 == 5'd16) ? 1'b1 : 1'b0);

assign r_4_fu_1069_p2 = (r_phi_fu_1002_p4 + 5'd1);

assign tmp12_fu_2305_p2 = (V5_1_fu_2283_p3 + V1_1_reg_4677);

assign tmp13_fu_1451_p2 = (tmp_118_fu_1445_p2 + tmp_104_fu_1427_p2);

assign tmp14_fu_2320_p2 = (tmp_2639_reg_4838 + tmp15_fu_2316_p2);

assign tmp15_fu_2316_p2 = (tmp_111_reg_4873 + tmp_2638_reg_4562);

assign tmp16_fu_2614_p2 = (tmp_125_fu_2581_p4 + tmp_107_reg_4692);

assign tmp17_fu_1489_p2 = (tmp_1667_fu_1465_p2 + V2_phi_fu_834_p4);

assign tmp1_fu_1379_p2 = (tmp_1639_fu_1359_p2 + V0_phi_fu_810_p4);

assign tmp20_fu_2365_p2 = (V6_1_fu_2339_p3 + V2_1_reg_4707);

assign tmp21_fu_1509_p2 = (tmp_156_fu_1503_p2 + tmp_142_fu_1479_p2);

assign tmp22_fu_2380_p2 = (tmp_2655_reg_4883 + tmp23_fu_2376_p2);

assign tmp23_fu_2376_p2 = (tmp_149_reg_4918 + tmp_2654_reg_4582);

assign tmp24_fu_2700_p2 = (tmp_163_fu_2667_p4 + tmp_145_reg_4722);

assign tmp25_fu_1760_p2 = (tmp_1681_fu_1736_p2 + V3_phi_fu_846_p4);

assign tmp28_fu_2425_p2 = (V7_1_fu_2399_p3 + V3_1_reg_4752);

assign tmp29_fu_1786_p2 = (tmp_194_fu_1780_p2 + tmp_180_fu_1750_p2);

assign tmp30_fu_2440_p2 = (tmp_2671_reg_4928 + tmp31_fu_2436_p2);

assign tmp31_fu_2436_p2 = (tmp_187_reg_4978 + tmp_2670_reg_4737);

assign tmp32_fu_2786_p2 = (tmp_201_fu_2753_p4 + tmp_183_reg_4933);

assign tmp33_fu_2827_p2 = (tmp_1695_fu_2821_p2 + V0_2_reg_5092);

assign tmp34_fu_2144_p2 = (tmp_2624_reg_4547 + tmp35_fu_2139_p2);

assign tmp35_fu_2139_p2 = (tmp_68_reg_4438 + tmp_2625_fu_1816_p1);

assign tmp36_fu_3065_p2 = (tmp37_reg_5155 + tmp38_fu_3059_p2);

assign tmp37_fu_2450_p2 = (tmp_74_fu_2214_p4 + tmp_82_fu_2243_p2);

assign tmp38_fu_3059_p2 = (tmp_215_fu_3048_p2 + tmp_131_fu_2984_p4);

assign tmp39_fu_2149_p2 = (tmp_146_reg_4727 + tmp_2660_fu_1966_p1);

assign tmp40_fu_3352_p2 = (tmp_220_reg_5462 + tmp_164_reg_5273);

assign tmp41_fu_3603_p2 = (V5_3_fu_3577_p3 + V0_3_reg_5447);

assign tmp42_fu_3110_p2 = (tmp_132_reg_5268 + tmp_85_reg_5098);

assign tmp43_fu_3770_p2 = (tmp_217_reg_4993 + tmp44_reg_5708);

assign tmp44_fu_3614_p2 = (tmp_225_fu_3568_p4 + tmp_229_fu_3597_p2);

assign tmp45_fu_3969_p2 = (tmp_233_reg_5785 + tmp_221_reg_5467);

assign tmp46_fu_2856_p2 = (tmp_1711_fu_2852_p2 + V1_2_reg_5109);

assign tmp47_fu_2167_p2 = (tmp_2640_reg_4567 + tmp48_fu_2162_p2);

assign tmp48_fu_2162_p2 = (tmp_106_reg_4497 + tmp_2641_fu_1884_p1);

assign tmp49_fu_3147_p2 = (tmp50_reg_5165 + tmp51_fu_3141_p2);

assign tmp4_fu_2249_p2 = (V4_1_fu_2223_p3 + V0_1_reg_4647);

assign tmp50_fu_2460_p2 = (tmp_112_fu_2274_p4 + tmp_120_fu_2299_p2);

assign tmp51_fu_3141_p2 = (tmp_243_fu_3130_p2 + tmp_169_fu_3004_p4);

assign tmp52_fu_2466_p2 = (tmp_184_reg_4938 + tmp_2676_reg_4953);

assign tmp53_fu_3407_p2 = (tmp_248_reg_5497 + tmp_202_reg_5309);

assign tmp54_fu_3651_p2 = (V6_3_fu_3629_p3 + V1_3_reg_5482);

assign tmp55_fu_3192_p2 = (tmp_170_reg_5304 + tmp_123_reg_5115);

assign tmp56_fu_3808_p2 = (tmp_245_reg_5160 + tmp57_reg_5724);

assign tmp57_fu_3662_p2 = (tmp_253_fu_3620_p4 + tmp_257_fu_3645_p2);

assign tmp58_fu_4010_p2 = (tmp_261_reg_5790 + tmp_249_reg_5502);

assign tmp59_fu_2891_p2 = (tmp_1727_fu_2881_p2 + V2_2_reg_5126);

assign tmp5_fu_1399_p2 = (tmp_80_fu_1393_p2 + tmp_66_fu_1373_p2);

assign tmp60_fu_2189_p2 = (tmp_2656_reg_4587 + tmp61_fu_2184_p2);

assign tmp61_fu_2184_p2 = (tmp_144_reg_4592 + tmp_2657_fu_1952_p1);

assign tmp62_fu_3231_p2 = (tmp63_reg_5185 + tmp64_fu_3225_p2);

assign tmp63_fu_2478_p2 = (tmp_150_fu_2330_p4 + tmp_158_fu_2359_p2);

assign tmp64_fu_3225_p2 = (tmp_271_fu_3214_p2 + tmp_207_fu_3024_p4);

assign tmp65_fu_2194_p2 = (tmp_70_reg_4667 + tmp_2628_fu_1830_p1);

assign tmp66_fu_3462_p2 = (tmp_276_reg_5532 + tmp_88_reg_5215);

assign tmp67_fu_3703_p2 = (V7_3_fu_3677_p3 + V2_3_reg_5517);

assign tmp68_fu_3276_p2 = (tmp_208_reg_5340 + tmp_161_reg_5132);

assign tmp69_fu_3854_p2 = (tmp_273_reg_5375 + tmp70_reg_5740);

assign tmp6_fu_2264_p2 = (tmp_2623_reg_4793 + tmp7_fu_2260_p2);

assign tmp70_fu_3714_p2 = (tmp_281_fu_3668_p4 + tmp_285_fu_3697_p2);

assign tmp71_fu_4051_p2 = (tmp_289_reg_5801 + tmp_277_reg_5537);

assign tmp72_fu_3314_p2 = (tmp_1743_fu_3298_p2 + V4_2_fu_2972_p3);

assign tmp73_fu_2204_p2 = (tmp_2672_reg_4742 + tmp74_fu_2199_p2);

assign tmp74_fu_2199_p2 = (tmp_182_reg_4747 + tmp_2673_fu_2020_p1);

assign tmp75_fu_3505_p2 = (tmp76_reg_5200 + tmp77_reg_5562);

assign tmp76_fu_2496_p2 = (tmp_188_fu_2390_p4 + tmp_196_fu_2419_p2);

assign tmp77_fu_3320_p2 = (tmp_299_fu_3304_p2 + tmp_93_fu_2952_p4);

assign tmp78_fu_2209_p2 = (tmp_108_reg_4697 + tmp_2644_fu_1898_p1);

assign tmp79_fu_3731_p2 = (tmp_304_reg_5677 + tmp_126_reg_5237);

assign tmp7_fu_2260_p2 = (tmp_73_reg_4828 + tmp_2622_reg_4542);

assign tmp80_fu_3931_p2 = (V4_3_fu_3909_p3 + V3_3_reg_5662);

assign tmp81_fu_3554_p2 = (tmp_199_reg_5149 + tmp_94_reg_5422);

assign tmp82_fu_3948_p2 = (tmp_301_reg_5552 + tmp83_fu_3942_p2);

assign tmp83_fu_3942_p2 = (tmp_309_fu_3900_p4 + tmp_313_fu_3925_p2);

assign tmp84_fu_4129_p2 = (tmp_317_fu_4106_p4 + tmp_305_reg_5682);

assign tmp85_fu_4167_p2 = (V0_reg_806 ^ 64'd7640891576956012808);

assign tmp86_fu_4179_p2 = (V1_reg_818 ^ 64'd13503953896175478587);

assign tmp87_fu_4191_p2 = (V2_reg_830 ^ 64'd4354685564936845355);

assign tmp88_fu_4203_p2 = (V3_reg_842 ^ 64'd11912009170470909681);

assign tmp89_fu_4215_p2 = (V4_reg_854 ^ 64'd5840696475078001361);

assign tmp8_fu_2553_p2 = (tmp_87_fu_2520_p4 + tmp_69_reg_4662);

assign tmp90_fu_4227_p2 = (V5_reg_866 ^ 64'd11170449401992604703);

assign tmp91_fu_4239_p2 = (V6_reg_878 ^ 64'd2270897969802886507);

assign tmp92_fu_4251_p2 = (V7_reg_890 ^ 64'd6620516959819538809);

assign tmp9_fu_1433_p2 = (tmp_1653_fu_1413_p2 + V1_phi_fu_822_p4);

assign tmp_104_fu_1427_p2 = (tmp_2634_fu_1405_p1 ^ tmp_2635_fu_1409_p1);

assign tmp_106_fu_1299_p2 = (tmp_2636_reg_4443 ^ tmp_2637_reg_4448);

assign tmp_112_fu_2274_p4 = {{tmp_1656_reg_4858[56:25]}};

assign tmp_118_fu_1445_p2 = (tmp_2646_fu_1439_p1 ^ tmp_2647_fu_1442_p1);

assign tmp_120_fu_2299_p2 = (tmp_2648_fu_2289_p1 ^ tmp_2649_fu_2292_p1);

assign tmp_123_fu_2325_p2 = (tmp13_reg_4577 + tmp14_fu_2320_p2);

assign tmp_125_fu_2581_p4 = {{tmp_1660_fu_2567_p2[26:16]}};

assign tmp_129_fu_2619_p2 = (tmp_2643_reg_4848 + tmp16_fu_2614_p2);

assign tmp_131_fu_2984_p4 = {{tmp_1663_reg_5258[42:11]}};

assign tmp_142_fu_1479_p2 = (tmp_2650_fu_1457_p1 ^ tmp_2651_fu_1461_p1);

assign tmp_144_fu_1485_p2 = (tmp_2652_reg_4502 ^ tmp_2653_reg_4507);

assign tmp_150_fu_2330_p4 = {{tmp_1670_reg_4903[56:25]}};

assign tmp_156_fu_1503_p2 = (tmp_2662_fu_1495_p1 ^ tmp_2663_fu_1499_p1);

assign tmp_158_fu_2359_p2 = (tmp_2664_fu_2345_p1 ^ tmp_2665_fu_2349_p1);

assign tmp_161_fu_2385_p2 = (tmp21_reg_4602 + tmp22_fu_2380_p2);

assign tmp_1638_fu_1165_p1 = reg_1013;

assign tmp_1639_fu_1359_p2 = (reg_1021 ^ reg_1017);

assign tmp_163_fu_2667_p4 = {{tmp_1674_fu_2653_p2[26:16]}};

assign tmp_1640_fu_1568_p2 = (V0_1_fu_1563_p2 ^ VC_phi_fu_954_p4);

assign tmp_1642_fu_1840_p2 = (V8_1_fu_1834_p2 ^ V4_reg_854);

assign tmp_1644_fu_2237_p2 = (reg_1030 ^ reg_1025);

assign tmp_1645_fu_2502_p2 = (tmp_85_reg_5098 ^ tmp_86_reg_4672);

assign tmp_1646_fu_2506_p2 = (V0_2_reg_5092 ^ VC_1_reg_4798);

assign tmp_1647_fu_2510_p4 = {{tmp_1646_fu_2506_p2[63:16]}};

assign tmp_1648_fu_2934_p2 = (tmp_91_reg_5231 ^ tmp_92_reg_4833);

assign tmp_1649_fu_2938_p2 = (V8_2_reg_5225 ^ V4_1_reg_5087);

assign tmp_1650_fu_2942_p4 = {{tmp_1649_fu_2938_p2[63:11]}};

assign tmp_1651_fu_1207_p1 = reg_1009;

assign tmp_1652_fu_1213_p1 = reg_1013;

assign tmp_1653_fu_1413_p2 = (reg_1040 ^ reg_1035);

assign tmp_1654_fu_1623_p2 = (V1_1_fu_1618_p2 ^ VD_phi_fu_966_p4);

assign tmp_1656_fu_1908_p2 = (V9_1_fu_1902_p2 ^ V5_reg_866);

assign tmp_1658_fu_2295_p2 = (CB_load_3_reg_4460 ^ M_load_3_reg_4453);

assign tmp_1659_fu_2563_p2 = (tmp_123_reg_5115 ^ tmp_124_reg_4702);

assign tmp_1660_fu_2567_p2 = (V1_2_reg_5109 ^ VD_1_reg_4843);

assign tmp_1661_fu_2571_p4 = {{tmp_1660_fu_2567_p2[63:16]}};

assign tmp_1662_fu_2980_p2 = (tmp_129_reg_5252 ^ tmp_130_reg_4878);

assign tmp_1663_fu_2624_p2 = (V9_2_fu_2609_p2 ^ V5_1_reg_5104);

assign tmp_1665_fu_1259_p1 = reg_1009;

assign tmp_1666_fu_1265_p1 = reg_1013;

assign tmp_1667_fu_1465_p2 = (reg_1050 ^ reg_1045);

assign tmp_1668_fu_1678_p2 = (V2_1_fu_1673_p2 ^ VE_phi_fu_978_p4);

assign tmp_1670_fu_1976_p2 = (VA_1_fu_1970_p2 ^ V6_reg_878);

assign tmp_1672_fu_2353_p2 = (reg_1059 ^ reg_1055);

assign tmp_1673_fu_2649_p2 = (tmp_161_reg_5132 ^ tmp_162_reg_4732);

assign tmp_1674_fu_2653_p2 = (V2_2_reg_5126 ^ VE_1_reg_4888);

assign tmp_1675_fu_2657_p4 = {{tmp_1674_fu_2653_p2[63:16]}};

assign tmp_1676_fu_3000_p2 = (tmp_167_reg_5288 ^ tmp_168_reg_4923);

assign tmp_1677_fu_2710_p2 = (VA_2_fu_2695_p2 ^ V6_1_reg_5121);

assign tmp_1679_fu_1311_p1 = reg_1009;

assign tmp_167_fu_2705_p2 = (tmp_2659_reg_4893 + tmp24_fu_2700_p2);

assign tmp_1680_fu_1317_p1 = reg_1013;

assign tmp_1681_fu_1736_p2 = (reg_1021 ^ reg_1017);

assign tmp_1682_fu_2024_p2 = (V3_1_reg_4752 ^ VF_reg_986);

assign tmp_1683_fu_2033_p4 = {{tmp_1682_fu_2024_p2[63:32]}};

assign tmp_1684_fu_2085_p2 = (VB_1_fu_2079_p2 ^ V7_reg_890);

assign tmp_1686_fu_2413_p2 = (reg_1040 ^ reg_1035);

assign tmp_1687_fu_2735_p2 = (tmp_199_reg_5149 ^ tmp_200_reg_4983);

assign tmp_1688_fu_2739_p2 = (V3_2_reg_5143 ^ VF_1_reg_4943);

assign tmp_1689_fu_2743_p4 = {{tmp_1688_fu_2739_p2[63:16]}};

assign tmp_1690_fu_3020_p2 = (tmp_205_reg_5324 ^ tmp_206_reg_4988);

assign tmp_1691_fu_2796_p2 = (VB_2_fu_2781_p2 ^ V7_1_reg_5138);

assign tmp_1693_fu_1523_p1 = reg_1009;

assign tmp_1694_fu_1529_p1 = reg_1013;

assign tmp_1695_fu_2821_p2 = (reg_1021 ^ reg_1017);

assign tmp_1696_fu_3336_p2 = (tmp_218_reg_5452 ^ tmp_219_reg_5350);

assign tmp_1697_fu_3075_p2 = (V0_3_fu_3054_p2 ^ VF_2_reg_5314);

assign tmp_1699_fu_3361_p2 = (tmp_223_fu_3356_p2 ^ tmp_224_reg_5355);

assign tmp_169_fu_3004_p4 = {{tmp_1677_reg_5294[42:11]}};

assign tmp_1700_fu_3366_p2 = (VA_3_fu_3347_p2 ^ V5_2_reg_5432);

assign tmp_1702_fu_3591_p2 = (reg_1050 ^ reg_1045);

assign tmp_1703_fu_3779_p2 = (tmp_231_fu_3774_p2 ^ tmp_232_reg_5477);

assign tmp_1704_fu_3784_p2 = (V0_4_reg_5702 ^ VF_3_reg_5572);

assign tmp_1706_fu_3978_p2 = (tmp_235_fu_3973_p2 ^ tmp_236_reg_5597);

assign tmp_1707_fu_3983_p2 = (VA_4_fu_3964_p2 ^ V5_3_reg_5697);

assign tmp_1708_fu_3988_p4 = {{tmp_1707_fu_3983_p2[63:11]}};

assign tmp_1709_fu_1800_p1 = reg_1009;

assign tmp_1710_fu_1806_p1 = reg_1013;

assign tmp_1711_fu_2852_p2 = (CB_load_10_reg_5014 ^ M_load_10_reg_5008);

assign tmp_1712_fu_3391_p2 = (tmp_246_reg_5487 ^ tmp_247_reg_5365);

assign tmp_1713_fu_3157_p2 = (V1_3_fu_3136_p2 ^ VC_2_reg_5220);

assign tmp_1715_fu_3416_p2 = (tmp_251_fu_3411_p2 ^ tmp_252_reg_5370);

assign tmp_1716_fu_3421_p2 = (VB_3_fu_3402_p2 ^ V6_2_reg_5437);

assign tmp_1718_fu_3641_p2 = (CB_load_11_reg_5041 ^ M_load_11_reg_5035);

assign tmp_1719_fu_3817_p2 = (tmp_259_fu_3812_p2 ^ tmp_260_reg_5512);

assign tmp_1720_fu_3822_p2 = (V1_4_reg_5718 ^ VC_3_reg_5602);

assign tmp_1721_fu_3826_p4 = {{tmp_1720_fu_3822_p2[63:16]}};

assign tmp_1722_fu_4019_p2 = (tmp_263_fu_4014_p2 ^ tmp_264_reg_5627);

assign tmp_1723_fu_4024_p2 = (VB_4_fu_4006_p2 ^ V6_3_reg_5713);

assign tmp_1724_fu_4029_p4 = {{tmp_1723_fu_4024_p2[63:11]}};

assign tmp_1725_fu_2172_p1 = reg_1009;

assign tmp_1726_fu_2178_p1 = reg_1013;

assign tmp_1727_fu_2881_p2 = (reg_1030 ^ reg_1025);

assign tmp_1728_fu_3446_p2 = (tmp_274_reg_5522 ^ tmp_275_reg_5385);

assign tmp_1729_fu_3241_p2 = (V2_3_fu_3220_p2 ^ VD_2_reg_5242);

assign tmp_1731_fu_3471_p2 = (tmp_279_fu_3466_p2 ^ tmp_280_reg_5390);

assign tmp_1732_fu_3476_p2 = (V8_3_fu_3457_p2 ^ V7_2_reg_5442);

assign tmp_1734_fu_3691_p2 = (reg_1059 ^ reg_1055);

assign tmp_1735_fu_3863_p2 = (tmp_287_fu_3858_p2 ^ tmp_288_reg_5547);

assign tmp_1736_fu_3868_p2 = (V2_4_reg_5734 ^ VD_3_reg_5632);

assign tmp_1737_fu_3872_p4 = {{tmp_1736_fu_3868_p2[63:16]}};

assign tmp_1738_fu_4060_p2 = (tmp_291_fu_4055_p2 ^ tmp_292_reg_5657);

assign tmp_1739_fu_4065_p2 = (V8_4_fu_4047_p2 ^ V7_3_reg_5729);

assign tmp_1740_fu_4070_p4 = {{tmp_1739_fu_4065_p2[63:11]}};

assign tmp_1741_fu_2484_p1 = reg_1009;

assign tmp_1742_fu_2490_p1 = reg_1013;

assign tmp_1743_fu_3298_p2 = (reg_1040 ^ reg_1035);

assign tmp_1744_fu_3514_p2 = (tmp_302_fu_3509_p2 ^ tmp_303_reg_5405);

assign tmp_1745_fu_3519_p2 = (V3_3_fu_3501_p2 ^ VE_2_reg_5278);

assign tmp_1747_fu_3740_p2 = (tmp_307_fu_3735_p2 ^ tmp_308_reg_5567);

assign tmp_1748_fu_3745_p2 = (V9_3_fu_3726_p2 ^ V4_2_reg_5427);

assign tmp_1750_fu_3921_p2 = (CB_load_15_reg_5416 ^ M_load_15_reg_5410);

assign tmp_1751_fu_4088_p2 = (tmp_315_reg_5823 ^ tmp_316_reg_5692);

assign tmp_1752_fu_4092_p2 = (V3_4_reg_5817 ^ VE_3_reg_5745);

assign tmp_1753_fu_4096_p4 = {{tmp_1752_fu_4092_p2[63:16]}};

assign tmp_1754_fu_4139_p2 = (tmp_319_fu_4134_p2 ^ tmp_320_reg_5770);

assign tmp_1755_fu_4144_p2 = (V9_4_fu_4124_p2 ^ V4_3_reg_5812);

assign tmp_1756_fu_4149_p4 = {{tmp_1755_fu_4144_p2[63:11]}};

assign tmp_180_fu_1750_p2 = (tmp_2666_fu_1728_p1 ^ tmp_2667_fu_1732_p1);

assign tmp_182_fu_1756_p2 = (tmp_2668_reg_4607 ^ tmp_2669_reg_4612);

assign tmp_188_fu_2390_p4 = {{tmp_1684_reg_4963[56:25]}};

assign tmp_194_fu_1780_p2 = (tmp_2678_fu_1772_p1 ^ tmp_2679_fu_1776_p1);

assign tmp_196_fu_2419_p2 = (tmp_2680_fu_2405_p1 ^ tmp_2681_fu_2409_p1);

assign tmp_199_fu_2445_p2 = (tmp29_reg_4758 + tmp30_fu_2440_p2);

assign tmp_201_fu_2753_p4 = {{tmp_1688_fu_2739_p2[26:16]}};

assign tmp_205_fu_2791_p2 = (tmp_2675_reg_4948 + tmp32_fu_2786_p2);

assign tmp_207_fu_3024_p4 = {{tmp_1691_reg_5330[42:11]}};

assign tmp_215_fu_3048_p2 = (tmp_2682_fu_3040_p1 ^ tmp_2683_fu_3044_p1);

assign tmp_217_fu_2135_p2 = (tmp_2684_reg_4763 ^ tmp_2685_reg_4768);

assign tmp_218_fu_3070_p2 = (tmp34_reg_4998 + tmp36_fu_3065_p2);

assign tmp_223_fu_3356_p2 = (tmp39_reg_5003 + tmp40_fu_3352_p2);

assign tmp_225_fu_3568_p4 = {{tmp_1700_reg_5587[40:25]}};

assign tmp_229_fu_3597_p2 = (tmp_2686_fu_3583_p1 ^ tmp_2687_fu_3587_p1);

assign tmp_231_fu_3774_p2 = (tmp42_reg_5472 + tmp43_fu_3770_p2);

assign tmp_235_fu_3973_p2 = (tmp_167_reg_5288 + tmp45_fu_3969_p2);

assign tmp_243_fu_3130_p2 = (tmp_2688_fu_3124_p1 ^ tmp_2689_fu_3127_p1);

assign tmp_245_fu_2456_p2 = (tmp_2690_reg_5020 ^ tmp_2691_reg_5025);

assign tmp_246_fu_3152_p2 = (tmp47_reg_5030 + tmp49_fu_3147_p2);

assign tmp_251_fu_3411_p2 = (tmp52_reg_5170 + tmp53_fu_3407_p2);

assign tmp_253_fu_3620_p4 = {{tmp_1716_reg_5617[40:25]}};

assign tmp_2563_fu_1083_p1 = tmp_fu_1075_p3;

assign tmp_2564_fu_1088_p2 = (tmp_fu_1075_p3 | 9'd1);

assign tmp_2565_fu_1094_p3 = {{55'd0}, {tmp_2564_fu_1088_p2}};

assign tmp_2566_fu_1103_p2 = (tmp_reg_4320 | 9'd2);

assign tmp_2567_fu_1108_p3 = {{55'd0}, {tmp_2566_fu_1103_p2}};

assign tmp_2568_fu_1117_p2 = (tmp_reg_4320 | 9'd3);

assign tmp_2569_fu_1122_p3 = {{55'd0}, {tmp_2568_fu_1117_p2}};

assign tmp_2570_fu_1131_p2 = (tmp_reg_4320 | 9'd4);

assign tmp_2571_fu_1136_p3 = {{55'd0}, {tmp_2570_fu_1131_p2}};

assign tmp_2572_fu_1145_p2 = (tmp_reg_4320 | 9'd5);

assign tmp_2573_fu_1150_p3 = {{55'd0}, {tmp_2572_fu_1145_p2}};

assign tmp_2574_fu_1171_p2 = (tmp_reg_4320 | 9'd6);

assign tmp_2575_fu_1176_p3 = {{55'd0}, {tmp_2574_fu_1171_p2}};

assign tmp_2576_fu_1185_p2 = (tmp_reg_4320 | 9'd7);

assign tmp_2577_fu_1190_p3 = {{55'd0}, {tmp_2576_fu_1185_p2}};

assign tmp_2578_fu_1219_p2 = (tmp_reg_4320 | 9'd8);

assign tmp_2579_fu_1224_p3 = {{55'd0}, {tmp_2578_fu_1219_p2}};

assign tmp_257_fu_3645_p2 = (tmp_2692_fu_3635_p1 ^ tmp_2693_fu_3638_p1);

assign tmp_2580_fu_1233_p2 = (tmp_reg_4320 | 9'd9);

assign tmp_2581_fu_1238_p3 = {{55'd0}, {tmp_2580_fu_1233_p2}};

assign tmp_2582_fu_1271_p2 = (tmp_reg_4320 | 9'd10);

assign tmp_2583_fu_1276_p3 = {{55'd0}, {tmp_2582_fu_1271_p2}};

assign tmp_2584_fu_1285_p2 = (tmp_reg_4320 | 9'd11);

assign tmp_2585_fu_1290_p3 = {{55'd0}, {tmp_2584_fu_1285_p2}};

assign tmp_2586_fu_1323_p2 = (tmp_reg_4320 | 9'd12);

assign tmp_2587_fu_1328_p3 = {{55'd0}, {tmp_2586_fu_1323_p2}};

assign tmp_2588_fu_1337_p2 = (tmp_reg_4320 | 9'd13);

assign tmp_2589_fu_1342_p3 = {{55'd0}, {tmp_2588_fu_1337_p2}};

assign tmp_2590_fu_1535_p2 = (tmp_reg_4320 | 9'd14);

assign tmp_2591_fu_1540_p3 = {{55'd0}, {tmp_2590_fu_1535_p2}};

assign tmp_2592_fu_1549_p2 = (tmp_reg_4320 | 9'd15);

assign tmp_2593_fu_1554_p3 = {{55'd0}, {tmp_2592_fu_1549_p2}};

assign tmp_259_fu_3812_p2 = (tmp55_reg_5507 + tmp56_fu_3808_p2);

assign tmp_2618_fu_1351_p1 = reg_1021[15:0];

assign tmp_2619_fu_1355_p1 = reg_1017[15:0];

assign tmp_2620_fu_1199_p1 = CB_q0[31:0];

assign tmp_2621_fu_1203_p1 = M_q0[31:0];

assign tmp_2622_fu_1365_p1 = V0_phi_fu_810_p4[15:0];

assign tmp_2623_fu_1812_p1 = V4_reg_854[15:0];

assign tmp_2624_fu_1369_p1 = V0_phi_fu_810_p4[31:0];

assign tmp_2625_fu_1816_p1 = V4_reg_854[31:0];

assign tmp_2626_fu_1574_p1 = tmp_1640_fu_1568_p2[31:0];

assign tmp_2627_fu_1826_p1 = V8_reg_902[10:0];

assign tmp_2628_fu_1830_p1 = V8_reg_902[24:0];

assign tmp_2629_fu_1846_p1 = tmp_1642_fu_1840_p2[24:0];

assign tmp_2630_fu_1385_p1 = reg_1030[15:0];

assign tmp_2631_fu_1389_p1 = reg_1025[15:0];

assign tmp_2632_fu_2229_p1 = reg_1030[31:0];

assign tmp_2633_fu_2233_p1 = reg_1025[31:0];

assign tmp_2634_fu_1405_p1 = reg_1040[15:0];

assign tmp_2635_fu_1409_p1 = reg_1035[15:0];

assign tmp_2636_fu_1251_p1 = CB_q0[31:0];

assign tmp_2637_fu_1255_p1 = M_q0[31:0];

assign tmp_2638_fu_1419_p1 = V1_phi_fu_822_p4[15:0];

assign tmp_2639_fu_1880_p1 = V5_reg_866[15:0];

assign tmp_263_fu_4014_p2 = (tmp_205_reg_5324 + tmp58_fu_4010_p2);

assign tmp_2640_fu_1423_p1 = V1_phi_fu_822_p4[31:0];

assign tmp_2641_fu_1884_p1 = V5_reg_866[31:0];

assign tmp_2642_fu_1629_p1 = tmp_1654_fu_1623_p2[31:0];

assign tmp_2643_fu_1894_p1 = V9_reg_914[10:0];

assign tmp_2644_fu_1898_p1 = V9_reg_914[24:0];

assign tmp_2645_fu_1914_p1 = tmp_1656_fu_1908_p2[24:0];

assign tmp_2646_fu_1439_p1 = CB_load_3_reg_4460[15:0];

assign tmp_2647_fu_1442_p1 = M_load_3_reg_4453[15:0];

assign tmp_2648_fu_2289_p1 = CB_load_3_reg_4460[31:0];

assign tmp_2649_fu_2292_p1 = M_load_3_reg_4453[31:0];

assign tmp_2650_fu_1457_p1 = reg_1050[15:0];

assign tmp_2651_fu_1461_p1 = reg_1045[15:0];

assign tmp_2652_fu_1303_p1 = CB_q0[31:0];

assign tmp_2653_fu_1307_p1 = M_q0[31:0];

assign tmp_2654_fu_1471_p1 = V2_phi_fu_834_p4[15:0];

assign tmp_2655_fu_1948_p1 = V6_reg_878[15:0];

assign tmp_2656_fu_1475_p1 = V2_phi_fu_834_p4[31:0];

assign tmp_2657_fu_1952_p1 = V6_reg_878[31:0];

assign tmp_2658_fu_1684_p1 = tmp_1668_fu_1678_p2[31:0];

assign tmp_2659_fu_1962_p1 = VA_reg_926[10:0];

assign tmp_2660_fu_1966_p1 = VA_reg_926[24:0];

assign tmp_2661_fu_1982_p1 = tmp_1670_fu_1976_p2[24:0];

assign tmp_2662_fu_1495_p1 = reg_1059[15:0];

assign tmp_2663_fu_1499_p1 = reg_1055[15:0];

assign tmp_2664_fu_2345_p1 = reg_1059[31:0];

assign tmp_2665_fu_2349_p1 = reg_1055[31:0];

assign tmp_2666_fu_1728_p1 = reg_1021[15:0];

assign tmp_2667_fu_1732_p1 = reg_1017[15:0];

assign tmp_2668_fu_1515_p1 = CB_q0[31:0];

assign tmp_2669_fu_1519_p1 = M_q0[31:0];

assign tmp_2670_fu_1742_p1 = V3_phi_fu_846_p4[15:0];

assign tmp_2671_fu_2016_p1 = V7_reg_890[15:0];

assign tmp_2672_fu_1746_p1 = V3_phi_fu_846_p4[31:0];

assign tmp_2673_fu_2020_p1 = V7_reg_890[31:0];

assign tmp_2674_fu_2029_p1 = tmp_1682_fu_2024_p2[31:0];

assign tmp_2675_fu_2071_p1 = VB_reg_938[10:0];

assign tmp_2676_fu_2075_p1 = VB_reg_938[24:0];

assign tmp_2677_fu_2091_p1 = tmp_1684_fu_2085_p2[24:0];

assign tmp_2678_fu_1772_p1 = reg_1040[15:0];

assign tmp_2679_fu_1776_p1 = reg_1035[15:0];

assign tmp_2680_fu_2405_p1 = reg_1040[31:0];

assign tmp_2681_fu_2409_p1 = reg_1035[31:0];

assign tmp_2682_fu_3040_p1 = reg_1021[31:0];

assign tmp_2683_fu_3044_p1 = reg_1017[31:0];

assign tmp_2684_fu_1792_p1 = CB_q0[15:0];

assign tmp_2685_fu_1796_p1 = M_q0[15:0];

assign tmp_2686_fu_3583_p1 = reg_1050[15:0];

assign tmp_2687_fu_3587_p1 = reg_1045[15:0];

assign tmp_2688_fu_3124_p1 = CB_load_10_reg_5014[31:0];

assign tmp_2689_fu_3127_p1 = M_load_10_reg_5008[31:0];

assign tmp_2690_fu_2154_p1 = CB_q0[15:0];

assign tmp_2691_fu_2158_p1 = M_q0[15:0];

assign tmp_2692_fu_3635_p1 = CB_load_11_reg_5041[15:0];

assign tmp_2693_fu_3638_p1 = M_load_11_reg_5035[15:0];

assign tmp_2694_fu_3206_p1 = reg_1030[31:0];

assign tmp_2695_fu_3210_p1 = reg_1025[31:0];

assign tmp_2696_fu_2470_p1 = CB_q0[15:0];

assign tmp_2697_fu_2474_p1 = M_q0[15:0];

assign tmp_2698_fu_3683_p1 = reg_1059[15:0];

assign tmp_2699_fu_3687_p1 = reg_1055[15:0];

assign tmp_2700_fu_3290_p1 = reg_1040[31:0];

assign tmp_2701_fu_3294_p1 = reg_1035[31:0];

assign tmp_2702_fu_2916_p1 = CB_q0[15:0];

assign tmp_2703_fu_2920_p1 = M_q0[15:0];

assign tmp_2704_fu_3915_p1 = CB_load_15_reg_5416[15:0];

assign tmp_2705_fu_3918_p1 = M_load_15_reg_5410[15:0];

assign tmp_271_fu_3214_p2 = (tmp_2694_fu_3206_p1 ^ tmp_2695_fu_3210_p1);

assign tmp_273_fu_2887_p2 = (tmp_2696_reg_5175 ^ tmp_2697_reg_5180);

assign tmp_274_fu_3236_p2 = (tmp60_reg_5057 + tmp62_fu_3231_p2);

assign tmp_279_fu_3466_p2 = (tmp65_reg_5062 + tmp66_fu_3462_p2);

assign tmp_281_fu_3668_p4 = {{tmp_1732_reg_5647[40:25]}};

assign tmp_285_fu_3697_p2 = (tmp_2698_fu_3683_p1 ^ tmp_2699_fu_3687_p1);

assign tmp_287_fu_3858_p2 = (tmp68_reg_5542 + tmp69_fu_3854_p2);

assign tmp_291_fu_4055_p2 = (tmp_91_reg_5231 + tmp71_fu_4051_p2);

assign tmp_299_fu_3304_p2 = (tmp_2700_fu_3290_p1 ^ tmp_2701_fu_3294_p1);

assign tmp_301_fu_3310_p2 = (tmp_2702_reg_5395 ^ tmp_2703_reg_5400);

assign tmp_302_fu_3509_p2 = (tmp73_reg_5077 + tmp75_fu_3505_p2);

assign tmp_307_fu_3735_p2 = (tmp78_reg_5082 + tmp79_fu_3731_p2);

assign tmp_309_fu_3900_p4 = {{tmp_1748_reg_5760[40:25]}};

assign tmp_313_fu_3925_p2 = (tmp_2704_fu_3915_p1 ^ tmp_2705_fu_3918_p1);

assign tmp_315_fu_3953_p2 = (tmp81_reg_5687 + tmp82_fu_3948_p2);

assign tmp_317_fu_4106_p4 = {{tmp_1752_fu_4092_p2[26:16]}};

assign tmp_319_fu_4134_p2 = (tmp_129_reg_5252 + tmp84_fu_4129_p2);

assign tmp_66_fu_1373_p2 = (tmp_2618_fu_1351_p1 ^ tmp_2619_fu_1355_p1);

assign tmp_68_fu_1247_p2 = (tmp_2620_reg_4398 ^ tmp_2621_reg_4403);

assign tmp_74_fu_2214_p4 = {{tmp_1642_reg_4813[56:25]}};

assign tmp_80_fu_1393_p2 = (tmp_2630_fu_1385_p1 ^ tmp_2631_fu_1389_p1);

assign tmp_82_fu_2243_p2 = (tmp_2632_fu_2229_p1 ^ tmp_2633_fu_2233_p1);

assign tmp_85_fu_2269_p2 = (tmp5_reg_4557 + tmp6_fu_2264_p2);

assign tmp_87_fu_2520_p4 = {{tmp_1646_fu_2506_p2[26:16]}};

assign tmp_91_fu_2558_p2 = (tmp_2627_reg_4803 + tmp8_fu_2553_p2);

assign tmp_93_fu_2952_p4 = {{tmp_1649_fu_2938_p2[42:11]}};

assign tmp_fu_1075_p3 = {{r_phi_fu_1002_p4}, {4'd0}};

assign tmp_s_fu_1159_p1 = reg_1009;

assign w0_write_assign_fu_4173_p2 = (tmp85_fu_4167_p2 ^ V8_reg_902);

assign w1_write_assign_fu_4185_p2 = (tmp86_fu_4179_p2 ^ V9_reg_914);

assign w2_write_assign_fu_4197_p2 = (tmp87_fu_4191_p2 ^ VA_reg_926);

assign w3_write_assign_fu_4209_p2 = (tmp88_fu_4203_p2 ^ VB_reg_938);

assign w4_write_assign_fu_4221_p2 = (tmp89_fu_4215_p2 ^ VC_reg_950);

assign w5_write_assign_fu_4233_p2 = (tmp90_fu_4227_p2 ^ VD_reg_962);

assign w6_write_assign_fu_4245_p2 = (tmp91_fu_4239_p2 ^ VE_reg_974);

assign w7_write_assign_fu_4257_p2 = (tmp92_fu_4251_p2 ^ VF_reg_986);

always @ (posedge ap_clk) begin
    tmp_reg_4320[3:0] <= 4'b0000;
end

endmodule //blake512
