`timescale 1ns/1ps

module counter (
    input  wire       clk,
    input  wire       reset,
    input  wire       enable,
    output reg  [3:0] count
);

    always @(posedge clk) begin
        if (reset) begin
            count <= 4'b0000;
        end
        else if (enable) begin
            count <= count + 4'b0001;
        end
    end

endmodule
