The following files were generated for 'ila_0' in directory
D:\Examples\30_IIR_Filter_Transposed_Direct_Form_II\IIR_TDF_II_VHDL_ChipScope\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_0.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_0.cdc
   * ila_0.constraints/ila_0.ucf
   * ila_0.constraints/ila_0.xdc
   * ila_0.ncf
   * ila_0.ngc
   * ila_0.ucf
   * ila_0.vhd
   * ila_0.vho
   * ila_0.xdc
   * ila_0_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_0.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ila_0.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * ila_0.gise
   * ila_0.xise

Deliver Readme:
   Readme file for the IP.

   * ila_0_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_0_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

