
TSAT_TRACKER_P-P.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052f4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a4  080053b0  080053b0  000153b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005654  08005654  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08005654  08005654  00015654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800565c  0800565c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800565c  0800565c  0001565c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005660  08005660  00015660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005664  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  20000010  08005674  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  08005674  000202b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016aab  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002858  00000000  00000000  00036b26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001490  00000000  00000000  00039380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000101b  00000000  00000000  0003a810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d3d9  00000000  00000000  0003b82b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015a55  00000000  00000000  00058c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bffdc  00000000  00000000  0006e659  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c38  00000000  00000000  0012e638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00133270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005398 	.word	0x08005398

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	08005398 	.word	0x08005398

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	; 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	; 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_uldivmod>:
 8000400:	2b00      	cmp	r3, #0
 8000402:	d111      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000404:	2a00      	cmp	r2, #0
 8000406:	d10f      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000408:	2900      	cmp	r1, #0
 800040a:	d100      	bne.n	800040e <__aeabi_uldivmod+0xe>
 800040c:	2800      	cmp	r0, #0
 800040e:	d002      	beq.n	8000416 <__aeabi_uldivmod+0x16>
 8000410:	2100      	movs	r1, #0
 8000412:	43c9      	mvns	r1, r1
 8000414:	0008      	movs	r0, r1
 8000416:	b407      	push	{r0, r1, r2}
 8000418:	4802      	ldr	r0, [pc, #8]	; (8000424 <__aeabi_uldivmod+0x24>)
 800041a:	a102      	add	r1, pc, #8	; (adr r1, 8000424 <__aeabi_uldivmod+0x24>)
 800041c:	1840      	adds	r0, r0, r1
 800041e:	9002      	str	r0, [sp, #8]
 8000420:	bd03      	pop	{r0, r1, pc}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	ffffffd9 	.word	0xffffffd9
 8000428:	b403      	push	{r0, r1}
 800042a:	4668      	mov	r0, sp
 800042c:	b501      	push	{r0, lr}
 800042e:	9802      	ldr	r0, [sp, #8]
 8000430:	f000 f806 	bl	8000440 <__udivmoddi4>
 8000434:	9b01      	ldr	r3, [sp, #4]
 8000436:	469e      	mov	lr, r3
 8000438:	b002      	add	sp, #8
 800043a:	bc0c      	pop	{r2, r3}
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__udivmoddi4>:
 8000440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000442:	4657      	mov	r7, sl
 8000444:	464e      	mov	r6, r9
 8000446:	4645      	mov	r5, r8
 8000448:	46de      	mov	lr, fp
 800044a:	b5e0      	push	{r5, r6, r7, lr}
 800044c:	0004      	movs	r4, r0
 800044e:	000d      	movs	r5, r1
 8000450:	4692      	mov	sl, r2
 8000452:	4699      	mov	r9, r3
 8000454:	b083      	sub	sp, #12
 8000456:	428b      	cmp	r3, r1
 8000458:	d830      	bhi.n	80004bc <__udivmoddi4+0x7c>
 800045a:	d02d      	beq.n	80004b8 <__udivmoddi4+0x78>
 800045c:	4649      	mov	r1, r9
 800045e:	4650      	mov	r0, sl
 8000460:	f000 f8d8 	bl	8000614 <__clzdi2>
 8000464:	0029      	movs	r1, r5
 8000466:	0006      	movs	r6, r0
 8000468:	0020      	movs	r0, r4
 800046a:	f000 f8d3 	bl	8000614 <__clzdi2>
 800046e:	1a33      	subs	r3, r6, r0
 8000470:	4698      	mov	r8, r3
 8000472:	3b20      	subs	r3, #32
 8000474:	d434      	bmi.n	80004e0 <__udivmoddi4+0xa0>
 8000476:	469b      	mov	fp, r3
 8000478:	4653      	mov	r3, sl
 800047a:	465a      	mov	r2, fp
 800047c:	4093      	lsls	r3, r2
 800047e:	4642      	mov	r2, r8
 8000480:	001f      	movs	r7, r3
 8000482:	4653      	mov	r3, sl
 8000484:	4093      	lsls	r3, r2
 8000486:	001e      	movs	r6, r3
 8000488:	42af      	cmp	r7, r5
 800048a:	d83b      	bhi.n	8000504 <__udivmoddi4+0xc4>
 800048c:	42af      	cmp	r7, r5
 800048e:	d100      	bne.n	8000492 <__udivmoddi4+0x52>
 8000490:	e079      	b.n	8000586 <__udivmoddi4+0x146>
 8000492:	465b      	mov	r3, fp
 8000494:	1ba4      	subs	r4, r4, r6
 8000496:	41bd      	sbcs	r5, r7
 8000498:	2b00      	cmp	r3, #0
 800049a:	da00      	bge.n	800049e <__udivmoddi4+0x5e>
 800049c:	e076      	b.n	800058c <__udivmoddi4+0x14c>
 800049e:	2200      	movs	r2, #0
 80004a0:	2300      	movs	r3, #0
 80004a2:	9200      	str	r2, [sp, #0]
 80004a4:	9301      	str	r3, [sp, #4]
 80004a6:	2301      	movs	r3, #1
 80004a8:	465a      	mov	r2, fp
 80004aa:	4093      	lsls	r3, r2
 80004ac:	9301      	str	r3, [sp, #4]
 80004ae:	2301      	movs	r3, #1
 80004b0:	4642      	mov	r2, r8
 80004b2:	4093      	lsls	r3, r2
 80004b4:	9300      	str	r3, [sp, #0]
 80004b6:	e029      	b.n	800050c <__udivmoddi4+0xcc>
 80004b8:	4282      	cmp	r2, r0
 80004ba:	d9cf      	bls.n	800045c <__udivmoddi4+0x1c>
 80004bc:	2200      	movs	r2, #0
 80004be:	2300      	movs	r3, #0
 80004c0:	9200      	str	r2, [sp, #0]
 80004c2:	9301      	str	r3, [sp, #4]
 80004c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <__udivmoddi4+0x8e>
 80004ca:	601c      	str	r4, [r3, #0]
 80004cc:	605d      	str	r5, [r3, #4]
 80004ce:	9800      	ldr	r0, [sp, #0]
 80004d0:	9901      	ldr	r1, [sp, #4]
 80004d2:	b003      	add	sp, #12
 80004d4:	bcf0      	pop	{r4, r5, r6, r7}
 80004d6:	46bb      	mov	fp, r7
 80004d8:	46b2      	mov	sl, r6
 80004da:	46a9      	mov	r9, r5
 80004dc:	46a0      	mov	r8, r4
 80004de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e0:	4642      	mov	r2, r8
 80004e2:	469b      	mov	fp, r3
 80004e4:	2320      	movs	r3, #32
 80004e6:	1a9b      	subs	r3, r3, r2
 80004e8:	4652      	mov	r2, sl
 80004ea:	40da      	lsrs	r2, r3
 80004ec:	4641      	mov	r1, r8
 80004ee:	0013      	movs	r3, r2
 80004f0:	464a      	mov	r2, r9
 80004f2:	408a      	lsls	r2, r1
 80004f4:	0017      	movs	r7, r2
 80004f6:	4642      	mov	r2, r8
 80004f8:	431f      	orrs	r7, r3
 80004fa:	4653      	mov	r3, sl
 80004fc:	4093      	lsls	r3, r2
 80004fe:	001e      	movs	r6, r3
 8000500:	42af      	cmp	r7, r5
 8000502:	d9c3      	bls.n	800048c <__udivmoddi4+0x4c>
 8000504:	2200      	movs	r2, #0
 8000506:	2300      	movs	r3, #0
 8000508:	9200      	str	r2, [sp, #0]
 800050a:	9301      	str	r3, [sp, #4]
 800050c:	4643      	mov	r3, r8
 800050e:	2b00      	cmp	r3, #0
 8000510:	d0d8      	beq.n	80004c4 <__udivmoddi4+0x84>
 8000512:	07fb      	lsls	r3, r7, #31
 8000514:	0872      	lsrs	r2, r6, #1
 8000516:	431a      	orrs	r2, r3
 8000518:	4646      	mov	r6, r8
 800051a:	087b      	lsrs	r3, r7, #1
 800051c:	e00e      	b.n	800053c <__udivmoddi4+0xfc>
 800051e:	42ab      	cmp	r3, r5
 8000520:	d101      	bne.n	8000526 <__udivmoddi4+0xe6>
 8000522:	42a2      	cmp	r2, r4
 8000524:	d80c      	bhi.n	8000540 <__udivmoddi4+0x100>
 8000526:	1aa4      	subs	r4, r4, r2
 8000528:	419d      	sbcs	r5, r3
 800052a:	2001      	movs	r0, #1
 800052c:	1924      	adds	r4, r4, r4
 800052e:	416d      	adcs	r5, r5
 8000530:	2100      	movs	r1, #0
 8000532:	3e01      	subs	r6, #1
 8000534:	1824      	adds	r4, r4, r0
 8000536:	414d      	adcs	r5, r1
 8000538:	2e00      	cmp	r6, #0
 800053a:	d006      	beq.n	800054a <__udivmoddi4+0x10a>
 800053c:	42ab      	cmp	r3, r5
 800053e:	d9ee      	bls.n	800051e <__udivmoddi4+0xde>
 8000540:	3e01      	subs	r6, #1
 8000542:	1924      	adds	r4, r4, r4
 8000544:	416d      	adcs	r5, r5
 8000546:	2e00      	cmp	r6, #0
 8000548:	d1f8      	bne.n	800053c <__udivmoddi4+0xfc>
 800054a:	9800      	ldr	r0, [sp, #0]
 800054c:	9901      	ldr	r1, [sp, #4]
 800054e:	465b      	mov	r3, fp
 8000550:	1900      	adds	r0, r0, r4
 8000552:	4169      	adcs	r1, r5
 8000554:	2b00      	cmp	r3, #0
 8000556:	db24      	blt.n	80005a2 <__udivmoddi4+0x162>
 8000558:	002b      	movs	r3, r5
 800055a:	465a      	mov	r2, fp
 800055c:	4644      	mov	r4, r8
 800055e:	40d3      	lsrs	r3, r2
 8000560:	002a      	movs	r2, r5
 8000562:	40e2      	lsrs	r2, r4
 8000564:	001c      	movs	r4, r3
 8000566:	465b      	mov	r3, fp
 8000568:	0015      	movs	r5, r2
 800056a:	2b00      	cmp	r3, #0
 800056c:	db2a      	blt.n	80005c4 <__udivmoddi4+0x184>
 800056e:	0026      	movs	r6, r4
 8000570:	409e      	lsls	r6, r3
 8000572:	0033      	movs	r3, r6
 8000574:	0026      	movs	r6, r4
 8000576:	4647      	mov	r7, r8
 8000578:	40be      	lsls	r6, r7
 800057a:	0032      	movs	r2, r6
 800057c:	1a80      	subs	r0, r0, r2
 800057e:	4199      	sbcs	r1, r3
 8000580:	9000      	str	r0, [sp, #0]
 8000582:	9101      	str	r1, [sp, #4]
 8000584:	e79e      	b.n	80004c4 <__udivmoddi4+0x84>
 8000586:	42a3      	cmp	r3, r4
 8000588:	d8bc      	bhi.n	8000504 <__udivmoddi4+0xc4>
 800058a:	e782      	b.n	8000492 <__udivmoddi4+0x52>
 800058c:	4642      	mov	r2, r8
 800058e:	2320      	movs	r3, #32
 8000590:	2100      	movs	r1, #0
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	2200      	movs	r2, #0
 8000596:	9100      	str	r1, [sp, #0]
 8000598:	9201      	str	r2, [sp, #4]
 800059a:	2201      	movs	r2, #1
 800059c:	40da      	lsrs	r2, r3
 800059e:	9201      	str	r2, [sp, #4]
 80005a0:	e785      	b.n	80004ae <__udivmoddi4+0x6e>
 80005a2:	4642      	mov	r2, r8
 80005a4:	2320      	movs	r3, #32
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	002a      	movs	r2, r5
 80005aa:	4646      	mov	r6, r8
 80005ac:	409a      	lsls	r2, r3
 80005ae:	0023      	movs	r3, r4
 80005b0:	40f3      	lsrs	r3, r6
 80005b2:	4644      	mov	r4, r8
 80005b4:	4313      	orrs	r3, r2
 80005b6:	002a      	movs	r2, r5
 80005b8:	40e2      	lsrs	r2, r4
 80005ba:	001c      	movs	r4, r3
 80005bc:	465b      	mov	r3, fp
 80005be:	0015      	movs	r5, r2
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	dad4      	bge.n	800056e <__udivmoddi4+0x12e>
 80005c4:	4642      	mov	r2, r8
 80005c6:	002f      	movs	r7, r5
 80005c8:	2320      	movs	r3, #32
 80005ca:	0026      	movs	r6, r4
 80005cc:	4097      	lsls	r7, r2
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	40de      	lsrs	r6, r3
 80005d2:	003b      	movs	r3, r7
 80005d4:	4333      	orrs	r3, r6
 80005d6:	e7cd      	b.n	8000574 <__udivmoddi4+0x134>

080005d8 <__clzsi2>:
 80005d8:	211c      	movs	r1, #28
 80005da:	2301      	movs	r3, #1
 80005dc:	041b      	lsls	r3, r3, #16
 80005de:	4298      	cmp	r0, r3
 80005e0:	d301      	bcc.n	80005e6 <__clzsi2+0xe>
 80005e2:	0c00      	lsrs	r0, r0, #16
 80005e4:	3910      	subs	r1, #16
 80005e6:	0a1b      	lsrs	r3, r3, #8
 80005e8:	4298      	cmp	r0, r3
 80005ea:	d301      	bcc.n	80005f0 <__clzsi2+0x18>
 80005ec:	0a00      	lsrs	r0, r0, #8
 80005ee:	3908      	subs	r1, #8
 80005f0:	091b      	lsrs	r3, r3, #4
 80005f2:	4298      	cmp	r0, r3
 80005f4:	d301      	bcc.n	80005fa <__clzsi2+0x22>
 80005f6:	0900      	lsrs	r0, r0, #4
 80005f8:	3904      	subs	r1, #4
 80005fa:	a202      	add	r2, pc, #8	; (adr r2, 8000604 <__clzsi2+0x2c>)
 80005fc:	5c10      	ldrb	r0, [r2, r0]
 80005fe:	1840      	adds	r0, r0, r1
 8000600:	4770      	bx	lr
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	02020304 	.word	0x02020304
 8000608:	01010101 	.word	0x01010101
	...

08000614 <__clzdi2>:
 8000614:	b510      	push	{r4, lr}
 8000616:	2900      	cmp	r1, #0
 8000618:	d103      	bne.n	8000622 <__clzdi2+0xe>
 800061a:	f7ff ffdd 	bl	80005d8 <__clzsi2>
 800061e:	3020      	adds	r0, #32
 8000620:	e002      	b.n	8000628 <__clzdi2+0x14>
 8000622:	0008      	movs	r0, r1
 8000624:	f7ff ffd8 	bl	80005d8 <__clzsi2>
 8000628:	bd10      	pop	{r4, pc}
 800062a:	46c0      	nop			; (mov r8, r8)

0800062c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000630:	f000 fdf6 	bl	8001220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000634:	f000 f8a6 	bl	8000784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000638:	f000 fa38 	bl	8000aac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800063c:	f000 f966 	bl	800090c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000640:	f000 f9b2 	bl	80009a8 <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 8000644:	f000 f9fe 	bl	8000a44 <MX_USART5_UART_Init>
  MX_SPI1_Init();
 8000648:	f000 f8e4 	bl	8000814 <MX_SPI1_Init>
  MX_TIM6_Init();
 800064c:	f000 f920 	bl	8000890 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( HUART_DBG , (uint8_t*) hello , strlen ( hello ) , UART_TIMEOUT ) ;
 8000650:	4b3b      	ldr	r3, [pc, #236]	; (8000740 <main+0x114>)
 8000652:	681c      	ldr	r4, [r3, #0]
 8000654:	4b3a      	ldr	r3, [pc, #232]	; (8000740 <main+0x114>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	0018      	movs	r0, r3
 800065a:	f7ff fd53 	bl	8000104 <strlen>
 800065e:	0003      	movs	r3, r0
 8000660:	b29a      	uxth	r2, r3
 8000662:	23fa      	movs	r3, #250	; 0xfa
 8000664:	009b      	lsls	r3, r3, #2
 8000666:	4837      	ldr	r0, [pc, #220]	; (8000744 <main+0x118>)
 8000668:	0021      	movs	r1, r4
 800066a:	f003 fb69 	bl	8003d40 <HAL_UART_Transmit>
  my_tim_init () ;
 800066e:	f000 fbbd 	bl	8000dec <my_tim_init>
  send_debug_logs ( "The device test started. You have max. 10 minutes to complete all steps.\n" ) ;
 8000672:	4b35      	ldr	r3, [pc, #212]	; (8000748 <main+0x11c>)
 8000674:	0018      	movs	r0, r3
 8000676:	f000 fad9 	bl	8000c2c <send_debug_logs>

    // ACC INIT
  my_tim_start () ;
 800067a:	f000 fbc3 	bl	8000e04 <my_tim_start>
  while ( tim_seconds < 30 )
 800067e:	e048      	b.n	8000712 <main+0xe6>
  {
	  send_debug_logs ( "* LIS2DW12 test started. Try to complete it within 30 seconds." ) ;
 8000680:	4b32      	ldr	r3, [pc, #200]	; (800074c <main+0x120>)
 8000682:	0018      	movs	r0, r3
 8000684:	f000 fad2 	bl	8000c2c <send_debug_logs>
	  my_acc_ctx.write_reg = my_lis2dw12_platform_write ;
 8000688:	4b31      	ldr	r3, [pc, #196]	; (8000750 <main+0x124>)
 800068a:	4a32      	ldr	r2, [pc, #200]	; (8000754 <main+0x128>)
 800068c:	601a      	str	r2, [r3, #0]
	  my_acc_ctx.read_reg = my_lis2dw12_platform_read ;
 800068e:	4b30      	ldr	r3, [pc, #192]	; (8000750 <main+0x124>)
 8000690:	4a31      	ldr	r2, [pc, #196]	; (8000758 <main+0x12c>)
 8000692:	605a      	str	r2, [r3, #4]
	  my_acc_ctx.handle = HACC ;
 8000694:	4b2e      	ldr	r3, [pc, #184]	; (8000750 <main+0x124>)
 8000696:	4a31      	ldr	r2, [pc, #196]	; (800075c <main+0x130>)
 8000698:	60da      	str	r2, [r3, #12]
	  if ( my_lis2dw12_init ( &my_acc_ctx ) )
 800069a:	4b2d      	ldr	r3, [pc, #180]	; (8000750 <main+0x124>)
 800069c:	0018      	movs	r0, r3
 800069e:	f004 fddb 	bl	8005258 <my_lis2dw12_init>
 80006a2:	1e03      	subs	r3, r0, #0
 80006a4:	d004      	beq.n	80006b0 <main+0x84>
	  {
		  send_debug_logs ( "** LIS2DW12 has been initialized." ) ;
 80006a6:	4b2e      	ldr	r3, [pc, #184]	; (8000760 <main+0x134>)
 80006a8:	0018      	movs	r0, r3
 80006aa:	f000 fabf 	bl	8000c2c <send_debug_logs>
 80006ae:	e003      	b.n	80006b8 <main+0x8c>
	  }
	  else
	  {
		  send_debug_logs ( "** LIS2DW12 has not been initialized." ) ;
 80006b0:	4b2c      	ldr	r3, [pc, #176]	; (8000764 <main+0x138>)
 80006b2:	0018      	movs	r0, r3
 80006b4:	f000 faba 	bl	8000c2c <send_debug_logs>
	  }
	  my_lis2dw12_int1_wu_enable ( &my_acc_ctx ) ;
 80006b8:	4b25      	ldr	r3, [pc, #148]	; (8000750 <main+0x124>)
 80006ba:	0018      	movs	r0, r3
 80006bc:	f004 fe25 	bl	800530a <my_lis2dw12_int1_wu_enable>
	  send_debug_logs ( "** LIS2DW12 wakeup int1 has been enabled. Try to wake up the device." ) ;
 80006c0:	4b29      	ldr	r3, [pc, #164]	; (8000768 <main+0x13c>)
 80006c2:	0018      	movs	r0, r3
 80006c4:	f000 fab2 	bl	8000c2c <send_debug_logs>
	  while ( !test && tim_seconds < 30 )
 80006c8:	e010      	b.n	80006ec <main+0xc0>
	  {
		  if ( HAL_GPIO_ReadPin ( ACC_INT1_GPIO_Port , ACC_INT1_Pin ) == GPIO_PIN_SET )
 80006ca:	23a0      	movs	r3, #160	; 0xa0
 80006cc:	05db      	lsls	r3, r3, #23
 80006ce:	2101      	movs	r1, #1
 80006d0:	0018      	movs	r0, r3
 80006d2:	f001 f8af 	bl	8001834 <HAL_GPIO_ReadPin>
 80006d6:	0003      	movs	r3, r0
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d107      	bne.n	80006ec <main+0xc0>
		  {
			  test = true ;
 80006dc:	4b23      	ldr	r3, [pc, #140]	; (800076c <main+0x140>)
 80006de:	2201      	movs	r2, #1
 80006e0:	701a      	strb	r2, [r3, #0]
			  send_debug_logs ( "* Good! LIS2DW12 test has been accomplished." ) ;
 80006e2:	4b23      	ldr	r3, [pc, #140]	; (8000770 <main+0x144>)
 80006e4:	0018      	movs	r0, r3
 80006e6:	f000 faa1 	bl	8000c2c <send_debug_logs>
			  break ;
 80006ea:	e00a      	b.n	8000702 <main+0xd6>
	  while ( !test && tim_seconds < 30 )
 80006ec:	4b1f      	ldr	r3, [pc, #124]	; (800076c <main+0x140>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	2201      	movs	r2, #1
 80006f2:	4053      	eors	r3, r2
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d003      	beq.n	8000702 <main+0xd6>
 80006fa:	4b1e      	ldr	r3, [pc, #120]	; (8000774 <main+0x148>)
 80006fc:	881b      	ldrh	r3, [r3, #0]
 80006fe:	2b1d      	cmp	r3, #29
 8000700:	d9e3      	bls.n	80006ca <main+0x9e>
		  }
	  }
	  if ( test )
 8000702:	4b1a      	ldr	r3, [pc, #104]	; (800076c <main+0x140>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d108      	bne.n	800071c <main+0xf0>
		  break ;
	  else
		  send_debug_logs ( "* Something went wrong! MCU did not received INT1." ) ;
 800070a:	4b1b      	ldr	r3, [pc, #108]	; (8000778 <main+0x14c>)
 800070c:	0018      	movs	r0, r3
 800070e:	f000 fa8d 	bl	8000c2c <send_debug_logs>
  while ( tim_seconds < 30 )
 8000712:	4b18      	ldr	r3, [pc, #96]	; (8000774 <main+0x148>)
 8000714:	881b      	ldrh	r3, [r3, #0]
 8000716:	2b1d      	cmp	r3, #29
 8000718:	d9b2      	bls.n	8000680 <main+0x54>
 800071a:	e000      	b.n	800071e <main+0xf2>
		  break ;
 800071c:	46c0      	nop			; (mov r8, r8)

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  my_gnss_on () ;
 800071e:	f000 fb27 	bl	8000d70 <my_gnss_on>
  while (1)
  {
	  HAL_UART_Receive	( HUART_GNSS, &c , 1 , UART_TIMEOUT ) ;
 8000722:	23fa      	movs	r3, #250	; 0xfa
 8000724:	009b      	lsls	r3, r3, #2
 8000726:	4915      	ldr	r1, [pc, #84]	; (800077c <main+0x150>)
 8000728:	4815      	ldr	r0, [pc, #84]	; (8000780 <main+0x154>)
 800072a:	2201      	movs	r2, #1
 800072c:	f003 fba4 	bl	8003e78 <HAL_UART_Receive>
	  HAL_UART_Transmit ( HUART_DBG, &c , 1 , UART_TIMEOUT ) ;
 8000730:	23fa      	movs	r3, #250	; 0xfa
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	4911      	ldr	r1, [pc, #68]	; (800077c <main+0x150>)
 8000736:	4803      	ldr	r0, [pc, #12]	; (8000744 <main+0x118>)
 8000738:	2201      	movs	r2, #1
 800073a:	f003 fb01 	bl	8003d40 <HAL_UART_Transmit>
	  HAL_UART_Receive	( HUART_GNSS, &c , 1 , UART_TIMEOUT ) ;
 800073e:	e7f0      	b.n	8000722 <main+0xf6>
 8000740:	20000000 	.word	0x20000000
 8000744:	200000dc 	.word	0x200000dc
 8000748:	080053f4 	.word	0x080053f4
 800074c:	08005440 	.word	0x08005440
 8000750:	2000029c 	.word	0x2000029c
 8000754:	08000c8d 	.word	0x08000c8d
 8000758:	08000cf7 	.word	0x08000cf7
 800075c:	2000002c 	.word	0x2000002c
 8000760:	08005480 	.word	0x08005480
 8000764:	080054a4 	.word	0x080054a4
 8000768:	080054cc 	.word	0x080054cc
 800076c:	20000299 	.word	0x20000299
 8000770:	08005514 	.word	0x08005514
 8000774:	200002ac 	.word	0x200002ac
 8000778:	08005544 	.word	0x08005544
 800077c:	20000298 	.word	0x20000298
 8000780:	20000204 	.word	0x20000204

08000784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b095      	sub	sp, #84	; 0x54
 8000788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078a:	2414      	movs	r4, #20
 800078c:	193b      	adds	r3, r7, r4
 800078e:	0018      	movs	r0, r3
 8000790:	233c      	movs	r3, #60	; 0x3c
 8000792:	001a      	movs	r2, r3
 8000794:	2100      	movs	r1, #0
 8000796:	f004 fdd3 	bl	8005340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	0018      	movs	r0, r3
 800079e:	2310      	movs	r3, #16
 80007a0:	001a      	movs	r2, r3
 80007a2:	2100      	movs	r1, #0
 80007a4:	f004 fdcc 	bl	8005340 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a8:	2380      	movs	r3, #128	; 0x80
 80007aa:	009b      	lsls	r3, r3, #2
 80007ac:	0018      	movs	r0, r3
 80007ae:	f001 f8b9 	bl	8001924 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	2202      	movs	r2, #2
 80007b6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2280      	movs	r2, #128	; 0x80
 80007bc:	0052      	lsls	r2, r2, #1
 80007be:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	2200      	movs	r2, #0
 80007c4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	2240      	movs	r2, #64	; 0x40
 80007ca:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007cc:	193b      	adds	r3, r7, r4
 80007ce:	2200      	movs	r2, #0
 80007d0:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d2:	193b      	adds	r3, r7, r4
 80007d4:	0018      	movs	r0, r3
 80007d6:	f001 f8f1 	bl	80019bc <HAL_RCC_OscConfig>
 80007da:	1e03      	subs	r3, r0, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80007de:	f000 fb21 	bl	8000e24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	2207      	movs	r2, #7
 80007e6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2200      	movs	r2, #0
 80007ec:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2100      	movs	r1, #0
 80007fe:	0018      	movs	r0, r3
 8000800:	f001 fc3c 	bl	800207c <HAL_RCC_ClockConfig>
 8000804:	1e03      	subs	r3, r0, #0
 8000806:	d001      	beq.n	800080c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000808:	f000 fb0c 	bl	8000e24 <Error_Handler>
  }
}
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	b015      	add	sp, #84	; 0x54
 8000812:	bd90      	pop	{r4, r7, pc}

08000814 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000818:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <MX_SPI1_Init+0x74>)
 800081a:	4a1c      	ldr	r2, [pc, #112]	; (800088c <MX_SPI1_Init+0x78>)
 800081c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800081e:	4b1a      	ldr	r3, [pc, #104]	; (8000888 <MX_SPI1_Init+0x74>)
 8000820:	2282      	movs	r2, #130	; 0x82
 8000822:	0052      	lsls	r2, r2, #1
 8000824:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000826:	4b18      	ldr	r3, [pc, #96]	; (8000888 <MX_SPI1_Init+0x74>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800082c:	4b16      	ldr	r3, [pc, #88]	; (8000888 <MX_SPI1_Init+0x74>)
 800082e:	22e0      	movs	r2, #224	; 0xe0
 8000830:	00d2      	lsls	r2, r2, #3
 8000832:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000834:	4b14      	ldr	r3, [pc, #80]	; (8000888 <MX_SPI1_Init+0x74>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800083a:	4b13      	ldr	r3, [pc, #76]	; (8000888 <MX_SPI1_Init+0x74>)
 800083c:	2200      	movs	r2, #0
 800083e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000840:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_SPI1_Init+0x74>)
 8000842:	2280      	movs	r2, #128	; 0x80
 8000844:	0092      	lsls	r2, r2, #2
 8000846:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <MX_SPI1_Init+0x74>)
 800084a:	2210      	movs	r2, #16
 800084c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_SPI1_Init+0x74>)
 8000850:	2200      	movs	r2, #0
 8000852:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_SPI1_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <MX_SPI1_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000860:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_SPI1_Init+0x74>)
 8000862:	2207      	movs	r2, #7
 8000864:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000866:	4b08      	ldr	r3, [pc, #32]	; (8000888 <MX_SPI1_Init+0x74>)
 8000868:	2200      	movs	r2, #0
 800086a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800086c:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_SPI1_Init+0x74>)
 800086e:	2208      	movs	r2, #8
 8000870:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000872:	4b05      	ldr	r3, [pc, #20]	; (8000888 <MX_SPI1_Init+0x74>)
 8000874:	0018      	movs	r0, r3
 8000876:	f001 ffe7 	bl	8002848 <HAL_SPI_Init>
 800087a:	1e03      	subs	r3, r0, #0
 800087c:	d001      	beq.n	8000882 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800087e:	f000 fad1 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	2000002c 	.word	0x2000002c
 800088c:	40013000 	.word	0x40013000

08000890 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	0018      	movs	r0, r3
 800089a:	230c      	movs	r3, #12
 800089c:	001a      	movs	r2, r3
 800089e:	2100      	movs	r1, #0
 80008a0:	f004 fd4e 	bl	8005340 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80008a4:	4b15      	ldr	r3, [pc, #84]	; (80008fc <MX_TIM6_Init+0x6c>)
 80008a6:	4a16      	ldr	r2, [pc, #88]	; (8000900 <MX_TIM6_Init+0x70>)
 80008a8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <MX_TIM6_Init+0x6c>)
 80008ac:	4a15      	ldr	r2, [pc, #84]	; (8000904 <MX_TIM6_Init+0x74>)
 80008ae:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <MX_TIM6_Init+0x6c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80008b6:	4b11      	ldr	r3, [pc, #68]	; (80008fc <MX_TIM6_Init+0x6c>)
 80008b8:	4a13      	ldr	r2, [pc, #76]	; (8000908 <MX_TIM6_Init+0x78>)
 80008ba:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <MX_TIM6_Init+0x6c>)
 80008be:	2200      	movs	r2, #0
 80008c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80008c2:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <MX_TIM6_Init+0x6c>)
 80008c4:	0018      	movs	r0, r3
 80008c6:	f002 fec1 	bl	800364c <HAL_TIM_Base_Init>
 80008ca:	1e03      	subs	r3, r0, #0
 80008cc:	d001      	beq.n	80008d2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80008ce:	f000 faa9 	bl	8000e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80008de:	1d3a      	adds	r2, r7, #4
 80008e0:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_TIM6_Init+0x6c>)
 80008e2:	0011      	movs	r1, r2
 80008e4:	0018      	movs	r0, r3
 80008e6:	f003 f947 	bl	8003b78 <HAL_TIMEx_MasterConfigSynchronization>
 80008ea:	1e03      	subs	r3, r0, #0
 80008ec:	d001      	beq.n	80008f2 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80008ee:	f000 fa99 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	b004      	add	sp, #16
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	20000090 	.word	0x20000090
 8000900:	40001000 	.word	0x40001000
 8000904:	00003e7f 	.word	0x00003e7f
 8000908:	000003e7 	.word	0x000003e7

0800090c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000910:	4b23      	ldr	r3, [pc, #140]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000912:	4a24      	ldr	r2, [pc, #144]	; (80009a4 <MX_USART2_UART_Init+0x98>)
 8000914:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000916:	4b22      	ldr	r3, [pc, #136]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000918:	22e1      	movs	r2, #225	; 0xe1
 800091a:	0252      	lsls	r2, r2, #9
 800091c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800091e:	4b20      	ldr	r3, [pc, #128]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000924:	4b1e      	ldr	r3, [pc, #120]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000926:	2200      	movs	r2, #0
 8000928:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800092a:	4b1d      	ldr	r3, [pc, #116]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000930:	4b1b      	ldr	r3, [pc, #108]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000932:	220c      	movs	r2, #12
 8000934:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000936:	4b1a      	ldr	r3, [pc, #104]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000938:	2200      	movs	r2, #0
 800093a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800093c:	4b18      	ldr	r3, [pc, #96]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 800093e:	2200      	movs	r2, #0
 8000940:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000942:	4b17      	ldr	r3, [pc, #92]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000944:	2200      	movs	r2, #0
 8000946:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000948:	4b15      	ldr	r3, [pc, #84]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 800094a:	2200      	movs	r2, #0
 800094c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800094e:	4b14      	ldr	r3, [pc, #80]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000950:	2200      	movs	r2, #0
 8000952:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000954:	4b12      	ldr	r3, [pc, #72]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000956:	0018      	movs	r0, r3
 8000958:	f003 f99c 	bl	8003c94 <HAL_UART_Init>
 800095c:	1e03      	subs	r3, r0, #0
 800095e:	d001      	beq.n	8000964 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000960:	f000 fa60 	bl	8000e24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000964:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000966:	2100      	movs	r1, #0
 8000968:	0018      	movs	r0, r3
 800096a:	f004 f8c1 	bl	8004af0 <HAL_UARTEx_SetTxFifoThreshold>
 800096e:	1e03      	subs	r3, r0, #0
 8000970:	d001      	beq.n	8000976 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000972:	f000 fa57 	bl	8000e24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000976:	4b0a      	ldr	r3, [pc, #40]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 8000978:	2100      	movs	r1, #0
 800097a:	0018      	movs	r0, r3
 800097c:	f004 f8f8 	bl	8004b70 <HAL_UARTEx_SetRxFifoThreshold>
 8000980:	1e03      	subs	r3, r0, #0
 8000982:	d001      	beq.n	8000988 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000984:	f000 fa4e 	bl	8000e24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <MX_USART2_UART_Init+0x94>)
 800098a:	0018      	movs	r0, r3
 800098c:	f004 f876 	bl	8004a7c <HAL_UARTEx_DisableFifoMode>
 8000990:	1e03      	subs	r3, r0, #0
 8000992:	d001      	beq.n	8000998 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000994:	f000 fa46 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000998:	46c0      	nop			; (mov r8, r8)
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	200000dc 	.word	0x200000dc
 80009a4:	40004400 	.word	0x40004400

080009a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009ac:	4b23      	ldr	r3, [pc, #140]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009ae:	4a24      	ldr	r2, [pc, #144]	; (8000a40 <MX_USART3_UART_Init+0x98>)
 80009b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80009b2:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009b4:	2296      	movs	r2, #150	; 0x96
 80009b6:	0192      	lsls	r2, r2, #6
 80009b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009ba:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009c0:	4b1e      	ldr	r3, [pc, #120]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009c6:	4b1d      	ldr	r3, [pc, #116]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009cc:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009ce:	220c      	movs	r2, #12
 80009d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d2:	4b1a      	ldr	r3, [pc, #104]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d8:	4b18      	ldr	r3, [pc, #96]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009da:	2200      	movs	r2, #0
 80009dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009de:	4b17      	ldr	r3, [pc, #92]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009e4:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ea:	4b14      	ldr	r3, [pc, #80]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009f0:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 80009f2:	0018      	movs	r0, r3
 80009f4:	f003 f94e 	bl	8003c94 <HAL_UART_Init>
 80009f8:	1e03      	subs	r3, r0, #0
 80009fa:	d001      	beq.n	8000a00 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80009fc:	f000 fa12 	bl	8000e24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a00:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 8000a02:	2100      	movs	r1, #0
 8000a04:	0018      	movs	r0, r3
 8000a06:	f004 f873 	bl	8004af0 <HAL_UARTEx_SetTxFifoThreshold>
 8000a0a:	1e03      	subs	r3, r0, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a0e:	f000 fa09 	bl	8000e24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a12:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 8000a14:	2100      	movs	r1, #0
 8000a16:	0018      	movs	r0, r3
 8000a18:	f004 f8aa 	bl	8004b70 <HAL_UARTEx_SetRxFifoThreshold>
 8000a1c:	1e03      	subs	r3, r0, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a20:	f000 fa00 	bl	8000e24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a24:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <MX_USART3_UART_Init+0x94>)
 8000a26:	0018      	movs	r0, r3
 8000a28:	f004 f828 	bl	8004a7c <HAL_UARTEx_DisableFifoMode>
 8000a2c:	1e03      	subs	r3, r0, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a30:	f000 f9f8 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	20000170 	.word	0x20000170
 8000a40:	40004800 	.word	0x40004800

08000a44 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8000a48:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a4a:	4a17      	ldr	r2, [pc, #92]	; (8000aa8 <MX_USART5_UART_Init+0x64>)
 8000a4c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8000a4e:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a50:	2296      	movs	r2, #150	; 0x96
 8000a52:	0192      	lsls	r2, r2, #6
 8000a54:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000a56:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000a68:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a6a:	220c      	movs	r2, #12
 8000a6c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a74:	4b0b      	ldr	r3, [pc, #44]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a7a:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a80:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a86:	4b07      	ldr	r3, [pc, #28]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000a8c:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <MX_USART5_UART_Init+0x60>)
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f003 f900 	bl	8003c94 <HAL_UART_Init>
 8000a94:	1e03      	subs	r3, r0, #0
 8000a96:	d001      	beq.n	8000a9c <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8000a98:	f000 f9c4 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8000a9c:	46c0      	nop			; (mov r8, r8)
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	20000204 	.word	0x20000204
 8000aa8:	40005000 	.word	0x40005000

08000aac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aac:	b590      	push	{r4, r7, lr}
 8000aae:	b08b      	sub	sp, #44	; 0x2c
 8000ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab2:	2414      	movs	r4, #20
 8000ab4:	193b      	adds	r3, r7, r4
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	2314      	movs	r3, #20
 8000aba:	001a      	movs	r2, r3
 8000abc:	2100      	movs	r1, #0
 8000abe:	f004 fc3f 	bl	8005340 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac2:	4b57      	ldr	r3, [pc, #348]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000ac4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ac6:	4b56      	ldr	r3, [pc, #344]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000ac8:	2104      	movs	r1, #4
 8000aca:	430a      	orrs	r2, r1
 8000acc:	635a      	str	r2, [r3, #52]	; 0x34
 8000ace:	4b54      	ldr	r3, [pc, #336]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ad2:	2204      	movs	r2, #4
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
 8000ad8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ada:	4b51      	ldr	r3, [pc, #324]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000adc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ade:	4b50      	ldr	r3, [pc, #320]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000ae0:	2120      	movs	r1, #32
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	635a      	str	r2, [r3, #52]	; 0x34
 8000ae6:	4b4e      	ldr	r3, [pc, #312]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aea:	2220      	movs	r2, #32
 8000aec:	4013      	ands	r3, r2
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af2:	4b4b      	ldr	r3, [pc, #300]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000af4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000af6:	4b4a      	ldr	r3, [pc, #296]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000af8:	2101      	movs	r1, #1
 8000afa:	430a      	orrs	r2, r1
 8000afc:	635a      	str	r2, [r3, #52]	; 0x34
 8000afe:	4b48      	ldr	r3, [pc, #288]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b02:	2201      	movs	r2, #1
 8000b04:	4013      	ands	r3, r2
 8000b06:	60bb      	str	r3, [r7, #8]
 8000b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0a:	4b45      	ldr	r3, [pc, #276]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000b0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b0e:	4b44      	ldr	r3, [pc, #272]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000b10:	2102      	movs	r1, #2
 8000b12:	430a      	orrs	r2, r1
 8000b14:	635a      	str	r2, [r3, #52]	; 0x34
 8000b16:	4b42      	ldr	r3, [pc, #264]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b1a:	2202      	movs	r2, #2
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b22:	4b3f      	ldr	r3, [pc, #252]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000b24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b26:	4b3e      	ldr	r3, [pc, #248]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000b28:	2108      	movs	r1, #8
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	635a      	str	r2, [r3, #52]	; 0x34
 8000b2e:	4b3c      	ldr	r3, [pc, #240]	; (8000c20 <MX_GPIO_Init+0x174>)
 8000b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b32:	2208      	movs	r2, #8
 8000b34:	4013      	ands	r3, r2
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ACC_CS_Pin|LDG_Pin, GPIO_PIN_RESET);
 8000b3a:	23a0      	movs	r3, #160	; 0xa0
 8000b3c:	05db      	lsls	r3, r3, #23
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2130      	movs	r1, #48	; 0x30
 8000b42:	0018      	movs	r0, r3
 8000b44:	f000 fe93 	bl	800186e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|GNSS_RST_Pin|GNSS_PWR_SW_Pin, GPIO_PIN_RESET);
 8000b48:	4936      	ldr	r1, [pc, #216]	; (8000c24 <MX_GPIO_Init+0x178>)
 8000b4a:	4b37      	ldr	r3, [pc, #220]	; (8000c28 <MX_GPIO_Init+0x17c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f000 fe8d 	bl	800186e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_INT1_Pin ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_Pin|ACC_INT2_Pin;
 8000b54:	193b      	adds	r3, r7, r4
 8000b56:	2203      	movs	r2, #3
 8000b58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	2288      	movs	r2, #136	; 0x88
 8000b5e:	0352      	lsls	r2, r2, #13
 8000b60:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b68:	193a      	adds	r2, r7, r4
 8000b6a:	23a0      	movs	r3, #160	; 0xa0
 8000b6c:	05db      	lsls	r3, r3, #23
 8000b6e:	0011      	movs	r1, r2
 8000b70:	0018      	movs	r0, r3
 8000b72:	f000 fcf3 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_CS_Pin LDG_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|LDG_Pin;
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	2230      	movs	r2, #48	; 0x30
 8000b7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7c:	193b      	adds	r3, r7, r4
 8000b7e:	2201      	movs	r2, #1
 8000b80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	193b      	adds	r3, r7, r4
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b88:	193b      	adds	r3, r7, r4
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8e:	193a      	adds	r2, r7, r4
 8000b90:	23a0      	movs	r3, #160	; 0xa0
 8000b92:	05db      	lsls	r3, r3, #23
 8000b94:	0011      	movs	r1, r2
 8000b96:	0018      	movs	r0, r3
 8000b98:	f000 fce0 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin GNSS_RST_Pin GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|GNSS_RST_Pin|GNSS_PWR_SW_Pin;
 8000b9c:	193b      	adds	r3, r7, r4
 8000b9e:	4a21      	ldr	r2, [pc, #132]	; (8000c24 <MX_GPIO_Init+0x178>)
 8000ba0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba2:	193b      	adds	r3, r7, r4
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	193b      	adds	r3, r7, r4
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	193b      	adds	r3, r7, r4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb4:	193b      	adds	r3, r7, r4
 8000bb6:	4a1c      	ldr	r2, [pc, #112]	; (8000c28 <MX_GPIO_Init+0x17c>)
 8000bb8:	0019      	movs	r1, r3
 8000bba:	0010      	movs	r0, r2
 8000bbc:	f000 fcce 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_Pin|GNSS_JAM_Pin;
 8000bc0:	0021      	movs	r1, r4
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2264      	movs	r2, #100	; 0x64
 8000bc6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2288      	movs	r2, #136	; 0x88
 8000bcc:	0352      	lsls	r2, r2, #13
 8000bce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd6:	000c      	movs	r4, r1
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	4a13      	ldr	r2, [pc, #76]	; (8000c28 <MX_GPIO_Init+0x17c>)
 8000bdc:	0019      	movs	r1, r3
 8000bde:	0010      	movs	r0, r2
 8000be0:	f000 fcbc 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_GEOF_Pin */
  GPIO_InitStruct.Pin = GNSS_GEOF_Pin;
 8000be4:	0021      	movs	r1, r4
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	2280      	movs	r2, #128	; 0x80
 8000bea:	00d2      	lsls	r2, r2, #3
 8000bec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bee:	187b      	adds	r3, r7, r1
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GNSS_GEOF_GPIO_Port, &GPIO_InitStruct);
 8000bfa:	187b      	adds	r3, r7, r1
 8000bfc:	4a0a      	ldr	r2, [pc, #40]	; (8000c28 <MX_GPIO_Init+0x17c>)
 8000bfe:	0019      	movs	r1, r3
 8000c00:	0010      	movs	r0, r2
 8000c02:	f000 fcab 	bl	800155c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2103      	movs	r1, #3
 8000c0a:	2005      	movs	r0, #5
 8000c0c:	f000 fc70 	bl	80014f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000c10:	2005      	movs	r0, #5
 8000c12:	f000 fc82 	bl	800151a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	b00b      	add	sp, #44	; 0x2c
 8000c1c:	bd90      	pop	{r4, r7, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	40021000 	.word	0x40021000
 8000c24:	0000a003 	.word	0x0000a003
 8000c28:	50000400 	.word	0x50000400

08000c2c <send_debug_logs>:
/* USER CODE BEGIN 4 */


// FUNCTIONS REQUIRED BY astronode-stm32-example-asset library
void send_debug_logs ( char* p_tx_buffer )
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	0018      	movs	r0, r3
 8000c38:	f7ff fa64 	bl	8000104 <strlen>
 8000c3c:	0003      	movs	r3, r0
 8000c3e:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	2bfa      	cmp	r3, #250	; 0xfa
 8000c44:	d908      	bls.n	8000c58 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , UART_TIMEOUT ) ;
 8000c46:	23fa      	movs	r3, #250	; 0xfa
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	490d      	ldr	r1, [pc, #52]	; (8000c80 <send_debug_logs+0x54>)
 8000c4c:	480d      	ldr	r0, [pc, #52]	; (8000c84 <send_debug_logs+0x58>)
 8000c4e:	222a      	movs	r2, #42	; 0x2a
 8000c50:	f003 f876 	bl	8003d40 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8000c54:	23fa      	movs	r3, #250	; 0xfa
 8000c56:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) p_tx_buffer , length , UART_TIMEOUT ) ;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	23fa      	movs	r3, #250	; 0xfa
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	6879      	ldr	r1, [r7, #4]
 8000c62:	4808      	ldr	r0, [pc, #32]	; (8000c84 <send_debug_logs+0x58>)
 8000c64:	f003 f86c 	bl	8003d40 <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "\n" , 1 , UART_TIMEOUT ) ;
 8000c68:	23fa      	movs	r3, #250	; 0xfa
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4906      	ldr	r1, [pc, #24]	; (8000c88 <send_debug_logs+0x5c>)
 8000c6e:	4805      	ldr	r0, [pc, #20]	; (8000c84 <send_debug_logs+0x58>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	f003 f865 	bl	8003d40 <HAL_UART_Transmit>
}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b004      	add	sp, #16
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	08005578 	.word	0x08005578
 8000c84:	200000dc 	.word	0x200000dc
 8000c88:	080055a4 	.word	0x080055a4

08000c8c <my_lis2dw12_platform_write>:

// ACC LL Function

int32_t my_lis2dw12_platform_write ( void *handle , uint8_t reg , const uint8_t *bufp , uint16_t len )
{
 8000c8c:	b5b0      	push	{r4, r5, r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	0008      	movs	r0, r1
 8000c96:	607a      	str	r2, [r7, #4]
 8000c98:	0019      	movs	r1, r3
 8000c9a:	240b      	movs	r4, #11
 8000c9c:	193b      	adds	r3, r7, r4
 8000c9e:	1c02      	adds	r2, r0, #0
 8000ca0:	701a      	strb	r2, [r3, #0]
 8000ca2:	2508      	movs	r5, #8
 8000ca4:	197b      	adds	r3, r7, r5
 8000ca6:	1c0a      	adds	r2, r1, #0
 8000ca8:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin	( GPIOA , ACC_CS_Pin , GPIO_PIN_RESET ) ;
 8000caa:	23a0      	movs	r3, #160	; 0xa0
 8000cac:	05db      	lsls	r3, r3, #23
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2110      	movs	r1, #16
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f000 fddb 	bl	800186e <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8000cb8:	2014      	movs	r0, #20
 8000cba:	f000 fb37 	bl	800132c <HAL_Delay>
	HAL_SPI_Transmit	( handle , &reg , 1 , 1000 ) ;
 8000cbe:	23fa      	movs	r3, #250	; 0xfa
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	1939      	adds	r1, r7, r4
 8000cc4:	68f8      	ldr	r0, [r7, #12]
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f001 fe76 	bl	80029b8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit	( handle , (uint8_t*) bufp , len , 1000 ) ;
 8000ccc:	23fa      	movs	r3, #250	; 0xfa
 8000cce:	009c      	lsls	r4, r3, #2
 8000cd0:	197b      	adds	r3, r7, r5
 8000cd2:	881a      	ldrh	r2, [r3, #0]
 8000cd4:	6879      	ldr	r1, [r7, #4]
 8000cd6:	68f8      	ldr	r0, [r7, #12]
 8000cd8:	0023      	movs	r3, r4
 8000cda:	f001 fe6d 	bl	80029b8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin	( GPIOA , ACC_CS_Pin , GPIO_PIN_SET) ;
 8000cde:	23a0      	movs	r3, #160	; 0xa0
 8000ce0:	05db      	lsls	r3, r3, #23
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f000 fdc1 	bl	800186e <HAL_GPIO_WritePin>

	return 0;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	0018      	movs	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b004      	add	sp, #16
 8000cf4:	bdb0      	pop	{r4, r5, r7, pc}

08000cf6 <my_lis2dw12_platform_read>:

int32_t my_lis2dw12_platform_read ( void *handle , uint8_t reg , uint8_t *bufp , uint16_t len )
{
 8000cf6:	b5b0      	push	{r4, r5, r7, lr}
 8000cf8:	b084      	sub	sp, #16
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	60f8      	str	r0, [r7, #12]
 8000cfe:	0008      	movs	r0, r1
 8000d00:	607a      	str	r2, [r7, #4]
 8000d02:	0019      	movs	r1, r3
 8000d04:	240b      	movs	r4, #11
 8000d06:	193b      	adds	r3, r7, r4
 8000d08:	1c02      	adds	r2, r0, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
 8000d0c:	2508      	movs	r5, #8
 8000d0e:	197b      	adds	r3, r7, r5
 8000d10:	1c0a      	adds	r2, r1, #0
 8000d12:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2280      	movs	r2, #128	; 0x80
 8000d1a:	4252      	negs	r2, r2
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	193b      	adds	r3, r7, r4
 8000d22:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin ( GPIOA , ACC_CS_Pin , GPIO_PIN_RESET) ;
 8000d24:	23a0      	movs	r3, #160	; 0xa0
 8000d26:	05db      	lsls	r3, r3, #23
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2110      	movs	r1, #16
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f000 fd9e 	bl	800186e <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8000d32:	2014      	movs	r0, #20
 8000d34:	f000 fafa 	bl	800132c <HAL_Delay>
	HAL_SPI_Transmit ( handle , &reg , 1 , 1000 ) ;
 8000d38:	23fa      	movs	r3, #250	; 0xfa
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	1939      	adds	r1, r7, r4
 8000d3e:	68f8      	ldr	r0, [r7, #12]
 8000d40:	2201      	movs	r2, #1
 8000d42:	f001 fe39 	bl	80029b8 <HAL_SPI_Transmit>
	HAL_SPI_Receive ( handle , bufp , len , 1000 ) ;
 8000d46:	23fa      	movs	r3, #250	; 0xfa
 8000d48:	009c      	lsls	r4, r3, #2
 8000d4a:	197b      	adds	r3, r7, r5
 8000d4c:	881a      	ldrh	r2, [r3, #0]
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	68f8      	ldr	r0, [r7, #12]
 8000d52:	0023      	movs	r3, r4
 8000d54:	f001 ff88 	bl	8002c68 <HAL_SPI_Receive>
	HAL_GPIO_WritePin ( GPIOA , ACC_CS_Pin , GPIO_PIN_SET) ;
 8000d58:	23a0      	movs	r3, #160	; 0xa0
 8000d5a:	05db      	lsls	r3, r3, #23
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	2110      	movs	r1, #16
 8000d60:	0018      	movs	r0, r3
 8000d62:	f000 fd84 	bl	800186e <HAL_GPIO_WritePin>

	return 0;
 8000d66:	2300      	movs	r3, #0
}
 8000d68:	0018      	movs	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b004      	add	sp, #16
 8000d6e:	bdb0      	pop	{r4, r5, r7, pc}

08000d70 <my_gnss_on>:

// GNSS LL Function
void my_gnss_on ( void )
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOB , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8000d74:	2380      	movs	r3, #128	; 0x80
 8000d76:	021b      	lsls	r3, r3, #8
 8000d78:	4808      	ldr	r0, [pc, #32]	; (8000d9c <my_gnss_on+0x2c>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	0019      	movs	r1, r3
 8000d7e:	f000 fd76 	bl	800186e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOB , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8000d82:	2380      	movs	r3, #128	; 0x80
 8000d84:	019b      	lsls	r3, r3, #6
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <my_gnss_on+0x2c>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	0019      	movs	r1, r3
 8000d8c:	f000 fd6f 	bl	800186e <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8000d90:	f7ff fe0a 	bl	80009a8 <MX_USART3_UART_Init>
}
 8000d94:	46c0      	nop			; (mov r8, r8)
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	50000400 	.word	0x50000400

08000da0 <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin ( GPIOB , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
	HAL_UART_DeInit ( HUART_GNSS ) ;
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a0c      	ldr	r2, [pc, #48]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d111      	bne.n	8000dd6 <HAL_TIM_PeriodElapsedCallback+0x36>
	{
		tim_seconds++ ;
 8000db2:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000db4:	881b      	ldrh	r3, [r3, #0]
 8000db6:	3301      	adds	r3, #1
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000dbc:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 8000dbe:	4b09      	ldr	r3, [pc, #36]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000dc0:	881a      	ldrh	r2, [r3, #0]
 8000dc2:	2396      	movs	r3, #150	; 0x96
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d905      	bls.n	8000dd6 <HAL_TIM_PeriodElapsedCallback+0x36>
		{
			send_debug_logs ( "Watchdog activated! System restart!" ) ;
 8000dca:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f7ff ff2d 	bl	8000c2c <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 8000dd2:	f000 fbb2 	bl	800153a <HAL_NVIC_SystemReset>
		}
	}
}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b002      	add	sp, #8
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	40001000 	.word	0x40001000
 8000de4:	200002ac 	.word	0x200002ac
 8000de8:	080055a8 	.word	0x080055a8

08000dec <my_tim_init>:

void my_tim_init (void )
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( HTIM , TIM_IT_UPDATE ) ;
 8000df0:	4b03      	ldr	r3, [pc, #12]	; (8000e00 <my_tim_init+0x14>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2202      	movs	r2, #2
 8000df6:	4252      	negs	r2, r2
 8000df8:	611a      	str	r2, [r3, #16]
}
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000090 	.word	0x20000090

08000e04 <my_tim_start>:

void my_tim_start (void )
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <my_tim_start+0x18>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( HTIM ) ;
 8000e0e:	4b04      	ldr	r3, [pc, #16]	; (8000e20 <my_tim_start+0x1c>)
 8000e10:	0018      	movs	r0, r3
 8000e12:	f002 fc73 	bl	80036fc <HAL_TIM_Base_Start_IT>
}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	200002ac 	.word	0x200002ac
 8000e20:	20000090 	.word	0x20000090

08000e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e28:	b672      	cpsid	i
}
 8000e2a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e2c:	e7fe      	b.n	8000e2c <Error_Handler+0x8>
	...

08000e30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e36:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <HAL_MspInit+0x44>)
 8000e38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <HAL_MspInit+0x44>)
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	430a      	orrs	r2, r1
 8000e40:	641a      	str	r2, [r3, #64]	; 0x40
 8000e42:	4b0c      	ldr	r3, [pc, #48]	; (8000e74 <HAL_MspInit+0x44>)
 8000e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e46:	2201      	movs	r2, #1
 8000e48:	4013      	ands	r3, r2
 8000e4a:	607b      	str	r3, [r7, #4]
 8000e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <HAL_MspInit+0x44>)
 8000e50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e52:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <HAL_MspInit+0x44>)
 8000e54:	2180      	movs	r1, #128	; 0x80
 8000e56:	0549      	lsls	r1, r1, #21
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e5c:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <HAL_MspInit+0x44>)
 8000e5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e60:	2380      	movs	r3, #128	; 0x80
 8000e62:	055b      	lsls	r3, r3, #21
 8000e64:	4013      	ands	r3, r2
 8000e66:	603b      	str	r3, [r7, #0]
 8000e68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	b002      	add	sp, #8
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	40021000 	.word	0x40021000

08000e78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e78:	b590      	push	{r4, r7, lr}
 8000e7a:	b08b      	sub	sp, #44	; 0x2c
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e80:	2414      	movs	r4, #20
 8000e82:	193b      	adds	r3, r7, r4
 8000e84:	0018      	movs	r0, r3
 8000e86:	2314      	movs	r3, #20
 8000e88:	001a      	movs	r2, r3
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	f004 fa58 	bl	8005340 <memset>
  if(hspi->Instance==SPI1)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a2c      	ldr	r2, [pc, #176]	; (8000f48 <HAL_SPI_MspInit+0xd0>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d152      	bne.n	8000f40 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e9a:	4b2c      	ldr	r3, [pc, #176]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000e9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e9e:	4b2b      	ldr	r3, [pc, #172]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000ea0:	2180      	movs	r1, #128	; 0x80
 8000ea2:	0149      	lsls	r1, r1, #5
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	641a      	str	r2, [r3, #64]	; 0x40
 8000ea8:	4b28      	ldr	r3, [pc, #160]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000eaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eac:	2380      	movs	r3, #128	; 0x80
 8000eae:	015b      	lsls	r3, r3, #5
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb6:	4b25      	ldr	r3, [pc, #148]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000eb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eba:	4b24      	ldr	r3, [pc, #144]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ec2:	4b22      	ldr	r3, [pc, #136]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ece:	4b1f      	ldr	r3, [pc, #124]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000ed0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ed2:	4b1e      	ldr	r3, [pc, #120]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000ed4:	2108      	movs	r1, #8
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	635a      	str	r2, [r3, #52]	; 0x34
 8000eda:	4b1c      	ldr	r3, [pc, #112]	; (8000f4c <HAL_SPI_MspInit+0xd4>)
 8000edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ede:	2208      	movs	r2, #8
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60bb      	str	r3, [r7, #8]
 8000ee4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PD8     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = ACC_MISO_Pin|ACC_MOSI_Pin;
 8000ee6:	193b      	adds	r3, r7, r4
 8000ee8:	22c0      	movs	r2, #192	; 0xc0
 8000eea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eec:	193b      	adds	r3, r7, r4
 8000eee:	2202      	movs	r2, #2
 8000ef0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	193b      	adds	r3, r7, r4
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	193b      	adds	r3, r7, r4
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000efe:	193b      	adds	r3, r7, r4
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f04:	193a      	adds	r2, r7, r4
 8000f06:	23a0      	movs	r3, #160	; 0xa0
 8000f08:	05db      	lsls	r3, r3, #23
 8000f0a:	0011      	movs	r1, r2
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f000 fb25 	bl	800155c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ACC_SCK_Pin;
 8000f12:	0021      	movs	r1, r4
 8000f14:	187b      	adds	r3, r7, r1
 8000f16:	2280      	movs	r2, #128	; 0x80
 8000f18:	0052      	lsls	r2, r2, #1
 8000f1a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	2202      	movs	r2, #2
 8000f20:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	187b      	adds	r3, r7, r1
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 8000f2e:	187b      	adds	r3, r7, r1
 8000f30:	2201      	movs	r2, #1
 8000f32:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ACC_SCK_GPIO_Port, &GPIO_InitStruct);
 8000f34:	187b      	adds	r3, r7, r1
 8000f36:	4a06      	ldr	r2, [pc, #24]	; (8000f50 <HAL_SPI_MspInit+0xd8>)
 8000f38:	0019      	movs	r1, r3
 8000f3a:	0010      	movs	r0, r2
 8000f3c:	f000 fb0e 	bl	800155c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f40:	46c0      	nop			; (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b00b      	add	sp, #44	; 0x2c
 8000f46:	bd90      	pop	{r4, r7, pc}
 8000f48:	40013000 	.word	0x40013000
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	50000c00 	.word	0x50000c00

08000f54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a0d      	ldr	r2, [pc, #52]	; (8000f98 <HAL_TIM_Base_MspInit+0x44>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d113      	bne.n	8000f8e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000f66:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <HAL_TIM_Base_MspInit+0x48>)
 8000f68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	; (8000f9c <HAL_TIM_Base_MspInit+0x48>)
 8000f6c:	2110      	movs	r1, #16
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	63da      	str	r2, [r3, #60]	; 0x3c
 8000f72:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <HAL_TIM_Base_MspInit+0x48>)
 8000f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f76:	2210      	movs	r2, #16
 8000f78:	4013      	ands	r3, r2
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 1, 0);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2101      	movs	r1, #1
 8000f82:	2011      	movs	r0, #17
 8000f84:	f000 fab4 	bl	80014f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8000f88:	2011      	movs	r0, #17
 8000f8a:	f000 fac6 	bl	800151a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b004      	add	sp, #16
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	40001000 	.word	0x40001000
 8000f9c:	40021000 	.word	0x40021000

08000fa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b0a1      	sub	sp, #132	; 0x84
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	236c      	movs	r3, #108	; 0x6c
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	0018      	movs	r0, r3
 8000fae:	2314      	movs	r3, #20
 8000fb0:	001a      	movs	r2, r3
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	f004 f9c4 	bl	8005340 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb8:	2420      	movs	r4, #32
 8000fba:	193b      	adds	r3, r7, r4
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	234c      	movs	r3, #76	; 0x4c
 8000fc0:	001a      	movs	r2, r3
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	f004 f9bc 	bl	8005340 <memset>
  if(huart->Instance==USART2)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a60      	ldr	r2, [pc, #384]	; (8001150 <HAL_UART_MspInit+0x1b0>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d13f      	bne.n	8001052 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000fd2:	193b      	adds	r3, r7, r4
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000fd8:	193b      	adds	r3, r7, r4
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f001 f9f5 	bl	80023d0 <HAL_RCCEx_PeriphCLKConfig>
 8000fe6:	1e03      	subs	r3, r0, #0
 8000fe8:	d001      	beq.n	8000fee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000fea:	f7ff ff1b 	bl	8000e24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fee:	4b59      	ldr	r3, [pc, #356]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8000ff0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ff2:	4b58      	ldr	r3, [pc, #352]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8000ff4:	2180      	movs	r1, #128	; 0x80
 8000ff6:	0289      	lsls	r1, r1, #10
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ffc:	4b55      	ldr	r3, [pc, #340]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8000ffe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001000:	2380      	movs	r3, #128	; 0x80
 8001002:	029b      	lsls	r3, r3, #10
 8001004:	4013      	ands	r3, r2
 8001006:	61fb      	str	r3, [r7, #28]
 8001008:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100a:	4b52      	ldr	r3, [pc, #328]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 800100c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800100e:	4b51      	ldr	r3, [pc, #324]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8001010:	2101      	movs	r1, #1
 8001012:	430a      	orrs	r2, r1
 8001014:	635a      	str	r2, [r3, #52]	; 0x34
 8001016:	4b4f      	ldr	r3, [pc, #316]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8001018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800101a:	2201      	movs	r2, #1
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
 8001020:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8001022:	216c      	movs	r1, #108	; 0x6c
 8001024:	187b      	adds	r3, r7, r1
 8001026:	220c      	movs	r2, #12
 8001028:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102a:	187b      	adds	r3, r7, r1
 800102c:	2202      	movs	r2, #2
 800102e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	187b      	adds	r3, r7, r1
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	187b      	adds	r3, r7, r1
 8001038:	2200      	movs	r2, #0
 800103a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800103c:	187b      	adds	r3, r7, r1
 800103e:	2201      	movs	r2, #1
 8001040:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001042:	187a      	adds	r2, r7, r1
 8001044:	23a0      	movs	r3, #160	; 0xa0
 8001046:	05db      	lsls	r3, r3, #23
 8001048:	0011      	movs	r1, r2
 800104a:	0018      	movs	r0, r3
 800104c:	f000 fa86 	bl	800155c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8001050:	e07a      	b.n	8001148 <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART3)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a40      	ldr	r2, [pc, #256]	; (8001158 <HAL_UART_MspInit+0x1b8>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d140      	bne.n	80010de <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800105c:	2120      	movs	r1, #32
 800105e:	187b      	adds	r3, r7, r1
 8001060:	2204      	movs	r2, #4
 8001062:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001064:	187b      	adds	r3, r7, r1
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800106a:	187b      	adds	r3, r7, r1
 800106c:	0018      	movs	r0, r3
 800106e:	f001 f9af 	bl	80023d0 <HAL_RCCEx_PeriphCLKConfig>
 8001072:	1e03      	subs	r3, r0, #0
 8001074:	d001      	beq.n	800107a <HAL_UART_MspInit+0xda>
      Error_Handler();
 8001076:	f7ff fed5 	bl	8000e24 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800107a:	4b36      	ldr	r3, [pc, #216]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 800107c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800107e:	4b35      	ldr	r3, [pc, #212]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8001080:	2180      	movs	r1, #128	; 0x80
 8001082:	02c9      	lsls	r1, r1, #11
 8001084:	430a      	orrs	r2, r1
 8001086:	63da      	str	r2, [r3, #60]	; 0x3c
 8001088:	4b32      	ldr	r3, [pc, #200]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 800108a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800108c:	2380      	movs	r3, #128	; 0x80
 800108e:	02db      	lsls	r3, r3, #11
 8001090:	4013      	ands	r3, r2
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8001098:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800109a:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 800109c:	2102      	movs	r1, #2
 800109e:	430a      	orrs	r2, r1
 80010a0:	635a      	str	r2, [r3, #52]	; 0x34
 80010a2:	4b2c      	ldr	r3, [pc, #176]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 80010a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a6:	2202      	movs	r2, #2
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
 80010ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 80010ae:	216c      	movs	r1, #108	; 0x6c
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	22c0      	movs	r2, #192	; 0xc0
 80010b4:	0092      	lsls	r2, r2, #2
 80010b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	2202      	movs	r2, #2
 80010bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	187b      	adds	r3, r7, r1
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	2204      	movs	r2, #4
 80010ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d0:	187b      	adds	r3, r7, r1
 80010d2:	4a22      	ldr	r2, [pc, #136]	; (800115c <HAL_UART_MspInit+0x1bc>)
 80010d4:	0019      	movs	r1, r3
 80010d6:	0010      	movs	r0, r2
 80010d8:	f000 fa40 	bl	800155c <HAL_GPIO_Init>
}
 80010dc:	e034      	b.n	8001148 <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART5)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a1f      	ldr	r2, [pc, #124]	; (8001160 <HAL_UART_MspInit+0x1c0>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d12f      	bne.n	8001148 <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART5_CLK_ENABLE();
 80010e8:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 80010ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010ec:	4b19      	ldr	r3, [pc, #100]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 80010ee:	2180      	movs	r1, #128	; 0x80
 80010f0:	0049      	lsls	r1, r1, #1
 80010f2:	430a      	orrs	r2, r1
 80010f4:	63da      	str	r2, [r3, #60]	; 0x3c
 80010f6:	4b17      	ldr	r3, [pc, #92]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 80010f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	4013      	ands	r3, r2
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8001106:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001108:	4b12      	ldr	r3, [pc, #72]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 800110a:	2102      	movs	r1, #2
 800110c:	430a      	orrs	r2, r1
 800110e:	635a      	str	r2, [r3, #52]	; 0x34
 8001110:	4b10      	ldr	r3, [pc, #64]	; (8001154 <HAL_UART_MspInit+0x1b4>)
 8001112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001114:	2202      	movs	r2, #2
 8001116:	4013      	ands	r3, r2
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 800111c:	216c      	movs	r1, #108	; 0x6c
 800111e:	187b      	adds	r3, r7, r1
 8001120:	2218      	movs	r2, #24
 8001122:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	187b      	adds	r3, r7, r1
 8001126:	2202      	movs	r2, #2
 8001128:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	187b      	adds	r3, r7, r1
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	187b      	adds	r3, r7, r1
 8001132:	2200      	movs	r2, #0
 8001134:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8001136:	187b      	adds	r3, r7, r1
 8001138:	2203      	movs	r2, #3
 800113a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113c:	187b      	adds	r3, r7, r1
 800113e:	4a07      	ldr	r2, [pc, #28]	; (800115c <HAL_UART_MspInit+0x1bc>)
 8001140:	0019      	movs	r1, r3
 8001142:	0010      	movs	r0, r2
 8001144:	f000 fa0a 	bl	800155c <HAL_GPIO_Init>
}
 8001148:	46c0      	nop			; (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	b021      	add	sp, #132	; 0x84
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	40004400 	.word	0x40004400
 8001154:	40021000 	.word	0x40021000
 8001158:	40004800 	.word	0x40004800
 800115c:	50000400 	.word	0x50000400
 8001160:	40005000 	.word	0x40005000

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001168:	e7fe      	b.n	8001168 <NMI_Handler+0x4>

0800116a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116e:	e7fe      	b.n	800116e <HardFault_Handler+0x4>

08001170 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001174:	46c0      	nop			; (mov r8, r8)
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001188:	f000 f8b4 	bl	80012f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800118c:	46c0      	nop			; (mov r8, r8)
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT1_Pin);
 8001196:	2001      	movs	r0, #1
 8001198:	f000 fb86 	bl	80018a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACC_INT2_Pin);
 800119c:	2002      	movs	r0, #2
 800119e:	f000 fb83 	bl	80018a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011ac:	4b03      	ldr	r3, [pc, #12]	; (80011bc <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 80011ae:	0018      	movs	r0, r3
 80011b0:	f002 fb06 	bl	80037c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	20000090 	.word	0x20000090

080011c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011c4:	46c0      	nop			; (mov r8, r8)
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
	...

080011cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011cc:	480d      	ldr	r0, [pc, #52]	; (8001204 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80011d0:	f7ff fff6 	bl	80011c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011d4:	480c      	ldr	r0, [pc, #48]	; (8001208 <LoopForever+0x6>)
  ldr r1, =_edata
 80011d6:	490d      	ldr	r1, [pc, #52]	; (800120c <LoopForever+0xa>)
  ldr r2, =_sidata
 80011d8:	4a0d      	ldr	r2, [pc, #52]	; (8001210 <LoopForever+0xe>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011dc:	e002      	b.n	80011e4 <LoopCopyDataInit>

080011de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011e2:	3304      	adds	r3, #4

080011e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e8:	d3f9      	bcc.n	80011de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ea:	4a0a      	ldr	r2, [pc, #40]	; (8001214 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011ec:	4c0a      	ldr	r4, [pc, #40]	; (8001218 <LoopForever+0x16>)
  movs r3, #0
 80011ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f0:	e001      	b.n	80011f6 <LoopFillZerobss>

080011f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f4:	3204      	adds	r2, #4

080011f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f8:	d3fb      	bcc.n	80011f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011fa:	f004 f8a9 	bl	8005350 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80011fe:	f7ff fa15 	bl	800062c <main>

08001202 <LoopForever>:

LoopForever:
  b LoopForever
 8001202:	e7fe      	b.n	8001202 <LoopForever>
  ldr   r0, =_estack
 8001204:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001208:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800120c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001210:	08005664 	.word	0x08005664
  ldr r2, =_sbss
 8001214:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001218:	200002b4 	.word	0x200002b4

0800121c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800121c:	e7fe      	b.n	800121c <ADC1_COMP_IRQHandler>
	...

08001220 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001226:	1dfb      	adds	r3, r7, #7
 8001228:	2200      	movs	r2, #0
 800122a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800122c:	4b0b      	ldr	r3, [pc, #44]	; (800125c <HAL_Init+0x3c>)
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	4b0a      	ldr	r3, [pc, #40]	; (800125c <HAL_Init+0x3c>)
 8001232:	2180      	movs	r1, #128	; 0x80
 8001234:	0049      	lsls	r1, r1, #1
 8001236:	430a      	orrs	r2, r1
 8001238:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800123a:	2000      	movs	r0, #0
 800123c:	f000 f810 	bl	8001260 <HAL_InitTick>
 8001240:	1e03      	subs	r3, r0, #0
 8001242:	d003      	beq.n	800124c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001244:	1dfb      	adds	r3, r7, #7
 8001246:	2201      	movs	r2, #1
 8001248:	701a      	strb	r2, [r3, #0]
 800124a:	e001      	b.n	8001250 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800124c:	f7ff fdf0 	bl	8000e30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001250:	1dfb      	adds	r3, r7, #7
 8001252:	781b      	ldrb	r3, [r3, #0]
}
 8001254:	0018      	movs	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	b002      	add	sp, #8
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40022000 	.word	0x40022000

08001260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001260:	b590      	push	{r4, r7, lr}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001268:	230f      	movs	r3, #15
 800126a:	18fb      	adds	r3, r7, r3
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001270:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <HAL_InitTick+0x88>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d02b      	beq.n	80012d0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001278:	4b1c      	ldr	r3, [pc, #112]	; (80012ec <HAL_InitTick+0x8c>)
 800127a:	681c      	ldr	r4, [r3, #0]
 800127c:	4b1a      	ldr	r3, [pc, #104]	; (80012e8 <HAL_InitTick+0x88>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	0019      	movs	r1, r3
 8001282:	23fa      	movs	r3, #250	; 0xfa
 8001284:	0098      	lsls	r0, r3, #2
 8001286:	f7fe ff45 	bl	8000114 <__udivsi3>
 800128a:	0003      	movs	r3, r0
 800128c:	0019      	movs	r1, r3
 800128e:	0020      	movs	r0, r4
 8001290:	f7fe ff40 	bl	8000114 <__udivsi3>
 8001294:	0003      	movs	r3, r0
 8001296:	0018      	movs	r0, r3
 8001298:	f000 f953 	bl	8001542 <HAL_SYSTICK_Config>
 800129c:	1e03      	subs	r3, r0, #0
 800129e:	d112      	bne.n	80012c6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	d80a      	bhi.n	80012bc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012a6:	6879      	ldr	r1, [r7, #4]
 80012a8:	2301      	movs	r3, #1
 80012aa:	425b      	negs	r3, r3
 80012ac:	2200      	movs	r2, #0
 80012ae:	0018      	movs	r0, r3
 80012b0:	f000 f91e 	bl	80014f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <HAL_InitTick+0x90>)
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	e00d      	b.n	80012d8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80012bc:	230f      	movs	r3, #15
 80012be:	18fb      	adds	r3, r7, r3
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
 80012c4:	e008      	b.n	80012d8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012c6:	230f      	movs	r3, #15
 80012c8:	18fb      	adds	r3, r7, r3
 80012ca:	2201      	movs	r2, #1
 80012cc:	701a      	strb	r2, [r3, #0]
 80012ce:	e003      	b.n	80012d8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012d0:	230f      	movs	r3, #15
 80012d2:	18fb      	adds	r3, r7, r3
 80012d4:	2201      	movs	r2, #1
 80012d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80012d8:	230f      	movs	r3, #15
 80012da:	18fb      	adds	r3, r7, r3
 80012dc:	781b      	ldrb	r3, [r3, #0]
}
 80012de:	0018      	movs	r0, r3
 80012e0:	46bd      	mov	sp, r7
 80012e2:	b005      	add	sp, #20
 80012e4:	bd90      	pop	{r4, r7, pc}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	2000000c 	.word	0x2000000c
 80012ec:	20000004 	.word	0x20000004
 80012f0:	20000008 	.word	0x20000008

080012f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012f8:	4b05      	ldr	r3, [pc, #20]	; (8001310 <HAL_IncTick+0x1c>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	001a      	movs	r2, r3
 80012fe:	4b05      	ldr	r3, [pc, #20]	; (8001314 <HAL_IncTick+0x20>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	18d2      	adds	r2, r2, r3
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <HAL_IncTick+0x20>)
 8001306:	601a      	str	r2, [r3, #0]
}
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	2000000c 	.word	0x2000000c
 8001314:	200002b0 	.word	0x200002b0

08001318 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  return uwTick;
 800131c:	4b02      	ldr	r3, [pc, #8]	; (8001328 <HAL_GetTick+0x10>)
 800131e:	681b      	ldr	r3, [r3, #0]
}
 8001320:	0018      	movs	r0, r3
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	46c0      	nop			; (mov r8, r8)
 8001328:	200002b0 	.word	0x200002b0

0800132c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001334:	f7ff fff0 	bl	8001318 <HAL_GetTick>
 8001338:	0003      	movs	r3, r0
 800133a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	3301      	adds	r3, #1
 8001344:	d005      	beq.n	8001352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001346:	4b0a      	ldr	r3, [pc, #40]	; (8001370 <HAL_Delay+0x44>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	001a      	movs	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	189b      	adds	r3, r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	f7ff ffe0 	bl	8001318 <HAL_GetTick>
 8001358:	0002      	movs	r2, r0
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	429a      	cmp	r2, r3
 8001362:	d8f7      	bhi.n	8001354 <HAL_Delay+0x28>
  {
  }
}
 8001364:	46c0      	nop			; (mov r8, r8)
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	46bd      	mov	sp, r7
 800136a:	b004      	add	sp, #16
 800136c:	bd80      	pop	{r7, pc}
 800136e:	46c0      	nop			; (mov r8, r8)
 8001370:	2000000c 	.word	0x2000000c

08001374 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	0002      	movs	r2, r0
 800137c:	1dfb      	adds	r3, r7, #7
 800137e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001380:	1dfb      	adds	r3, r7, #7
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b7f      	cmp	r3, #127	; 0x7f
 8001386:	d809      	bhi.n	800139c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001388:	1dfb      	adds	r3, r7, #7
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	001a      	movs	r2, r3
 800138e:	231f      	movs	r3, #31
 8001390:	401a      	ands	r2, r3
 8001392:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <__NVIC_EnableIRQ+0x30>)
 8001394:	2101      	movs	r1, #1
 8001396:	4091      	lsls	r1, r2
 8001398:	000a      	movs	r2, r1
 800139a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800139c:	46c0      	nop			; (mov r8, r8)
 800139e:	46bd      	mov	sp, r7
 80013a0:	b002      	add	sp, #8
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	e000e100 	.word	0xe000e100

080013a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	0002      	movs	r2, r0
 80013b0:	6039      	str	r1, [r7, #0]
 80013b2:	1dfb      	adds	r3, r7, #7
 80013b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b7f      	cmp	r3, #127	; 0x7f
 80013bc:	d828      	bhi.n	8001410 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013be:	4a2f      	ldr	r2, [pc, #188]	; (800147c <__NVIC_SetPriority+0xd4>)
 80013c0:	1dfb      	adds	r3, r7, #7
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b25b      	sxtb	r3, r3
 80013c6:	089b      	lsrs	r3, r3, #2
 80013c8:	33c0      	adds	r3, #192	; 0xc0
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	589b      	ldr	r3, [r3, r2]
 80013ce:	1dfa      	adds	r2, r7, #7
 80013d0:	7812      	ldrb	r2, [r2, #0]
 80013d2:	0011      	movs	r1, r2
 80013d4:	2203      	movs	r2, #3
 80013d6:	400a      	ands	r2, r1
 80013d8:	00d2      	lsls	r2, r2, #3
 80013da:	21ff      	movs	r1, #255	; 0xff
 80013dc:	4091      	lsls	r1, r2
 80013de:	000a      	movs	r2, r1
 80013e0:	43d2      	mvns	r2, r2
 80013e2:	401a      	ands	r2, r3
 80013e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	019b      	lsls	r3, r3, #6
 80013ea:	22ff      	movs	r2, #255	; 0xff
 80013ec:	401a      	ands	r2, r3
 80013ee:	1dfb      	adds	r3, r7, #7
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	0018      	movs	r0, r3
 80013f4:	2303      	movs	r3, #3
 80013f6:	4003      	ands	r3, r0
 80013f8:	00db      	lsls	r3, r3, #3
 80013fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013fc:	481f      	ldr	r0, [pc, #124]	; (800147c <__NVIC_SetPriority+0xd4>)
 80013fe:	1dfb      	adds	r3, r7, #7
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	b25b      	sxtb	r3, r3
 8001404:	089b      	lsrs	r3, r3, #2
 8001406:	430a      	orrs	r2, r1
 8001408:	33c0      	adds	r3, #192	; 0xc0
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800140e:	e031      	b.n	8001474 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001410:	4a1b      	ldr	r2, [pc, #108]	; (8001480 <__NVIC_SetPriority+0xd8>)
 8001412:	1dfb      	adds	r3, r7, #7
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	0019      	movs	r1, r3
 8001418:	230f      	movs	r3, #15
 800141a:	400b      	ands	r3, r1
 800141c:	3b08      	subs	r3, #8
 800141e:	089b      	lsrs	r3, r3, #2
 8001420:	3306      	adds	r3, #6
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	18d3      	adds	r3, r2, r3
 8001426:	3304      	adds	r3, #4
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	1dfa      	adds	r2, r7, #7
 800142c:	7812      	ldrb	r2, [r2, #0]
 800142e:	0011      	movs	r1, r2
 8001430:	2203      	movs	r2, #3
 8001432:	400a      	ands	r2, r1
 8001434:	00d2      	lsls	r2, r2, #3
 8001436:	21ff      	movs	r1, #255	; 0xff
 8001438:	4091      	lsls	r1, r2
 800143a:	000a      	movs	r2, r1
 800143c:	43d2      	mvns	r2, r2
 800143e:	401a      	ands	r2, r3
 8001440:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	019b      	lsls	r3, r3, #6
 8001446:	22ff      	movs	r2, #255	; 0xff
 8001448:	401a      	ands	r2, r3
 800144a:	1dfb      	adds	r3, r7, #7
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	0018      	movs	r0, r3
 8001450:	2303      	movs	r3, #3
 8001452:	4003      	ands	r3, r0
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001458:	4809      	ldr	r0, [pc, #36]	; (8001480 <__NVIC_SetPriority+0xd8>)
 800145a:	1dfb      	adds	r3, r7, #7
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	001c      	movs	r4, r3
 8001460:	230f      	movs	r3, #15
 8001462:	4023      	ands	r3, r4
 8001464:	3b08      	subs	r3, #8
 8001466:	089b      	lsrs	r3, r3, #2
 8001468:	430a      	orrs	r2, r1
 800146a:	3306      	adds	r3, #6
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	18c3      	adds	r3, r0, r3
 8001470:	3304      	adds	r3, #4
 8001472:	601a      	str	r2, [r3, #0]
}
 8001474:	46c0      	nop			; (mov r8, r8)
 8001476:	46bd      	mov	sp, r7
 8001478:	b003      	add	sp, #12
 800147a:	bd90      	pop	{r4, r7, pc}
 800147c:	e000e100 	.word	0xe000e100
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001488:	f3bf 8f4f 	dsb	sy
}
 800148c:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800148e:	4b04      	ldr	r3, [pc, #16]	; (80014a0 <__NVIC_SystemReset+0x1c>)
 8001490:	4a04      	ldr	r2, [pc, #16]	; (80014a4 <__NVIC_SystemReset+0x20>)
 8001492:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001494:	f3bf 8f4f 	dsb	sy
}
 8001498:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	e7fd      	b.n	800149a <__NVIC_SystemReset+0x16>
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	e000ed00 	.word	0xe000ed00
 80014a4:	05fa0004 	.word	0x05fa0004

080014a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	1e5a      	subs	r2, r3, #1
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	045b      	lsls	r3, r3, #17
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d301      	bcc.n	80014c0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014bc:	2301      	movs	r3, #1
 80014be:	e010      	b.n	80014e2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014c0:	4b0a      	ldr	r3, [pc, #40]	; (80014ec <SysTick_Config+0x44>)
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	3a01      	subs	r2, #1
 80014c6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014c8:	2301      	movs	r3, #1
 80014ca:	425b      	negs	r3, r3
 80014cc:	2103      	movs	r1, #3
 80014ce:	0018      	movs	r0, r3
 80014d0:	f7ff ff6a 	bl	80013a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d4:	4b05      	ldr	r3, [pc, #20]	; (80014ec <SysTick_Config+0x44>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014da:	4b04      	ldr	r3, [pc, #16]	; (80014ec <SysTick_Config+0x44>)
 80014dc:	2207      	movs	r2, #7
 80014de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	0018      	movs	r0, r3
 80014e4:	46bd      	mov	sp, r7
 80014e6:	b002      	add	sp, #8
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	e000e010 	.word	0xe000e010

080014f0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60b9      	str	r1, [r7, #8]
 80014f8:	607a      	str	r2, [r7, #4]
 80014fa:	210f      	movs	r1, #15
 80014fc:	187b      	adds	r3, r7, r1
 80014fe:	1c02      	adds	r2, r0, #0
 8001500:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	187b      	adds	r3, r7, r1
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b25b      	sxtb	r3, r3
 800150a:	0011      	movs	r1, r2
 800150c:	0018      	movs	r0, r3
 800150e:	f7ff ff4b 	bl	80013a8 <__NVIC_SetPriority>
}
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	46bd      	mov	sp, r7
 8001516:	b004      	add	sp, #16
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	0002      	movs	r2, r0
 8001522:	1dfb      	adds	r3, r7, #7
 8001524:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001526:	1dfb      	adds	r3, r7, #7
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b25b      	sxtb	r3, r3
 800152c:	0018      	movs	r0, r3
 800152e:	f7ff ff21 	bl	8001374 <__NVIC_EnableIRQ>
}
 8001532:	46c0      	nop			; (mov r8, r8)
 8001534:	46bd      	mov	sp, r7
 8001536:	b002      	add	sp, #8
 8001538:	bd80      	pop	{r7, pc}

0800153a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800153e:	f7ff ffa1 	bl	8001484 <__NVIC_SystemReset>

08001542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b082      	sub	sp, #8
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	0018      	movs	r0, r3
 800154e:	f7ff ffab 	bl	80014a8 <SysTick_Config>
 8001552:	0003      	movs	r3, r0
}
 8001554:	0018      	movs	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	b002      	add	sp, #8
 800155a:	bd80      	pop	{r7, pc}

0800155c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800156a:	e14d      	b.n	8001808 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2101      	movs	r1, #1
 8001572:	697a      	ldr	r2, [r7, #20]
 8001574:	4091      	lsls	r1, r2
 8001576:	000a      	movs	r2, r1
 8001578:	4013      	ands	r3, r2
 800157a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d100      	bne.n	8001584 <HAL_GPIO_Init+0x28>
 8001582:	e13e      	b.n	8001802 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	2203      	movs	r2, #3
 800158a:	4013      	ands	r3, r2
 800158c:	2b01      	cmp	r3, #1
 800158e:	d005      	beq.n	800159c <HAL_GPIO_Init+0x40>
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2203      	movs	r2, #3
 8001596:	4013      	ands	r3, r2
 8001598:	2b02      	cmp	r3, #2
 800159a:	d130      	bne.n	80015fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	2203      	movs	r2, #3
 80015a8:	409a      	lsls	r2, r3
 80015aa:	0013      	movs	r3, r2
 80015ac:	43da      	mvns	r2, r3
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	4013      	ands	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	68da      	ldr	r2, [r3, #12]
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	409a      	lsls	r2, r3
 80015be:	0013      	movs	r3, r2
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	693a      	ldr	r2, [r7, #16]
 80015ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015d2:	2201      	movs	r2, #1
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	409a      	lsls	r2, r3
 80015d8:	0013      	movs	r3, r2
 80015da:	43da      	mvns	r2, r3
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	091b      	lsrs	r3, r3, #4
 80015e8:	2201      	movs	r2, #1
 80015ea:	401a      	ands	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	409a      	lsls	r2, r3
 80015f0:	0013      	movs	r3, r2
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2203      	movs	r2, #3
 8001604:	4013      	ands	r3, r2
 8001606:	2b03      	cmp	r3, #3
 8001608:	d017      	beq.n	800163a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	2203      	movs	r2, #3
 8001616:	409a      	lsls	r2, r3
 8001618:	0013      	movs	r3, r2
 800161a:	43da      	mvns	r2, r3
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	4013      	ands	r3, r2
 8001620:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	689a      	ldr	r2, [r3, #8]
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	409a      	lsls	r2, r3
 800162c:	0013      	movs	r3, r2
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	2203      	movs	r2, #3
 8001640:	4013      	ands	r3, r2
 8001642:	2b02      	cmp	r3, #2
 8001644:	d123      	bne.n	800168e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	08da      	lsrs	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3208      	adds	r2, #8
 800164e:	0092      	lsls	r2, r2, #2
 8001650:	58d3      	ldr	r3, [r2, r3]
 8001652:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	2207      	movs	r2, #7
 8001658:	4013      	ands	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	220f      	movs	r2, #15
 800165e:	409a      	lsls	r2, r3
 8001660:	0013      	movs	r3, r2
 8001662:	43da      	mvns	r2, r3
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	4013      	ands	r3, r2
 8001668:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	691a      	ldr	r2, [r3, #16]
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	2107      	movs	r1, #7
 8001672:	400b      	ands	r3, r1
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	409a      	lsls	r2, r3
 8001678:	0013      	movs	r3, r2
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	4313      	orrs	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	08da      	lsrs	r2, r3, #3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3208      	adds	r2, #8
 8001688:	0092      	lsls	r2, r2, #2
 800168a:	6939      	ldr	r1, [r7, #16]
 800168c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	2203      	movs	r2, #3
 800169a:	409a      	lsls	r2, r3
 800169c:	0013      	movs	r3, r2
 800169e:	43da      	mvns	r2, r3
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	4013      	ands	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2203      	movs	r2, #3
 80016ac:	401a      	ands	r2, r3
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	409a      	lsls	r2, r3
 80016b4:	0013      	movs	r3, r2
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	23c0      	movs	r3, #192	; 0xc0
 80016c8:	029b      	lsls	r3, r3, #10
 80016ca:	4013      	ands	r3, r2
 80016cc:	d100      	bne.n	80016d0 <HAL_GPIO_Init+0x174>
 80016ce:	e098      	b.n	8001802 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80016d0:	4a53      	ldr	r2, [pc, #332]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	089b      	lsrs	r3, r3, #2
 80016d6:	3318      	adds	r3, #24
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	589b      	ldr	r3, [r3, r2]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	2203      	movs	r2, #3
 80016e2:	4013      	ands	r3, r2
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	220f      	movs	r2, #15
 80016e8:	409a      	lsls	r2, r3
 80016ea:	0013      	movs	r3, r2
 80016ec:	43da      	mvns	r2, r3
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	4013      	ands	r3, r2
 80016f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	23a0      	movs	r3, #160	; 0xa0
 80016f8:	05db      	lsls	r3, r3, #23
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d019      	beq.n	8001732 <HAL_GPIO_Init+0x1d6>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a48      	ldr	r2, [pc, #288]	; (8001824 <HAL_GPIO_Init+0x2c8>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d013      	beq.n	800172e <HAL_GPIO_Init+0x1d2>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a47      	ldr	r2, [pc, #284]	; (8001828 <HAL_GPIO_Init+0x2cc>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d00d      	beq.n	800172a <HAL_GPIO_Init+0x1ce>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a46      	ldr	r2, [pc, #280]	; (800182c <HAL_GPIO_Init+0x2d0>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d007      	beq.n	8001726 <HAL_GPIO_Init+0x1ca>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a45      	ldr	r2, [pc, #276]	; (8001830 <HAL_GPIO_Init+0x2d4>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d101      	bne.n	8001722 <HAL_GPIO_Init+0x1c6>
 800171e:	2304      	movs	r3, #4
 8001720:	e008      	b.n	8001734 <HAL_GPIO_Init+0x1d8>
 8001722:	2305      	movs	r3, #5
 8001724:	e006      	b.n	8001734 <HAL_GPIO_Init+0x1d8>
 8001726:	2303      	movs	r3, #3
 8001728:	e004      	b.n	8001734 <HAL_GPIO_Init+0x1d8>
 800172a:	2302      	movs	r3, #2
 800172c:	e002      	b.n	8001734 <HAL_GPIO_Init+0x1d8>
 800172e:	2301      	movs	r3, #1
 8001730:	e000      	b.n	8001734 <HAL_GPIO_Init+0x1d8>
 8001732:	2300      	movs	r3, #0
 8001734:	697a      	ldr	r2, [r7, #20]
 8001736:	2103      	movs	r1, #3
 8001738:	400a      	ands	r2, r1
 800173a:	00d2      	lsls	r2, r2, #3
 800173c:	4093      	lsls	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	4313      	orrs	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001744:	4936      	ldr	r1, [pc, #216]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	089b      	lsrs	r3, r3, #2
 800174a:	3318      	adds	r3, #24
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001752:	4b33      	ldr	r3, [pc, #204]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	43da      	mvns	r2, r3
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	4013      	ands	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685a      	ldr	r2, [r3, #4]
 8001766:	2380      	movs	r3, #128	; 0x80
 8001768:	035b      	lsls	r3, r3, #13
 800176a:	4013      	ands	r3, r2
 800176c:	d003      	beq.n	8001776 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4313      	orrs	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001776:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800177c:	4b28      	ldr	r3, [pc, #160]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	43da      	mvns	r2, r3
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	4013      	ands	r3, r2
 800178a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685a      	ldr	r2, [r3, #4]
 8001790:	2380      	movs	r3, #128	; 0x80
 8001792:	039b      	lsls	r3, r3, #14
 8001794:	4013      	ands	r3, r2
 8001796:	d003      	beq.n	80017a0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	4313      	orrs	r3, r2
 800179e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017a0:	4b1f      	ldr	r3, [pc, #124]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80017a6:	4a1e      	ldr	r2, [pc, #120]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 80017a8:	2384      	movs	r3, #132	; 0x84
 80017aa:	58d3      	ldr	r3, [r2, r3]
 80017ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	43da      	mvns	r2, r3
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	4013      	ands	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	029b      	lsls	r3, r3, #10
 80017c0:	4013      	ands	r3, r2
 80017c2:	d003      	beq.n	80017cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017cc:	4914      	ldr	r1, [pc, #80]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 80017ce:	2284      	movs	r2, #132	; 0x84
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80017d4:	4a12      	ldr	r2, [pc, #72]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 80017d6:	2380      	movs	r3, #128	; 0x80
 80017d8:	58d3      	ldr	r3, [r2, r3]
 80017da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	43da      	mvns	r2, r3
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	4013      	ands	r3, r2
 80017e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685a      	ldr	r2, [r3, #4]
 80017ea:	2380      	movs	r3, #128	; 0x80
 80017ec:	025b      	lsls	r3, r3, #9
 80017ee:	4013      	ands	r3, r2
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017fa:	4909      	ldr	r1, [pc, #36]	; (8001820 <HAL_GPIO_Init+0x2c4>)
 80017fc:	2280      	movs	r2, #128	; 0x80
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3301      	adds	r3, #1
 8001806:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	40da      	lsrs	r2, r3
 8001810:	1e13      	subs	r3, r2, #0
 8001812:	d000      	beq.n	8001816 <HAL_GPIO_Init+0x2ba>
 8001814:	e6aa      	b.n	800156c <HAL_GPIO_Init+0x10>
  }
}
 8001816:	46c0      	nop			; (mov r8, r8)
 8001818:	46c0      	nop			; (mov r8, r8)
 800181a:	46bd      	mov	sp, r7
 800181c:	b006      	add	sp, #24
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021800 	.word	0x40021800
 8001824:	50000400 	.word	0x50000400
 8001828:	50000800 	.word	0x50000800
 800182c:	50000c00 	.word	0x50000c00
 8001830:	50001000 	.word	0x50001000

08001834 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	000a      	movs	r2, r1
 800183e:	1cbb      	adds	r3, r7, #2
 8001840:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	691b      	ldr	r3, [r3, #16]
 8001846:	1cba      	adds	r2, r7, #2
 8001848:	8812      	ldrh	r2, [r2, #0]
 800184a:	4013      	ands	r3, r2
 800184c:	d004      	beq.n	8001858 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800184e:	230f      	movs	r3, #15
 8001850:	18fb      	adds	r3, r7, r3
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
 8001856:	e003      	b.n	8001860 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001858:	230f      	movs	r3, #15
 800185a:	18fb      	adds	r3, r7, r3
 800185c:	2200      	movs	r2, #0
 800185e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001860:	230f      	movs	r3, #15
 8001862:	18fb      	adds	r3, r7, r3
 8001864:	781b      	ldrb	r3, [r3, #0]
}
 8001866:	0018      	movs	r0, r3
 8001868:	46bd      	mov	sp, r7
 800186a:	b004      	add	sp, #16
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	0008      	movs	r0, r1
 8001878:	0011      	movs	r1, r2
 800187a:	1cbb      	adds	r3, r7, #2
 800187c:	1c02      	adds	r2, r0, #0
 800187e:	801a      	strh	r2, [r3, #0]
 8001880:	1c7b      	adds	r3, r7, #1
 8001882:	1c0a      	adds	r2, r1, #0
 8001884:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001886:	1c7b      	adds	r3, r7, #1
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d004      	beq.n	8001898 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800188e:	1cbb      	adds	r3, r7, #2
 8001890:	881a      	ldrh	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001896:	e003      	b.n	80018a0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001898:	1cbb      	adds	r3, r7, #2
 800189a:	881a      	ldrh	r2, [r3, #0]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018a0:	46c0      	nop			; (mov r8, r8)
 80018a2:	46bd      	mov	sp, r7
 80018a4:	b002      	add	sp, #8
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	0002      	movs	r2, r0
 80018b0:	1dbb      	adds	r3, r7, #6
 80018b2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80018b4:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	1dba      	adds	r2, r7, #6
 80018ba:	8812      	ldrh	r2, [r2, #0]
 80018bc:	4013      	ands	r3, r2
 80018be:	d008      	beq.n	80018d2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80018c0:	4b0d      	ldr	r3, [pc, #52]	; (80018f8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80018c2:	1dba      	adds	r2, r7, #6
 80018c4:	8812      	ldrh	r2, [r2, #0]
 80018c6:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80018c8:	1dbb      	adds	r3, r7, #6
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	0018      	movs	r0, r3
 80018ce:	f000 f815 	bl	80018fc <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80018d2:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	1dba      	adds	r2, r7, #6
 80018d8:	8812      	ldrh	r2, [r2, #0]
 80018da:	4013      	ands	r3, r2
 80018dc:	d008      	beq.n	80018f0 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80018de:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80018e0:	1dba      	adds	r2, r7, #6
 80018e2:	8812      	ldrh	r2, [r2, #0]
 80018e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80018e6:	1dbb      	adds	r3, r7, #6
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	0018      	movs	r0, r3
 80018ec:	f000 f810 	bl	8001910 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80018f0:	46c0      	nop			; (mov r8, r8)
 80018f2:	46bd      	mov	sp, r7
 80018f4:	b002      	add	sp, #8
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40021800 	.word	0x40021800

080018fc <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	0002      	movs	r2, r0
 8001904:	1dbb      	adds	r3, r7, #6
 8001906:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001908:	46c0      	nop			; (mov r8, r8)
 800190a:	46bd      	mov	sp, r7
 800190c:	b002      	add	sp, #8
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	0002      	movs	r2, r0
 8001918:	1dbb      	adds	r3, r7, #6
 800191a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800191c:	46c0      	nop			; (mov r8, r8)
 800191e:	46bd      	mov	sp, r7
 8001920:	b002      	add	sp, #8
 8001922:	bd80      	pop	{r7, pc}

08001924 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800192c:	4b19      	ldr	r3, [pc, #100]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a19      	ldr	r2, [pc, #100]	; (8001998 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001932:	4013      	ands	r3, r2
 8001934:	0019      	movs	r1, r3
 8001936:	4b17      	ldr	r3, [pc, #92]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	430a      	orrs	r2, r1
 800193c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	2380      	movs	r3, #128	; 0x80
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	429a      	cmp	r2, r3
 8001946:	d11f      	bne.n	8001988 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001948:	4b14      	ldr	r3, [pc, #80]	; (800199c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	0013      	movs	r3, r2
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	189b      	adds	r3, r3, r2
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	4912      	ldr	r1, [pc, #72]	; (80019a0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001956:	0018      	movs	r0, r3
 8001958:	f7fe fbdc 	bl	8000114 <__udivsi3>
 800195c:	0003      	movs	r3, r0
 800195e:	3301      	adds	r3, #1
 8001960:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001962:	e008      	b.n	8001976 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	3b01      	subs	r3, #1
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	e001      	b.n	8001976 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e009      	b.n	800198a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001976:	4b07      	ldr	r3, [pc, #28]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001978:	695a      	ldr	r2, [r3, #20]
 800197a:	2380      	movs	r3, #128	; 0x80
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	401a      	ands	r2, r3
 8001980:	2380      	movs	r3, #128	; 0x80
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	429a      	cmp	r2, r3
 8001986:	d0ed      	beq.n	8001964 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	0018      	movs	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	b004      	add	sp, #16
 8001990:	bd80      	pop	{r7, pc}
 8001992:	46c0      	nop			; (mov r8, r8)
 8001994:	40007000 	.word	0x40007000
 8001998:	fffff9ff 	.word	0xfffff9ff
 800199c:	20000004 	.word	0x20000004
 80019a0:	000f4240 	.word	0x000f4240

080019a4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80019a8:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	23e0      	movs	r3, #224	; 0xe0
 80019ae:	01db      	lsls	r3, r3, #7
 80019b0:	4013      	ands	r3, r2
}
 80019b2:	0018      	movs	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40021000 	.word	0x40021000

080019bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d102      	bne.n	80019d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	f000 fb50 	bl	8002070 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2201      	movs	r2, #1
 80019d6:	4013      	ands	r3, r2
 80019d8:	d100      	bne.n	80019dc <HAL_RCC_OscConfig+0x20>
 80019da:	e07c      	b.n	8001ad6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019dc:	4bc3      	ldr	r3, [pc, #780]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	2238      	movs	r2, #56	; 0x38
 80019e2:	4013      	ands	r3, r2
 80019e4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019e6:	4bc1      	ldr	r3, [pc, #772]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	2203      	movs	r2, #3
 80019ec:	4013      	ands	r3, r2
 80019ee:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	2b10      	cmp	r3, #16
 80019f4:	d102      	bne.n	80019fc <HAL_RCC_OscConfig+0x40>
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d002      	beq.n	8001a02 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	2b08      	cmp	r3, #8
 8001a00:	d10b      	bne.n	8001a1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a02:	4bba      	ldr	r3, [pc, #744]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	2380      	movs	r3, #128	; 0x80
 8001a08:	029b      	lsls	r3, r3, #10
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d062      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x118>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d15e      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e32a      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685a      	ldr	r2, [r3, #4]
 8001a1e:	2380      	movs	r3, #128	; 0x80
 8001a20:	025b      	lsls	r3, r3, #9
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d107      	bne.n	8001a36 <HAL_RCC_OscConfig+0x7a>
 8001a26:	4bb1      	ldr	r3, [pc, #708]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	4bb0      	ldr	r3, [pc, #704]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a2c:	2180      	movs	r1, #128	; 0x80
 8001a2e:	0249      	lsls	r1, r1, #9
 8001a30:	430a      	orrs	r2, r1
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	e020      	b.n	8001a78 <HAL_RCC_OscConfig+0xbc>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685a      	ldr	r2, [r3, #4]
 8001a3a:	23a0      	movs	r3, #160	; 0xa0
 8001a3c:	02db      	lsls	r3, r3, #11
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d10e      	bne.n	8001a60 <HAL_RCC_OscConfig+0xa4>
 8001a42:	4baa      	ldr	r3, [pc, #680]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	4ba9      	ldr	r3, [pc, #676]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a48:	2180      	movs	r1, #128	; 0x80
 8001a4a:	02c9      	lsls	r1, r1, #11
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	4ba6      	ldr	r3, [pc, #664]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4ba5      	ldr	r3, [pc, #660]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a56:	2180      	movs	r1, #128	; 0x80
 8001a58:	0249      	lsls	r1, r1, #9
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	e00b      	b.n	8001a78 <HAL_RCC_OscConfig+0xbc>
 8001a60:	4ba2      	ldr	r3, [pc, #648]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4ba1      	ldr	r3, [pc, #644]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a66:	49a2      	ldr	r1, [pc, #648]	; (8001cf0 <HAL_RCC_OscConfig+0x334>)
 8001a68:	400a      	ands	r2, r1
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	4b9f      	ldr	r3, [pc, #636]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	4b9e      	ldr	r3, [pc, #632]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a72:	49a0      	ldr	r1, [pc, #640]	; (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001a74:	400a      	ands	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d014      	beq.n	8001aaa <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a80:	f7ff fc4a 	bl	8001318 <HAL_GetTick>
 8001a84:	0003      	movs	r3, r0
 8001a86:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a88:	e008      	b.n	8001a9c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a8a:	f7ff fc45 	bl	8001318 <HAL_GetTick>
 8001a8e:	0002      	movs	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b64      	cmp	r3, #100	; 0x64
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e2e9      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a9c:	4b93      	ldr	r3, [pc, #588]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2380      	movs	r3, #128	; 0x80
 8001aa2:	029b      	lsls	r3, r3, #10
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d0f0      	beq.n	8001a8a <HAL_RCC_OscConfig+0xce>
 8001aa8:	e015      	b.n	8001ad6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aaa:	f7ff fc35 	bl	8001318 <HAL_GetTick>
 8001aae:	0003      	movs	r3, r0
 8001ab0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ab4:	f7ff fc30 	bl	8001318 <HAL_GetTick>
 8001ab8:	0002      	movs	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b64      	cmp	r3, #100	; 0x64
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e2d4      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ac6:	4b89      	ldr	r3, [pc, #548]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	2380      	movs	r3, #128	; 0x80
 8001acc:	029b      	lsls	r3, r3, #10
 8001ace:	4013      	ands	r3, r2
 8001ad0:	d1f0      	bne.n	8001ab4 <HAL_RCC_OscConfig+0xf8>
 8001ad2:	e000      	b.n	8001ad6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ad4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2202      	movs	r2, #2
 8001adc:	4013      	ands	r3, r2
 8001ade:	d100      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x126>
 8001ae0:	e099      	b.n	8001c16 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ae2:	4b82      	ldr	r3, [pc, #520]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2238      	movs	r2, #56	; 0x38
 8001ae8:	4013      	ands	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001aec:	4b7f      	ldr	r3, [pc, #508]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	2203      	movs	r2, #3
 8001af2:	4013      	ands	r3, r2
 8001af4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	2b10      	cmp	r3, #16
 8001afa:	d102      	bne.n	8001b02 <HAL_RCC_OscConfig+0x146>
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d002      	beq.n	8001b08 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d135      	bne.n	8001b74 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b08:	4b78      	ldr	r3, [pc, #480]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	2380      	movs	r3, #128	; 0x80
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	4013      	ands	r3, r2
 8001b12:	d005      	beq.n	8001b20 <HAL_RCC_OscConfig+0x164>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e2a7      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b20:	4b72      	ldr	r3, [pc, #456]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	4a74      	ldr	r2, [pc, #464]	; (8001cf8 <HAL_RCC_OscConfig+0x33c>)
 8001b26:	4013      	ands	r3, r2
 8001b28:	0019      	movs	r1, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	021a      	lsls	r2, r3, #8
 8001b30:	4b6e      	ldr	r3, [pc, #440]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b32:	430a      	orrs	r2, r1
 8001b34:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d112      	bne.n	8001b62 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b3c:	4b6b      	ldr	r3, [pc, #428]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a6e      	ldr	r2, [pc, #440]	; (8001cfc <HAL_RCC_OscConfig+0x340>)
 8001b42:	4013      	ands	r3, r2
 8001b44:	0019      	movs	r1, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	691a      	ldr	r2, [r3, #16]
 8001b4a:	4b68      	ldr	r3, [pc, #416]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001b50:	4b66      	ldr	r3, [pc, #408]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	0adb      	lsrs	r3, r3, #11
 8001b56:	2207      	movs	r2, #7
 8001b58:	4013      	ands	r3, r2
 8001b5a:	4a69      	ldr	r2, [pc, #420]	; (8001d00 <HAL_RCC_OscConfig+0x344>)
 8001b5c:	40da      	lsrs	r2, r3
 8001b5e:	4b69      	ldr	r3, [pc, #420]	; (8001d04 <HAL_RCC_OscConfig+0x348>)
 8001b60:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b62:	4b69      	ldr	r3, [pc, #420]	; (8001d08 <HAL_RCC_OscConfig+0x34c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	0018      	movs	r0, r3
 8001b68:	f7ff fb7a 	bl	8001260 <HAL_InitTick>
 8001b6c:	1e03      	subs	r3, r0, #0
 8001b6e:	d051      	beq.n	8001c14 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e27d      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d030      	beq.n	8001bde <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001b7c:	4b5b      	ldr	r3, [pc, #364]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a5e      	ldr	r2, [pc, #376]	; (8001cfc <HAL_RCC_OscConfig+0x340>)
 8001b82:	4013      	ands	r3, r2
 8001b84:	0019      	movs	r1, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	691a      	ldr	r2, [r3, #16]
 8001b8a:	4b58      	ldr	r3, [pc, #352]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001b90:	4b56      	ldr	r3, [pc, #344]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	4b55      	ldr	r3, [pc, #340]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001b96:	2180      	movs	r1, #128	; 0x80
 8001b98:	0049      	lsls	r1, r1, #1
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b9e:	f7ff fbbb 	bl	8001318 <HAL_GetTick>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba8:	f7ff fbb6 	bl	8001318 <HAL_GetTick>
 8001bac:	0002      	movs	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e25a      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bba:	4b4c      	ldr	r3, [pc, #304]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	2380      	movs	r3, #128	; 0x80
 8001bc0:	00db      	lsls	r3, r3, #3
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d0f0      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc6:	4b49      	ldr	r3, [pc, #292]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	4a4b      	ldr	r2, [pc, #300]	; (8001cf8 <HAL_RCC_OscConfig+0x33c>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	0019      	movs	r1, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	021a      	lsls	r2, r3, #8
 8001bd6:	4b45      	ldr	r3, [pc, #276]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	605a      	str	r2, [r3, #4]
 8001bdc:	e01b      	b.n	8001c16 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001bde:	4b43      	ldr	r3, [pc, #268]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	4b42      	ldr	r3, [pc, #264]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001be4:	4949      	ldr	r1, [pc, #292]	; (8001d0c <HAL_RCC_OscConfig+0x350>)
 8001be6:	400a      	ands	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bea:	f7ff fb95 	bl	8001318 <HAL_GetTick>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf4:	f7ff fb90 	bl	8001318 <HAL_GetTick>
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e234      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c06:	4b39      	ldr	r3, [pc, #228]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	2380      	movs	r3, #128	; 0x80
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d1f0      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x238>
 8001c12:	e000      	b.n	8001c16 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c14:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2208      	movs	r2, #8
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d047      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c20:	4b32      	ldr	r3, [pc, #200]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	2238      	movs	r2, #56	; 0x38
 8001c26:	4013      	ands	r3, r2
 8001c28:	2b18      	cmp	r3, #24
 8001c2a:	d10a      	bne.n	8001c42 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001c2c:	4b2f      	ldr	r3, [pc, #188]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001c2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c30:	2202      	movs	r2, #2
 8001c32:	4013      	ands	r3, r2
 8001c34:	d03c      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x2f4>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d138      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e216      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d019      	beq.n	8001c7e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001c4a:	4b28      	ldr	r3, [pc, #160]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001c4c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c4e:	4b27      	ldr	r3, [pc, #156]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001c50:	2101      	movs	r1, #1
 8001c52:	430a      	orrs	r2, r1
 8001c54:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c56:	f7ff fb5f 	bl	8001318 <HAL_GetTick>
 8001c5a:	0003      	movs	r3, r0
 8001c5c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c60:	f7ff fb5a 	bl	8001318 <HAL_GetTick>
 8001c64:	0002      	movs	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e1fe      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c72:	4b1e      	ldr	r3, [pc, #120]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001c74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c76:	2202      	movs	r2, #2
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d0f1      	beq.n	8001c60 <HAL_RCC_OscConfig+0x2a4>
 8001c7c:	e018      	b.n	8001cb0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001c7e:	4b1b      	ldr	r3, [pc, #108]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001c80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c82:	4b1a      	ldr	r3, [pc, #104]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001c84:	2101      	movs	r1, #1
 8001c86:	438a      	bics	r2, r1
 8001c88:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8a:	f7ff fb45 	bl	8001318 <HAL_GetTick>
 8001c8e:	0003      	movs	r3, r0
 8001c90:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c94:	f7ff fb40 	bl	8001318 <HAL_GetTick>
 8001c98:	0002      	movs	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e1e4      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ca6:	4b11      	ldr	r3, [pc, #68]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001ca8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001caa:	2202      	movs	r2, #2
 8001cac:	4013      	ands	r3, r2
 8001cae:	d1f1      	bne.n	8001c94 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2204      	movs	r2, #4
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d100      	bne.n	8001cbc <HAL_RCC_OscConfig+0x300>
 8001cba:	e0c7      	b.n	8001e4c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cbc:	231f      	movs	r3, #31
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001cc4:	4b09      	ldr	r3, [pc, #36]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	2238      	movs	r2, #56	; 0x38
 8001cca:	4013      	ands	r3, r2
 8001ccc:	2b20      	cmp	r3, #32
 8001cce:	d11f      	bne.n	8001d10 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001cd0:	4b06      	ldr	r3, [pc, #24]	; (8001cec <HAL_RCC_OscConfig+0x330>)
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d100      	bne.n	8001cdc <HAL_RCC_OscConfig+0x320>
 8001cda:	e0b7      	b.n	8001e4c <HAL_RCC_OscConfig+0x490>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d000      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x32a>
 8001ce4:	e0b2      	b.n	8001e4c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e1c2      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
 8001cea:	46c0      	nop			; (mov r8, r8)
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	fffeffff 	.word	0xfffeffff
 8001cf4:	fffbffff 	.word	0xfffbffff
 8001cf8:	ffff80ff 	.word	0xffff80ff
 8001cfc:	ffffc7ff 	.word	0xffffc7ff
 8001d00:	00f42400 	.word	0x00f42400
 8001d04:	20000004 	.word	0x20000004
 8001d08:	20000008 	.word	0x20000008
 8001d0c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d10:	4bb5      	ldr	r3, [pc, #724]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001d12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	055b      	lsls	r3, r3, #21
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d101      	bne.n	8001d20 <HAL_RCC_OscConfig+0x364>
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e000      	b.n	8001d22 <HAL_RCC_OscConfig+0x366>
 8001d20:	2300      	movs	r3, #0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d011      	beq.n	8001d4a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001d26:	4bb0      	ldr	r3, [pc, #704]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001d28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d2a:	4baf      	ldr	r3, [pc, #700]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001d2c:	2180      	movs	r1, #128	; 0x80
 8001d2e:	0549      	lsls	r1, r1, #21
 8001d30:	430a      	orrs	r2, r1
 8001d32:	63da      	str	r2, [r3, #60]	; 0x3c
 8001d34:	4bac      	ldr	r3, [pc, #688]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001d36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d38:	2380      	movs	r3, #128	; 0x80
 8001d3a:	055b      	lsls	r3, r3, #21
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001d42:	231f      	movs	r3, #31
 8001d44:	18fb      	adds	r3, r7, r3
 8001d46:	2201      	movs	r2, #1
 8001d48:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d4a:	4ba8      	ldr	r3, [pc, #672]	; (8001fec <HAL_RCC_OscConfig+0x630>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	2380      	movs	r3, #128	; 0x80
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	4013      	ands	r3, r2
 8001d54:	d11a      	bne.n	8001d8c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d56:	4ba5      	ldr	r3, [pc, #660]	; (8001fec <HAL_RCC_OscConfig+0x630>)
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	4ba4      	ldr	r3, [pc, #656]	; (8001fec <HAL_RCC_OscConfig+0x630>)
 8001d5c:	2180      	movs	r1, #128	; 0x80
 8001d5e:	0049      	lsls	r1, r1, #1
 8001d60:	430a      	orrs	r2, r1
 8001d62:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001d64:	f7ff fad8 	bl	8001318 <HAL_GetTick>
 8001d68:	0003      	movs	r3, r0
 8001d6a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d6e:	f7ff fad3 	bl	8001318 <HAL_GetTick>
 8001d72:	0002      	movs	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e177      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d80:	4b9a      	ldr	r3, [pc, #616]	; (8001fec <HAL_RCC_OscConfig+0x630>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	2380      	movs	r3, #128	; 0x80
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d106      	bne.n	8001da2 <HAL_RCC_OscConfig+0x3e6>
 8001d94:	4b94      	ldr	r3, [pc, #592]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001d96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d98:	4b93      	ldr	r3, [pc, #588]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001da0:	e01c      	b.n	8001ddc <HAL_RCC_OscConfig+0x420>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2b05      	cmp	r3, #5
 8001da8:	d10c      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x408>
 8001daa:	4b8f      	ldr	r3, [pc, #572]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001dac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001dae:	4b8e      	ldr	r3, [pc, #568]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001db0:	2104      	movs	r1, #4
 8001db2:	430a      	orrs	r2, r1
 8001db4:	65da      	str	r2, [r3, #92]	; 0x5c
 8001db6:	4b8c      	ldr	r3, [pc, #560]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001db8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001dba:	4b8b      	ldr	r3, [pc, #556]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	65da      	str	r2, [r3, #92]	; 0x5c
 8001dc2:	e00b      	b.n	8001ddc <HAL_RCC_OscConfig+0x420>
 8001dc4:	4b88      	ldr	r3, [pc, #544]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001dc6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001dc8:	4b87      	ldr	r3, [pc, #540]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001dca:	2101      	movs	r1, #1
 8001dcc:	438a      	bics	r2, r1
 8001dce:	65da      	str	r2, [r3, #92]	; 0x5c
 8001dd0:	4b85      	ldr	r3, [pc, #532]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001dd2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001dd4:	4b84      	ldr	r3, [pc, #528]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001dd6:	2104      	movs	r1, #4
 8001dd8:	438a      	bics	r2, r1
 8001dda:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d014      	beq.n	8001e0e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de4:	f7ff fa98 	bl	8001318 <HAL_GetTick>
 8001de8:	0003      	movs	r3, r0
 8001dea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dec:	e009      	b.n	8001e02 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dee:	f7ff fa93 	bl	8001318 <HAL_GetTick>
 8001df2:	0002      	movs	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	4a7d      	ldr	r2, [pc, #500]	; (8001ff0 <HAL_RCC_OscConfig+0x634>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e136      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e02:	4b79      	ldr	r3, [pc, #484]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e06:	2202      	movs	r2, #2
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x432>
 8001e0c:	e013      	b.n	8001e36 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0e:	f7ff fa83 	bl	8001318 <HAL_GetTick>
 8001e12:	0003      	movs	r3, r0
 8001e14:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e16:	e009      	b.n	8001e2c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e18:	f7ff fa7e 	bl	8001318 <HAL_GetTick>
 8001e1c:	0002      	movs	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	4a73      	ldr	r2, [pc, #460]	; (8001ff0 <HAL_RCC_OscConfig+0x634>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e121      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e2c:	4b6e      	ldr	r3, [pc, #440]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e30:	2202      	movs	r2, #2
 8001e32:	4013      	ands	r3, r2
 8001e34:	d1f0      	bne.n	8001e18 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001e36:	231f      	movs	r3, #31
 8001e38:	18fb      	adds	r3, r7, r3
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d105      	bne.n	8001e4c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001e40:	4b69      	ldr	r3, [pc, #420]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e44:	4b68      	ldr	r3, [pc, #416]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e46:	496b      	ldr	r1, [pc, #428]	; (8001ff4 <HAL_RCC_OscConfig+0x638>)
 8001e48:	400a      	ands	r2, r1
 8001e4a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2220      	movs	r2, #32
 8001e52:	4013      	ands	r3, r2
 8001e54:	d039      	beq.n	8001eca <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d01b      	beq.n	8001e96 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e5e:	4b62      	ldr	r3, [pc, #392]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4b61      	ldr	r3, [pc, #388]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e64:	2180      	movs	r1, #128	; 0x80
 8001e66:	03c9      	lsls	r1, r1, #15
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e6c:	f7ff fa54 	bl	8001318 <HAL_GetTick>
 8001e70:	0003      	movs	r3, r0
 8001e72:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001e74:	e008      	b.n	8001e88 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e76:	f7ff fa4f 	bl	8001318 <HAL_GetTick>
 8001e7a:	0002      	movs	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d901      	bls.n	8001e88 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e0f3      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001e88:	4b57      	ldr	r3, [pc, #348]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	2380      	movs	r3, #128	; 0x80
 8001e8e:	041b      	lsls	r3, r3, #16
 8001e90:	4013      	ands	r3, r2
 8001e92:	d0f0      	beq.n	8001e76 <HAL_RCC_OscConfig+0x4ba>
 8001e94:	e019      	b.n	8001eca <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e96:	4b54      	ldr	r3, [pc, #336]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	4b53      	ldr	r3, [pc, #332]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001e9c:	4956      	ldr	r1, [pc, #344]	; (8001ff8 <HAL_RCC_OscConfig+0x63c>)
 8001e9e:	400a      	ands	r2, r1
 8001ea0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea2:	f7ff fa39 	bl	8001318 <HAL_GetTick>
 8001ea6:	0003      	movs	r3, r0
 8001ea8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001eac:	f7ff fa34 	bl	8001318 <HAL_GetTick>
 8001eb0:	0002      	movs	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e0d8      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001ebe:	4b4a      	ldr	r3, [pc, #296]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	2380      	movs	r3, #128	; 0x80
 8001ec4:	041b      	lsls	r3, r3, #16
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	d1f0      	bne.n	8001eac <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a1b      	ldr	r3, [r3, #32]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d100      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x518>
 8001ed2:	e0cc      	b.n	800206e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed4:	4b44      	ldr	r3, [pc, #272]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	2238      	movs	r2, #56	; 0x38
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b10      	cmp	r3, #16
 8001ede:	d100      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x526>
 8001ee0:	e07b      	b.n	8001fda <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d156      	bne.n	8001f98 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eea:	4b3f      	ldr	r3, [pc, #252]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	4b3e      	ldr	r3, [pc, #248]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001ef0:	4942      	ldr	r1, [pc, #264]	; (8001ffc <HAL_RCC_OscConfig+0x640>)
 8001ef2:	400a      	ands	r2, r1
 8001ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef6:	f7ff fa0f 	bl	8001318 <HAL_GetTick>
 8001efa:	0003      	movs	r3, r0
 8001efc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f00:	f7ff fa0a 	bl	8001318 <HAL_GetTick>
 8001f04:	0002      	movs	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e0ae      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f12:	4b35      	ldr	r3, [pc, #212]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	2380      	movs	r3, #128	; 0x80
 8001f18:	049b      	lsls	r3, r3, #18
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d1f0      	bne.n	8001f00 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f1e:	4b32      	ldr	r3, [pc, #200]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	4a37      	ldr	r2, [pc, #220]	; (8002000 <HAL_RCC_OscConfig+0x644>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	0019      	movs	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f36:	021b      	lsls	r3, r3, #8
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	431a      	orrs	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f44:	431a      	orrs	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	4b26      	ldr	r3, [pc, #152]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f52:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f58:	2180      	movs	r1, #128	; 0x80
 8001f5a:	0449      	lsls	r1, r1, #17
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001f60:	4b21      	ldr	r3, [pc, #132]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f62:	68da      	ldr	r2, [r3, #12]
 8001f64:	4b20      	ldr	r3, [pc, #128]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f66:	2180      	movs	r1, #128	; 0x80
 8001f68:	0549      	lsls	r1, r1, #21
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6e:	f7ff f9d3 	bl	8001318 <HAL_GetTick>
 8001f72:	0003      	movs	r3, r0
 8001f74:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f78:	f7ff f9ce 	bl	8001318 <HAL_GetTick>
 8001f7c:	0002      	movs	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e072      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f8a:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	2380      	movs	r3, #128	; 0x80
 8001f90:	049b      	lsls	r3, r3, #18
 8001f92:	4013      	ands	r3, r2
 8001f94:	d0f0      	beq.n	8001f78 <HAL_RCC_OscConfig+0x5bc>
 8001f96:	e06a      	b.n	800206e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f98:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f9e:	4917      	ldr	r1, [pc, #92]	; (8001ffc <HAL_RCC_OscConfig+0x640>)
 8001fa0:	400a      	ands	r2, r1
 8001fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa4:	f7ff f9b8 	bl	8001318 <HAL_GetTick>
 8001fa8:	0003      	movs	r3, r0
 8001faa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fac:	e008      	b.n	8001fc0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fae:	f7ff f9b3 	bl	8001318 <HAL_GetTick>
 8001fb2:	0002      	movs	r2, r0
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d901      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e057      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fc0:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	2380      	movs	r3, #128	; 0x80
 8001fc6:	049b      	lsls	r3, r3, #18
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d1f0      	bne.n	8001fae <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001fce:	68da      	ldr	r2, [r3, #12]
 8001fd0:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001fd2:	490c      	ldr	r1, [pc, #48]	; (8002004 <HAL_RCC_OscConfig+0x648>)
 8001fd4:	400a      	ands	r2, r1
 8001fd6:	60da      	str	r2, [r3, #12]
 8001fd8:	e049      	b.n	800206e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a1b      	ldr	r3, [r3, #32]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d112      	bne.n	8002008 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e044      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	40007000 	.word	0x40007000
 8001ff0:	00001388 	.word	0x00001388
 8001ff4:	efffffff 	.word	0xefffffff
 8001ff8:	ffbfffff 	.word	0xffbfffff
 8001ffc:	feffffff 	.word	0xfeffffff
 8002000:	11c1808c 	.word	0x11c1808c
 8002004:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002008:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <HAL_RCC_OscConfig+0x6bc>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	2203      	movs	r2, #3
 8002012:	401a      	ands	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002018:	429a      	cmp	r2, r3
 800201a:	d126      	bne.n	800206a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	2270      	movs	r2, #112	; 0x70
 8002020:	401a      	ands	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002026:	429a      	cmp	r2, r3
 8002028:	d11f      	bne.n	800206a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	23fe      	movs	r3, #254	; 0xfe
 800202e:	01db      	lsls	r3, r3, #7
 8002030:	401a      	ands	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002036:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002038:	429a      	cmp	r2, r3
 800203a:	d116      	bne.n	800206a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	23f8      	movs	r3, #248	; 0xf8
 8002040:	039b      	lsls	r3, r3, #14
 8002042:	401a      	ands	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002048:	429a      	cmp	r2, r3
 800204a:	d10e      	bne.n	800206a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	23e0      	movs	r3, #224	; 0xe0
 8002050:	051b      	lsls	r3, r3, #20
 8002052:	401a      	ands	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002058:	429a      	cmp	r2, r3
 800205a:	d106      	bne.n	800206a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	0f5b      	lsrs	r3, r3, #29
 8002060:	075a      	lsls	r2, r3, #29
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002066:	429a      	cmp	r2, r3
 8002068:	d001      	beq.n	800206e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e000      	b.n	8002070 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	0018      	movs	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	b008      	add	sp, #32
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40021000 	.word	0x40021000

0800207c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d101      	bne.n	8002090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0e9      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002090:	4b76      	ldr	r3, [pc, #472]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2207      	movs	r2, #7
 8002096:	4013      	ands	r3, r2
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	d91e      	bls.n	80020dc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209e:	4b73      	ldr	r3, [pc, #460]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2207      	movs	r2, #7
 80020a4:	4393      	bics	r3, r2
 80020a6:	0019      	movs	r1, r3
 80020a8:	4b70      	ldr	r3, [pc, #448]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020b0:	f7ff f932 	bl	8001318 <HAL_GetTick>
 80020b4:	0003      	movs	r3, r0
 80020b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020b8:	e009      	b.n	80020ce <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ba:	f7ff f92d 	bl	8001318 <HAL_GetTick>
 80020be:	0002      	movs	r2, r0
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	4a6a      	ldr	r2, [pc, #424]	; (8002270 <HAL_RCC_ClockConfig+0x1f4>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e0ca      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020ce:	4b67      	ldr	r3, [pc, #412]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2207      	movs	r2, #7
 80020d4:	4013      	ands	r3, r2
 80020d6:	683a      	ldr	r2, [r7, #0]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d1ee      	bne.n	80020ba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2202      	movs	r2, #2
 80020e2:	4013      	ands	r3, r2
 80020e4:	d015      	beq.n	8002112 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2204      	movs	r2, #4
 80020ec:	4013      	ands	r3, r2
 80020ee:	d006      	beq.n	80020fe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020f0:	4b60      	ldr	r3, [pc, #384]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	4b5f      	ldr	r3, [pc, #380]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 80020f6:	21e0      	movs	r1, #224	; 0xe0
 80020f8:	01c9      	lsls	r1, r1, #7
 80020fa:	430a      	orrs	r2, r1
 80020fc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020fe:	4b5d      	ldr	r3, [pc, #372]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	4a5d      	ldr	r2, [pc, #372]	; (8002278 <HAL_RCC_ClockConfig+0x1fc>)
 8002104:	4013      	ands	r3, r2
 8002106:	0019      	movs	r1, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	4b59      	ldr	r3, [pc, #356]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800210e:	430a      	orrs	r2, r1
 8002110:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2201      	movs	r2, #1
 8002118:	4013      	ands	r3, r2
 800211a:	d057      	beq.n	80021cc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d107      	bne.n	8002134 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002124:	4b53      	ldr	r3, [pc, #332]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	2380      	movs	r3, #128	; 0x80
 800212a:	029b      	lsls	r3, r3, #10
 800212c:	4013      	ands	r3, r2
 800212e:	d12b      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e097      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b02      	cmp	r3, #2
 800213a:	d107      	bne.n	800214c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800213c:	4b4d      	ldr	r3, [pc, #308]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	049b      	lsls	r3, r3, #18
 8002144:	4013      	ands	r3, r2
 8002146:	d11f      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e08b      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d107      	bne.n	8002164 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002154:	4b47      	ldr	r3, [pc, #284]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	4013      	ands	r3, r2
 800215e:	d113      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e07f      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b03      	cmp	r3, #3
 800216a:	d106      	bne.n	800217a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800216c:	4b41      	ldr	r3, [pc, #260]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800216e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002170:	2202      	movs	r2, #2
 8002172:	4013      	ands	r3, r2
 8002174:	d108      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e074      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800217a:	4b3e      	ldr	r3, [pc, #248]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800217c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800217e:	2202      	movs	r2, #2
 8002180:	4013      	ands	r3, r2
 8002182:	d101      	bne.n	8002188 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e06d      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002188:	4b3a      	ldr	r3, [pc, #232]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2207      	movs	r2, #7
 800218e:	4393      	bics	r3, r2
 8002190:	0019      	movs	r1, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	4b37      	ldr	r3, [pc, #220]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002198:	430a      	orrs	r2, r1
 800219a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800219c:	f7ff f8bc 	bl	8001318 <HAL_GetTick>
 80021a0:	0003      	movs	r3, r0
 80021a2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021a4:	e009      	b.n	80021ba <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a6:	f7ff f8b7 	bl	8001318 <HAL_GetTick>
 80021aa:	0002      	movs	r2, r0
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	4a2f      	ldr	r2, [pc, #188]	; (8002270 <HAL_RCC_ClockConfig+0x1f4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e054      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ba:	4b2e      	ldr	r3, [pc, #184]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2238      	movs	r2, #56	; 0x38
 80021c0:	401a      	ands	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d1ec      	bne.n	80021a6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021cc:	4b27      	ldr	r3, [pc, #156]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2207      	movs	r2, #7
 80021d2:	4013      	ands	r3, r2
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d21e      	bcs.n	8002218 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021da:	4b24      	ldr	r3, [pc, #144]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2207      	movs	r2, #7
 80021e0:	4393      	bics	r3, r2
 80021e2:	0019      	movs	r1, r3
 80021e4:	4b21      	ldr	r3, [pc, #132]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021ec:	f7ff f894 	bl	8001318 <HAL_GetTick>
 80021f0:	0003      	movs	r3, r0
 80021f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021f4:	e009      	b.n	800220a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f6:	f7ff f88f 	bl	8001318 <HAL_GetTick>
 80021fa:	0002      	movs	r2, r0
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	4a1b      	ldr	r2, [pc, #108]	; (8002270 <HAL_RCC_ClockConfig+0x1f4>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d901      	bls.n	800220a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e02c      	b.n	8002264 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800220a:	4b18      	ldr	r3, [pc, #96]	; (800226c <HAL_RCC_ClockConfig+0x1f0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2207      	movs	r2, #7
 8002210:	4013      	ands	r3, r2
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d1ee      	bne.n	80021f6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2204      	movs	r2, #4
 800221e:	4013      	ands	r3, r2
 8002220:	d009      	beq.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002222:	4b14      	ldr	r3, [pc, #80]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	4a15      	ldr	r2, [pc, #84]	; (800227c <HAL_RCC_ClockConfig+0x200>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	68da      	ldr	r2, [r3, #12]
 8002230:	4b10      	ldr	r3, [pc, #64]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 8002232:	430a      	orrs	r2, r1
 8002234:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002236:	f000 f829 	bl	800228c <HAL_RCC_GetSysClockFreq>
 800223a:	0001      	movs	r1, r0
 800223c:	4b0d      	ldr	r3, [pc, #52]	; (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	0a1b      	lsrs	r3, r3, #8
 8002242:	220f      	movs	r2, #15
 8002244:	401a      	ands	r2, r3
 8002246:	4b0e      	ldr	r3, [pc, #56]	; (8002280 <HAL_RCC_ClockConfig+0x204>)
 8002248:	0092      	lsls	r2, r2, #2
 800224a:	58d3      	ldr	r3, [r2, r3]
 800224c:	221f      	movs	r2, #31
 800224e:	4013      	ands	r3, r2
 8002250:	000a      	movs	r2, r1
 8002252:	40da      	lsrs	r2, r3
 8002254:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <HAL_RCC_ClockConfig+0x208>)
 8002256:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_RCC_ClockConfig+0x20c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	0018      	movs	r0, r3
 800225e:	f7fe ffff 	bl	8001260 <HAL_InitTick>
 8002262:	0003      	movs	r3, r0
}
 8002264:	0018      	movs	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	b004      	add	sp, #16
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40022000 	.word	0x40022000
 8002270:	00001388 	.word	0x00001388
 8002274:	40021000 	.word	0x40021000
 8002278:	fffff0ff 	.word	0xfffff0ff
 800227c:	ffff8fff 	.word	0xffff8fff
 8002280:	080055cc 	.word	0x080055cc
 8002284:	20000004 	.word	0x20000004
 8002288:	20000008 	.word	0x20000008

0800228c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002292:	4b3c      	ldr	r3, [pc, #240]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	2238      	movs	r2, #56	; 0x38
 8002298:	4013      	ands	r3, r2
 800229a:	d10f      	bne.n	80022bc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800229c:	4b39      	ldr	r3, [pc, #228]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	0adb      	lsrs	r3, r3, #11
 80022a2:	2207      	movs	r2, #7
 80022a4:	4013      	ands	r3, r2
 80022a6:	2201      	movs	r2, #1
 80022a8:	409a      	lsls	r2, r3
 80022aa:	0013      	movs	r3, r2
 80022ac:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80022ae:	6839      	ldr	r1, [r7, #0]
 80022b0:	4835      	ldr	r0, [pc, #212]	; (8002388 <HAL_RCC_GetSysClockFreq+0xfc>)
 80022b2:	f7fd ff2f 	bl	8000114 <__udivsi3>
 80022b6:	0003      	movs	r3, r0
 80022b8:	613b      	str	r3, [r7, #16]
 80022ba:	e05d      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022bc:	4b31      	ldr	r3, [pc, #196]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2238      	movs	r2, #56	; 0x38
 80022c2:	4013      	ands	r3, r2
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d102      	bne.n	80022ce <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022c8:	4b30      	ldr	r3, [pc, #192]	; (800238c <HAL_RCC_GetSysClockFreq+0x100>)
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	e054      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ce:	4b2d      	ldr	r3, [pc, #180]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	2238      	movs	r2, #56	; 0x38
 80022d4:	4013      	ands	r3, r2
 80022d6:	2b10      	cmp	r3, #16
 80022d8:	d138      	bne.n	800234c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80022da:	4b2a      	ldr	r3, [pc, #168]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2203      	movs	r2, #3
 80022e0:	4013      	ands	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022e4:	4b27      	ldr	r3, [pc, #156]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	091b      	lsrs	r3, r3, #4
 80022ea:	2207      	movs	r2, #7
 80022ec:	4013      	ands	r3, r2
 80022ee:	3301      	adds	r3, #1
 80022f0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2b03      	cmp	r3, #3
 80022f6:	d10d      	bne.n	8002314 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022f8:	68b9      	ldr	r1, [r7, #8]
 80022fa:	4824      	ldr	r0, [pc, #144]	; (800238c <HAL_RCC_GetSysClockFreq+0x100>)
 80022fc:	f7fd ff0a 	bl	8000114 <__udivsi3>
 8002300:	0003      	movs	r3, r0
 8002302:	0019      	movs	r1, r3
 8002304:	4b1f      	ldr	r3, [pc, #124]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	0a1b      	lsrs	r3, r3, #8
 800230a:	227f      	movs	r2, #127	; 0x7f
 800230c:	4013      	ands	r3, r2
 800230e:	434b      	muls	r3, r1
 8002310:	617b      	str	r3, [r7, #20]
        break;
 8002312:	e00d      	b.n	8002330 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002314:	68b9      	ldr	r1, [r7, #8]
 8002316:	481c      	ldr	r0, [pc, #112]	; (8002388 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002318:	f7fd fefc 	bl	8000114 <__udivsi3>
 800231c:	0003      	movs	r3, r0
 800231e:	0019      	movs	r1, r3
 8002320:	4b18      	ldr	r3, [pc, #96]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	227f      	movs	r2, #127	; 0x7f
 8002328:	4013      	ands	r3, r2
 800232a:	434b      	muls	r3, r1
 800232c:	617b      	str	r3, [r7, #20]
        break;
 800232e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002330:	4b14      	ldr	r3, [pc, #80]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	0f5b      	lsrs	r3, r3, #29
 8002336:	2207      	movs	r2, #7
 8002338:	4013      	ands	r3, r2
 800233a:	3301      	adds	r3, #1
 800233c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	6978      	ldr	r0, [r7, #20]
 8002342:	f7fd fee7 	bl	8000114 <__udivsi3>
 8002346:	0003      	movs	r3, r0
 8002348:	613b      	str	r3, [r7, #16]
 800234a:	e015      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800234c:	4b0d      	ldr	r3, [pc, #52]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2238      	movs	r2, #56	; 0x38
 8002352:	4013      	ands	r3, r2
 8002354:	2b20      	cmp	r3, #32
 8002356:	d103      	bne.n	8002360 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002358:	2380      	movs	r3, #128	; 0x80
 800235a:	021b      	lsls	r3, r3, #8
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	e00b      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002360:	4b08      	ldr	r3, [pc, #32]	; (8002384 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	2238      	movs	r2, #56	; 0x38
 8002366:	4013      	ands	r3, r2
 8002368:	2b18      	cmp	r3, #24
 800236a:	d103      	bne.n	8002374 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800236c:	23fa      	movs	r3, #250	; 0xfa
 800236e:	01db      	lsls	r3, r3, #7
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	e001      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002374:	2300      	movs	r3, #0
 8002376:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002378:	693b      	ldr	r3, [r7, #16]
}
 800237a:	0018      	movs	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	b006      	add	sp, #24
 8002380:	bd80      	pop	{r7, pc}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	40021000 	.word	0x40021000
 8002388:	00f42400 	.word	0x00f42400
 800238c:	007a1200 	.word	0x007a1200

08002390 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002394:	4b02      	ldr	r3, [pc, #8]	; (80023a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	0018      	movs	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	20000004 	.word	0x20000004

080023a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a4:	b5b0      	push	{r4, r5, r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80023a8:	f7ff fff2 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023ac:	0004      	movs	r4, r0
 80023ae:	f7ff faf9 	bl	80019a4 <LL_RCC_GetAPB1Prescaler>
 80023b2:	0003      	movs	r3, r0
 80023b4:	0b1a      	lsrs	r2, r3, #12
 80023b6:	4b05      	ldr	r3, [pc, #20]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80023b8:	0092      	lsls	r2, r2, #2
 80023ba:	58d3      	ldr	r3, [r2, r3]
 80023bc:	221f      	movs	r2, #31
 80023be:	4013      	ands	r3, r2
 80023c0:	40dc      	lsrs	r4, r3
 80023c2:	0023      	movs	r3, r4
}
 80023c4:	0018      	movs	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bdb0      	pop	{r4, r5, r7, pc}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	0800560c 	.word	0x0800560c

080023d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80023d8:	2313      	movs	r3, #19
 80023da:	18fb      	adds	r3, r7, r3
 80023dc:	2200      	movs	r2, #0
 80023de:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023e0:	2312      	movs	r3, #18
 80023e2:	18fb      	adds	r3, r7, r3
 80023e4:	2200      	movs	r2, #0
 80023e6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	2380      	movs	r3, #128	; 0x80
 80023ee:	029b      	lsls	r3, r3, #10
 80023f0:	4013      	ands	r3, r2
 80023f2:	d100      	bne.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80023f4:	e0ad      	b.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023f6:	2011      	movs	r0, #17
 80023f8:	183b      	adds	r3, r7, r0
 80023fa:	2200      	movs	r2, #0
 80023fc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023fe:	4b47      	ldr	r3, [pc, #284]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002400:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002402:	2380      	movs	r3, #128	; 0x80
 8002404:	055b      	lsls	r3, r3, #21
 8002406:	4013      	ands	r3, r2
 8002408:	d110      	bne.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240a:	4b44      	ldr	r3, [pc, #272]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800240c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800240e:	4b43      	ldr	r3, [pc, #268]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002410:	2180      	movs	r1, #128	; 0x80
 8002412:	0549      	lsls	r1, r1, #21
 8002414:	430a      	orrs	r2, r1
 8002416:	63da      	str	r2, [r3, #60]	; 0x3c
 8002418:	4b40      	ldr	r3, [pc, #256]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800241a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800241c:	2380      	movs	r3, #128	; 0x80
 800241e:	055b      	lsls	r3, r3, #21
 8002420:	4013      	ands	r3, r2
 8002422:	60bb      	str	r3, [r7, #8]
 8002424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002426:	183b      	adds	r3, r7, r0
 8002428:	2201      	movs	r2, #1
 800242a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800242c:	4b3c      	ldr	r3, [pc, #240]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b3b      	ldr	r3, [pc, #236]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002432:	2180      	movs	r1, #128	; 0x80
 8002434:	0049      	lsls	r1, r1, #1
 8002436:	430a      	orrs	r2, r1
 8002438:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800243a:	f7fe ff6d 	bl	8001318 <HAL_GetTick>
 800243e:	0003      	movs	r3, r0
 8002440:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002442:	e00b      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002444:	f7fe ff68 	bl	8001318 <HAL_GetTick>
 8002448:	0002      	movs	r2, r0
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d904      	bls.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002452:	2313      	movs	r3, #19
 8002454:	18fb      	adds	r3, r7, r3
 8002456:	2203      	movs	r2, #3
 8002458:	701a      	strb	r2, [r3, #0]
        break;
 800245a:	e005      	b.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800245c:	4b30      	ldr	r3, [pc, #192]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	2380      	movs	r3, #128	; 0x80
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4013      	ands	r3, r2
 8002466:	d0ed      	beq.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002468:	2313      	movs	r3, #19
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d15e      	bne.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002472:	4b2a      	ldr	r3, [pc, #168]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002474:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002476:	23c0      	movs	r3, #192	; 0xc0
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	4013      	ands	r3, r2
 800247c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d019      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	429a      	cmp	r2, r3
 800248c:	d014      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800248e:	4b23      	ldr	r3, [pc, #140]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002492:	4a24      	ldr	r2, [pc, #144]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002494:	4013      	ands	r3, r2
 8002496:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002498:	4b20      	ldr	r3, [pc, #128]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800249a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800249c:	4b1f      	ldr	r3, [pc, #124]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800249e:	2180      	movs	r1, #128	; 0x80
 80024a0:	0249      	lsls	r1, r1, #9
 80024a2:	430a      	orrs	r2, r1
 80024a4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024a6:	4b1d      	ldr	r3, [pc, #116]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024aa:	4b1c      	ldr	r3, [pc, #112]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024ac:	491e      	ldr	r1, [pc, #120]	; (8002528 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80024ae:	400a      	ands	r2, r1
 80024b0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80024b2:	4b1a      	ldr	r3, [pc, #104]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	2201      	movs	r2, #1
 80024bc:	4013      	ands	r3, r2
 80024be:	d016      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7fe ff2a 	bl	8001318 <HAL_GetTick>
 80024c4:	0003      	movs	r3, r0
 80024c6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024c8:	e00c      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ca:	f7fe ff25 	bl	8001318 <HAL_GetTick>
 80024ce:	0002      	movs	r2, r0
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	4a15      	ldr	r2, [pc, #84]	; (800252c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d904      	bls.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80024da:	2313      	movs	r3, #19
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	2203      	movs	r2, #3
 80024e0:	701a      	strb	r2, [r3, #0]
            break;
 80024e2:	e004      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e4:	4b0d      	ldr	r3, [pc, #52]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e8:	2202      	movs	r2, #2
 80024ea:	4013      	ands	r3, r2
 80024ec:	d0ed      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80024ee:	2313      	movs	r3, #19
 80024f0:	18fb      	adds	r3, r7, r3
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10a      	bne.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024f8:	4b08      	ldr	r3, [pc, #32]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80024fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fc:	4a09      	ldr	r2, [pc, #36]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80024fe:	4013      	ands	r3, r2
 8002500:	0019      	movs	r1, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002506:	4b05      	ldr	r3, [pc, #20]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002508:	430a      	orrs	r2, r1
 800250a:	65da      	str	r2, [r3, #92]	; 0x5c
 800250c:	e016      	b.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800250e:	2312      	movs	r3, #18
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	2213      	movs	r2, #19
 8002514:	18ba      	adds	r2, r7, r2
 8002516:	7812      	ldrb	r2, [r2, #0]
 8002518:	701a      	strb	r2, [r3, #0]
 800251a:	e00f      	b.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800251c:	40021000 	.word	0x40021000
 8002520:	40007000 	.word	0x40007000
 8002524:	fffffcff 	.word	0xfffffcff
 8002528:	fffeffff 	.word	0xfffeffff
 800252c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002530:	2312      	movs	r3, #18
 8002532:	18fb      	adds	r3, r7, r3
 8002534:	2213      	movs	r2, #19
 8002536:	18ba      	adds	r2, r7, r2
 8002538:	7812      	ldrb	r2, [r2, #0]
 800253a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800253c:	2311      	movs	r3, #17
 800253e:	18fb      	adds	r3, r7, r3
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d105      	bne.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002546:	4bb6      	ldr	r3, [pc, #728]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002548:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800254a:	4bb5      	ldr	r3, [pc, #724]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800254c:	49b5      	ldr	r1, [pc, #724]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800254e:	400a      	ands	r2, r1
 8002550:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2201      	movs	r2, #1
 8002558:	4013      	ands	r3, r2
 800255a:	d009      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800255c:	4bb0      	ldr	r3, [pc, #704]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800255e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002560:	2203      	movs	r2, #3
 8002562:	4393      	bics	r3, r2
 8002564:	0019      	movs	r1, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4bad      	ldr	r3, [pc, #692]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800256c:	430a      	orrs	r2, r1
 800256e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2202      	movs	r2, #2
 8002576:	4013      	ands	r3, r2
 8002578:	d009      	beq.n	800258e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800257a:	4ba9      	ldr	r3, [pc, #676]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800257c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800257e:	220c      	movs	r2, #12
 8002580:	4393      	bics	r3, r2
 8002582:	0019      	movs	r1, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	4ba5      	ldr	r3, [pc, #660]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800258a:	430a      	orrs	r2, r1
 800258c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2204      	movs	r2, #4
 8002594:	4013      	ands	r3, r2
 8002596:	d009      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002598:	4ba1      	ldr	r3, [pc, #644]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800259a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800259c:	2230      	movs	r2, #48	; 0x30
 800259e:	4393      	bics	r3, r2
 80025a0:	0019      	movs	r1, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	4b9e      	ldr	r3, [pc, #632]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025a8:	430a      	orrs	r2, r1
 80025aa:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2210      	movs	r2, #16
 80025b2:	4013      	ands	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80025b6:	4b9a      	ldr	r3, [pc, #616]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ba:	4a9b      	ldr	r2, [pc, #620]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80025bc:	4013      	ands	r3, r2
 80025be:	0019      	movs	r1, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691a      	ldr	r2, [r3, #16]
 80025c4:	4b96      	ldr	r3, [pc, #600]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025c6:	430a      	orrs	r2, r1
 80025c8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	2380      	movs	r3, #128	; 0x80
 80025d0:	015b      	lsls	r3, r3, #5
 80025d2:	4013      	ands	r3, r2
 80025d4:	d009      	beq.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80025d6:	4b92      	ldr	r3, [pc, #584]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025da:	4a94      	ldr	r2, [pc, #592]	; (800282c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80025dc:	4013      	ands	r3, r2
 80025de:	0019      	movs	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	695a      	ldr	r2, [r3, #20]
 80025e4:	4b8e      	ldr	r3, [pc, #568]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025e6:	430a      	orrs	r2, r1
 80025e8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4013      	ands	r3, r2
 80025f4:	d009      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80025f6:	4b8a      	ldr	r3, [pc, #552]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025fa:	4a8d      	ldr	r2, [pc, #564]	; (8002830 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	0019      	movs	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002604:	4b86      	ldr	r3, [pc, #536]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002606:	430a      	orrs	r2, r1
 8002608:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	4013      	ands	r3, r2
 8002614:	d009      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002616:	4b82      	ldr	r3, [pc, #520]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800261a:	4a86      	ldr	r2, [pc, #536]	; (8002834 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800261c:	4013      	ands	r3, r2
 800261e:	0019      	movs	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002624:	4b7e      	ldr	r3, [pc, #504]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002626:	430a      	orrs	r2, r1
 8002628:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2220      	movs	r2, #32
 8002630:	4013      	ands	r3, r2
 8002632:	d009      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002634:	4b7a      	ldr	r3, [pc, #488]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002638:	4a7f      	ldr	r2, [pc, #508]	; (8002838 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800263a:	4013      	ands	r3, r2
 800263c:	0019      	movs	r1, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	699a      	ldr	r2, [r3, #24]
 8002642:	4b77      	ldr	r3, [pc, #476]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002644:	430a      	orrs	r2, r1
 8002646:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2240      	movs	r2, #64	; 0x40
 800264e:	4013      	ands	r3, r2
 8002650:	d009      	beq.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002652:	4b73      	ldr	r3, [pc, #460]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002656:	4a79      	ldr	r2, [pc, #484]	; (800283c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8002658:	4013      	ands	r3, r2
 800265a:	0019      	movs	r1, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69da      	ldr	r2, [r3, #28]
 8002660:	4b6f      	ldr	r3, [pc, #444]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002662:	430a      	orrs	r2, r1
 8002664:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	2380      	movs	r3, #128	; 0x80
 800266c:	01db      	lsls	r3, r3, #7
 800266e:	4013      	ands	r3, r2
 8002670:	d015      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002672:	4b6b      	ldr	r3, [pc, #428]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	0899      	lsrs	r1, r3, #2
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800267e:	4b68      	ldr	r3, [pc, #416]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002680:	430a      	orrs	r2, r1
 8002682:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002688:	2380      	movs	r3, #128	; 0x80
 800268a:	05db      	lsls	r3, r3, #23
 800268c:	429a      	cmp	r2, r3
 800268e:	d106      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002690:	4b63      	ldr	r3, [pc, #396]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002692:	68da      	ldr	r2, [r3, #12]
 8002694:	4b62      	ldr	r3, [pc, #392]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002696:	2180      	movs	r1, #128	; 0x80
 8002698:	0249      	lsls	r1, r1, #9
 800269a:	430a      	orrs	r2, r1
 800269c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	2380      	movs	r3, #128	; 0x80
 80026a4:	031b      	lsls	r3, r3, #12
 80026a6:	4013      	ands	r3, r2
 80026a8:	d009      	beq.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80026aa:	4b5d      	ldr	r3, [pc, #372]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ae:	2240      	movs	r2, #64	; 0x40
 80026b0:	4393      	bics	r3, r2
 80026b2:	0019      	movs	r1, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026b8:	4b59      	ldr	r3, [pc, #356]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026ba:	430a      	orrs	r2, r1
 80026bc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	2380      	movs	r3, #128	; 0x80
 80026c4:	039b      	lsls	r3, r3, #14
 80026c6:	4013      	ands	r3, r2
 80026c8:	d016      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80026ca:	4b55      	ldr	r3, [pc, #340]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ce:	4a5c      	ldr	r2, [pc, #368]	; (8002840 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80026d0:	4013      	ands	r3, r2
 80026d2:	0019      	movs	r1, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026d8:	4b51      	ldr	r3, [pc, #324]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026da:	430a      	orrs	r2, r1
 80026dc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026e2:	2380      	movs	r3, #128	; 0x80
 80026e4:	03db      	lsls	r3, r3, #15
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d106      	bne.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80026ea:	4b4d      	ldr	r3, [pc, #308]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	4b4c      	ldr	r3, [pc, #304]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80026f0:	2180      	movs	r1, #128	; 0x80
 80026f2:	0449      	lsls	r1, r1, #17
 80026f4:	430a      	orrs	r2, r1
 80026f6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	2380      	movs	r3, #128	; 0x80
 80026fe:	03db      	lsls	r3, r3, #15
 8002700:	4013      	ands	r3, r2
 8002702:	d016      	beq.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002704:	4b46      	ldr	r3, [pc, #280]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002708:	4a4e      	ldr	r2, [pc, #312]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800270a:	4013      	ands	r3, r2
 800270c:	0019      	movs	r1, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002712:	4b43      	ldr	r3, [pc, #268]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002714:	430a      	orrs	r2, r1
 8002716:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800271c:	2380      	movs	r3, #128	; 0x80
 800271e:	045b      	lsls	r3, r3, #17
 8002720:	429a      	cmp	r2, r3
 8002722:	d106      	bne.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002724:	4b3e      	ldr	r3, [pc, #248]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002726:	68da      	ldr	r2, [r3, #12]
 8002728:	4b3d      	ldr	r3, [pc, #244]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800272a:	2180      	movs	r1, #128	; 0x80
 800272c:	0449      	lsls	r1, r1, #17
 800272e:	430a      	orrs	r2, r1
 8002730:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	2380      	movs	r3, #128	; 0x80
 8002738:	011b      	lsls	r3, r3, #4
 800273a:	4013      	ands	r3, r2
 800273c:	d014      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800273e:	4b38      	ldr	r3, [pc, #224]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002742:	2203      	movs	r2, #3
 8002744:	4393      	bics	r3, r2
 8002746:	0019      	movs	r1, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a1a      	ldr	r2, [r3, #32]
 800274c:	4b34      	ldr	r3, [pc, #208]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800274e:	430a      	orrs	r2, r1
 8002750:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a1b      	ldr	r3, [r3, #32]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d106      	bne.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800275a:	4b31      	ldr	r3, [pc, #196]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	4b30      	ldr	r3, [pc, #192]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002760:	2180      	movs	r1, #128	; 0x80
 8002762:	0249      	lsls	r1, r1, #9
 8002764:	430a      	orrs	r2, r1
 8002766:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	2380      	movs	r3, #128	; 0x80
 800276e:	019b      	lsls	r3, r3, #6
 8002770:	4013      	ands	r3, r2
 8002772:	d014      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002774:	4b2a      	ldr	r3, [pc, #168]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002778:	220c      	movs	r2, #12
 800277a:	4393      	bics	r3, r2
 800277c:	0019      	movs	r1, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002782:	4b27      	ldr	r3, [pc, #156]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002784:	430a      	orrs	r2, r1
 8002786:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278c:	2b04      	cmp	r3, #4
 800278e:	d106      	bne.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002790:	4b23      	ldr	r3, [pc, #140]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	4b22      	ldr	r3, [pc, #136]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002796:	2180      	movs	r1, #128	; 0x80
 8002798:	0249      	lsls	r1, r1, #9
 800279a:	430a      	orrs	r2, r1
 800279c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	2380      	movs	r3, #128	; 0x80
 80027a4:	045b      	lsls	r3, r3, #17
 80027a6:	4013      	ands	r3, r2
 80027a8:	d016      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027aa:	4b1d      	ldr	r3, [pc, #116]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ae:	4a22      	ldr	r2, [pc, #136]	; (8002838 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	0019      	movs	r1, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027b8:	4b19      	ldr	r3, [pc, #100]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027ba:	430a      	orrs	r2, r1
 80027bc:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027c2:	2380      	movs	r3, #128	; 0x80
 80027c4:	019b      	lsls	r3, r3, #6
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d106      	bne.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80027ca:	4b15      	ldr	r3, [pc, #84]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	4b14      	ldr	r3, [pc, #80]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027d0:	2180      	movs	r1, #128	; 0x80
 80027d2:	0449      	lsls	r1, r1, #17
 80027d4:	430a      	orrs	r2, r1
 80027d6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	2380      	movs	r3, #128	; 0x80
 80027de:	049b      	lsls	r3, r3, #18
 80027e0:	4013      	ands	r3, r2
 80027e2:	d016      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80027e4:	4b0e      	ldr	r3, [pc, #56]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e8:	4a10      	ldr	r2, [pc, #64]	; (800282c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80027ea:	4013      	ands	r3, r2
 80027ec:	0019      	movs	r1, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80027f2:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80027f4:	430a      	orrs	r2, r1
 80027f6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80027fc:	2380      	movs	r3, #128	; 0x80
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	429a      	cmp	r2, r3
 8002802:	d106      	bne.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002804:	4b06      	ldr	r3, [pc, #24]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002806:	68da      	ldr	r2, [r3, #12]
 8002808:	4b05      	ldr	r3, [pc, #20]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800280a:	2180      	movs	r1, #128	; 0x80
 800280c:	0449      	lsls	r1, r1, #17
 800280e:	430a      	orrs	r2, r1
 8002810:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002812:	2312      	movs	r3, #18
 8002814:	18fb      	adds	r3, r7, r3
 8002816:	781b      	ldrb	r3, [r3, #0]
}
 8002818:	0018      	movs	r0, r3
 800281a:	46bd      	mov	sp, r7
 800281c:	b006      	add	sp, #24
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40021000 	.word	0x40021000
 8002824:	efffffff 	.word	0xefffffff
 8002828:	fffff3ff 	.word	0xfffff3ff
 800282c:	fffffcff 	.word	0xfffffcff
 8002830:	fff3ffff 	.word	0xfff3ffff
 8002834:	ffcfffff 	.word	0xffcfffff
 8002838:	ffffcfff 	.word	0xffffcfff
 800283c:	ffff3fff 	.word	0xffff3fff
 8002840:	ffbfffff 	.word	0xffbfffff
 8002844:	feffffff 	.word	0xfeffffff

08002848 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e0a8      	b.n	80029ac <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285e:	2b00      	cmp	r3, #0
 8002860:	d109      	bne.n	8002876 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	2382      	movs	r3, #130	; 0x82
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	429a      	cmp	r2, r3
 800286c:	d009      	beq.n	8002882 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	61da      	str	r2, [r3, #28]
 8002874:	e005      	b.n	8002882 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	225d      	movs	r2, #93	; 0x5d
 800288c:	5c9b      	ldrb	r3, [r3, r2]
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2b00      	cmp	r3, #0
 8002892:	d107      	bne.n	80028a4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	225c      	movs	r2, #92	; 0x5c
 8002898:	2100      	movs	r1, #0
 800289a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	0018      	movs	r0, r3
 80028a0:	f7fe faea 	bl	8000e78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	225d      	movs	r2, #93	; 0x5d
 80028a8:	2102      	movs	r1, #2
 80028aa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2140      	movs	r1, #64	; 0x40
 80028b8:	438a      	bics	r2, r1
 80028ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68da      	ldr	r2, [r3, #12]
 80028c0:	23e0      	movs	r3, #224	; 0xe0
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d902      	bls.n	80028ce <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80028c8:	2300      	movs	r3, #0
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	e002      	b.n	80028d4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80028ce:	2380      	movs	r3, #128	; 0x80
 80028d0:	015b      	lsls	r3, r3, #5
 80028d2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	68da      	ldr	r2, [r3, #12]
 80028d8:	23f0      	movs	r3, #240	; 0xf0
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	429a      	cmp	r2, r3
 80028de:	d008      	beq.n	80028f2 <HAL_SPI_Init+0xaa>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	68da      	ldr	r2, [r3, #12]
 80028e4:	23e0      	movs	r3, #224	; 0xe0
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d002      	beq.n	80028f2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685a      	ldr	r2, [r3, #4]
 80028f6:	2382      	movs	r3, #130	; 0x82
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	401a      	ands	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6899      	ldr	r1, [r3, #8]
 8002900:	2384      	movs	r3, #132	; 0x84
 8002902:	021b      	lsls	r3, r3, #8
 8002904:	400b      	ands	r3, r1
 8002906:	431a      	orrs	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	2102      	movs	r1, #2
 800290e:	400b      	ands	r3, r1
 8002910:	431a      	orrs	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	2101      	movs	r1, #1
 8002918:	400b      	ands	r3, r1
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6999      	ldr	r1, [r3, #24]
 8002920:	2380      	movs	r3, #128	; 0x80
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	400b      	ands	r3, r1
 8002926:	431a      	orrs	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	69db      	ldr	r3, [r3, #28]
 800292c:	2138      	movs	r1, #56	; 0x38
 800292e:	400b      	ands	r3, r1
 8002930:	431a      	orrs	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	2180      	movs	r1, #128	; 0x80
 8002938:	400b      	ands	r3, r1
 800293a:	431a      	orrs	r2, r3
 800293c:	0011      	movs	r1, r2
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002942:	2380      	movs	r3, #128	; 0x80
 8002944:	019b      	lsls	r3, r3, #6
 8002946:	401a      	ands	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	0c1b      	lsrs	r3, r3, #16
 8002956:	2204      	movs	r2, #4
 8002958:	401a      	ands	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295e:	2110      	movs	r1, #16
 8002960:	400b      	ands	r3, r1
 8002962:	431a      	orrs	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002968:	2108      	movs	r1, #8
 800296a:	400b      	ands	r3, r1
 800296c:	431a      	orrs	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	68d9      	ldr	r1, [r3, #12]
 8002972:	23f0      	movs	r3, #240	; 0xf0
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	400b      	ands	r3, r1
 8002978:	431a      	orrs	r2, r3
 800297a:	0011      	movs	r1, r2
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	2380      	movs	r3, #128	; 0x80
 8002980:	015b      	lsls	r3, r3, #5
 8002982:	401a      	ands	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	69da      	ldr	r2, [r3, #28]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4907      	ldr	r1, [pc, #28]	; (80029b4 <HAL_SPI_Init+0x16c>)
 8002998:	400a      	ands	r2, r1
 800299a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	225d      	movs	r2, #93	; 0x5d
 80029a6:	2101      	movs	r1, #1
 80029a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	0018      	movs	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	b004      	add	sp, #16
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	fffff7ff 	.word	0xfffff7ff

080029b8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b088      	sub	sp, #32
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	603b      	str	r3, [r7, #0]
 80029c4:	1dbb      	adds	r3, r7, #6
 80029c6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80029c8:	231f      	movs	r3, #31
 80029ca:	18fb      	adds	r3, r7, r3
 80029cc:	2200      	movs	r2, #0
 80029ce:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	225c      	movs	r2, #92	; 0x5c
 80029d4:	5c9b      	ldrb	r3, [r3, r2]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d101      	bne.n	80029de <HAL_SPI_Transmit+0x26>
 80029da:	2302      	movs	r3, #2
 80029dc:	e140      	b.n	8002c60 <HAL_SPI_Transmit+0x2a8>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	225c      	movs	r2, #92	; 0x5c
 80029e2:	2101      	movs	r1, #1
 80029e4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80029e6:	f7fe fc97 	bl	8001318 <HAL_GetTick>
 80029ea:	0003      	movs	r3, r0
 80029ec:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80029ee:	2316      	movs	r3, #22
 80029f0:	18fb      	adds	r3, r7, r3
 80029f2:	1dba      	adds	r2, r7, #6
 80029f4:	8812      	ldrh	r2, [r2, #0]
 80029f6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	225d      	movs	r2, #93	; 0x5d
 80029fc:	5c9b      	ldrb	r3, [r3, r2]
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d004      	beq.n	8002a0e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002a04:	231f      	movs	r3, #31
 8002a06:	18fb      	adds	r3, r7, r3
 8002a08:	2202      	movs	r2, #2
 8002a0a:	701a      	strb	r2, [r3, #0]
    goto error;
 8002a0c:	e11d      	b.n	8002c4a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_SPI_Transmit+0x64>
 8002a14:	1dbb      	adds	r3, r7, #6
 8002a16:	881b      	ldrh	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d104      	bne.n	8002a26 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002a1c:	231f      	movs	r3, #31
 8002a1e:	18fb      	adds	r3, r7, r3
 8002a20:	2201      	movs	r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
    goto error;
 8002a24:	e111      	b.n	8002c4a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	225d      	movs	r2, #93	; 0x5d
 8002a2a:	2103      	movs	r1, #3
 8002a2c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	1dba      	adds	r2, r7, #6
 8002a3e:	8812      	ldrh	r2, [r2, #0]
 8002a40:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	1dba      	adds	r2, r7, #6
 8002a46:	8812      	ldrh	r2, [r2, #0]
 8002a48:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2244      	movs	r2, #68	; 0x44
 8002a54:	2100      	movs	r1, #0
 8002a56:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2246      	movs	r2, #70	; 0x46
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	2380      	movs	r3, #128	; 0x80
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d110      	bne.n	8002a9a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2140      	movs	r1, #64	; 0x40
 8002a84:	438a      	bics	r2, r1
 8002a86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2180      	movs	r1, #128	; 0x80
 8002a94:	01c9      	lsls	r1, r1, #7
 8002a96:	430a      	orrs	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2240      	movs	r2, #64	; 0x40
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	2b40      	cmp	r3, #64	; 0x40
 8002aa6:	d007      	beq.n	8002ab8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2140      	movs	r1, #64	; 0x40
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	68da      	ldr	r2, [r3, #12]
 8002abc:	23e0      	movs	r3, #224	; 0xe0
 8002abe:	00db      	lsls	r3, r3, #3
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d94e      	bls.n	8002b62 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d004      	beq.n	8002ad6 <HAL_SPI_Transmit+0x11e>
 8002acc:	2316      	movs	r3, #22
 8002ace:	18fb      	adds	r3, r7, r3
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d13f      	bne.n	8002b56 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ada:	881a      	ldrh	r2, [r3, #0]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae6:	1c9a      	adds	r2, r3, #2
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002afa:	e02c      	b.n	8002b56 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2202      	movs	r2, #2
 8002b04:	4013      	ands	r3, r2
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d112      	bne.n	8002b30 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b0e:	881a      	ldrh	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1a:	1c9a      	adds	r2, r3, #2
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	3b01      	subs	r3, #1
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b2e:	e012      	b.n	8002b56 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b30:	f7fe fbf2 	bl	8001318 <HAL_GetTick>
 8002b34:	0002      	movs	r2, r0
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d802      	bhi.n	8002b46 <HAL_SPI_Transmit+0x18e>
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	3301      	adds	r3, #1
 8002b44:	d102      	bne.n	8002b4c <HAL_SPI_Transmit+0x194>
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d104      	bne.n	8002b56 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8002b4c:	231f      	movs	r3, #31
 8002b4e:	18fb      	adds	r3, r7, r3
 8002b50:	2203      	movs	r2, #3
 8002b52:	701a      	strb	r2, [r3, #0]
          goto error;
 8002b54:	e079      	b.n	8002c4a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1cd      	bne.n	8002afc <HAL_SPI_Transmit+0x144>
 8002b60:	e04f      	b.n	8002c02 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d004      	beq.n	8002b74 <HAL_SPI_Transmit+0x1bc>
 8002b6a:	2316      	movs	r3, #22
 8002b6c:	18fb      	adds	r3, r7, r3
 8002b6e:	881b      	ldrh	r3, [r3, #0]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d141      	bne.n	8002bf8 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	330c      	adds	r3, #12
 8002b7e:	7812      	ldrb	r2, [r2, #0]
 8002b80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b86:	1c5a      	adds	r2, r3, #1
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	3b01      	subs	r3, #1
 8002b94:	b29a      	uxth	r2, r3
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8002b9a:	e02d      	b.n	8002bf8 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d113      	bne.n	8002bd2 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	330c      	adds	r3, #12
 8002bb4:	7812      	ldrb	r2, [r2, #0]
 8002bb6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002bd0:	e012      	b.n	8002bf8 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bd2:	f7fe fba1 	bl	8001318 <HAL_GetTick>
 8002bd6:	0002      	movs	r2, r0
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d802      	bhi.n	8002be8 <HAL_SPI_Transmit+0x230>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	3301      	adds	r3, #1
 8002be6:	d102      	bne.n	8002bee <HAL_SPI_Transmit+0x236>
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d104      	bne.n	8002bf8 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8002bee:	231f      	movs	r3, #31
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	2203      	movs	r2, #3
 8002bf4:	701a      	strb	r2, [r3, #0]
          goto error;
 8002bf6:	e028      	b.n	8002c4a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1cc      	bne.n	8002b9c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	6839      	ldr	r1, [r7, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f000 fcd9 	bl	80035c0 <SPI_EndRxTxTransaction>
 8002c0e:	1e03      	subs	r3, r0, #0
 8002c10:	d002      	beq.n	8002c18 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2220      	movs	r2, #32
 8002c16:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10a      	bne.n	8002c36 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c20:	2300      	movs	r3, #0
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	613b      	str	r3, [r7, #16]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d004      	beq.n	8002c48 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8002c3e:	231f      	movs	r3, #31
 8002c40:	18fb      	adds	r3, r7, r3
 8002c42:	2201      	movs	r2, #1
 8002c44:	701a      	strb	r2, [r3, #0]
 8002c46:	e000      	b.n	8002c4a <HAL_SPI_Transmit+0x292>
  }

error:
 8002c48:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	225d      	movs	r2, #93	; 0x5d
 8002c4e:	2101      	movs	r1, #1
 8002c50:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	225c      	movs	r2, #92	; 0x5c
 8002c56:	2100      	movs	r1, #0
 8002c58:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002c5a:	231f      	movs	r3, #31
 8002c5c:	18fb      	adds	r3, r7, r3
 8002c5e:	781b      	ldrb	r3, [r3, #0]
}
 8002c60:	0018      	movs	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	b008      	add	sp, #32
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b089      	sub	sp, #36	; 0x24
 8002c6c:	af02      	add	r7, sp, #8
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	603b      	str	r3, [r7, #0]
 8002c74:	1dbb      	adds	r3, r7, #6
 8002c76:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c78:	2317      	movs	r3, #23
 8002c7a:	18fb      	adds	r3, r7, r3
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	2382      	movs	r3, #130	; 0x82
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d113      	bne.n	8002cb4 <HAL_SPI_Receive+0x4c>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10f      	bne.n	8002cb4 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	225d      	movs	r2, #93	; 0x5d
 8002c98:	2104      	movs	r1, #4
 8002c9a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002c9c:	1dbb      	adds	r3, r7, #6
 8002c9e:	881c      	ldrh	r4, [r3, #0]
 8002ca0:	68ba      	ldr	r2, [r7, #8]
 8002ca2:	68b9      	ldr	r1, [r7, #8]
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	0023      	movs	r3, r4
 8002cac:	f000 f928 	bl	8002f00 <HAL_SPI_TransmitReceive>
 8002cb0:	0003      	movs	r3, r0
 8002cb2:	e11c      	b.n	8002eee <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	225c      	movs	r2, #92	; 0x5c
 8002cb8:	5c9b      	ldrb	r3, [r3, r2]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d101      	bne.n	8002cc2 <HAL_SPI_Receive+0x5a>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e115      	b.n	8002eee <HAL_SPI_Receive+0x286>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	225c      	movs	r2, #92	; 0x5c
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002cca:	f7fe fb25 	bl	8001318 <HAL_GetTick>
 8002cce:	0003      	movs	r3, r0
 8002cd0:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	225d      	movs	r2, #93	; 0x5d
 8002cd6:	5c9b      	ldrb	r3, [r3, r2]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d004      	beq.n	8002ce8 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8002cde:	2317      	movs	r3, #23
 8002ce0:	18fb      	adds	r3, r7, r3
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	701a      	strb	r2, [r3, #0]
    goto error;
 8002ce6:	e0f7      	b.n	8002ed8 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_SPI_Receive+0x8e>
 8002cee:	1dbb      	adds	r3, r7, #6
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d104      	bne.n	8002d00 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8002cf6:	2317      	movs	r3, #23
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	701a      	strb	r2, [r3, #0]
    goto error;
 8002cfe:	e0eb      	b.n	8002ed8 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	225d      	movs	r2, #93	; 0x5d
 8002d04:	2104      	movs	r1, #4
 8002d06:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	1dba      	adds	r2, r7, #6
 8002d18:	2144      	movs	r1, #68	; 0x44
 8002d1a:	8812      	ldrh	r2, [r2, #0]
 8002d1c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	1dba      	adds	r2, r7, #6
 8002d22:	2146      	movs	r1, #70	; 0x46
 8002d24:	8812      	ldrh	r2, [r2, #0]
 8002d26:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	68da      	ldr	r2, [r3, #12]
 8002d4a:	23e0      	movs	r3, #224	; 0xe0
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d908      	bls.n	8002d64 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4966      	ldr	r1, [pc, #408]	; (8002ef8 <HAL_SPI_Receive+0x290>)
 8002d5e:	400a      	ands	r2, r1
 8002d60:	605a      	str	r2, [r3, #4]
 8002d62:	e008      	b.n	8002d76 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2180      	movs	r1, #128	; 0x80
 8002d70:	0149      	lsls	r1, r1, #5
 8002d72:	430a      	orrs	r2, r1
 8002d74:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	2380      	movs	r3, #128	; 0x80
 8002d7c:	021b      	lsls	r3, r3, #8
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d10f      	bne.n	8002da2 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2140      	movs	r1, #64	; 0x40
 8002d8e:	438a      	bics	r2, r1
 8002d90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4957      	ldr	r1, [pc, #348]	; (8002efc <HAL_SPI_Receive+0x294>)
 8002d9e:	400a      	ands	r2, r1
 8002da0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2240      	movs	r2, #64	; 0x40
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b40      	cmp	r3, #64	; 0x40
 8002dae:	d007      	beq.n	8002dc0 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2140      	movs	r1, #64	; 0x40
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	68da      	ldr	r2, [r3, #12]
 8002dc4:	23e0      	movs	r3, #224	; 0xe0
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d900      	bls.n	8002dce <HAL_SPI_Receive+0x166>
 8002dcc:	e069      	b.n	8002ea2 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002dce:	e031      	b.n	8002e34 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	4013      	ands	r3, r2
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d117      	bne.n	8002e0e <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	330c      	adds	r3, #12
 8002de4:	001a      	movs	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	7812      	ldrb	r2, [r2, #0]
 8002dec:	b2d2      	uxtb	r2, r2
 8002dee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	1c5a      	adds	r2, r3, #1
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2246      	movs	r2, #70	; 0x46
 8002dfe:	5a9b      	ldrh	r3, [r3, r2]
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	3b01      	subs	r3, #1
 8002e04:	b299      	uxth	r1, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2246      	movs	r2, #70	; 0x46
 8002e0a:	5299      	strh	r1, [r3, r2]
 8002e0c:	e012      	b.n	8002e34 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e0e:	f7fe fa83 	bl	8001318 <HAL_GetTick>
 8002e12:	0002      	movs	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d802      	bhi.n	8002e24 <HAL_SPI_Receive+0x1bc>
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	3301      	adds	r3, #1
 8002e22:	d102      	bne.n	8002e2a <HAL_SPI_Receive+0x1c2>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d104      	bne.n	8002e34 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8002e2a:	2317      	movs	r3, #23
 8002e2c:	18fb      	adds	r3, r7, r3
 8002e2e:	2203      	movs	r2, #3
 8002e30:	701a      	strb	r2, [r3, #0]
          goto error;
 8002e32:	e051      	b.n	8002ed8 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2246      	movs	r2, #70	; 0x46
 8002e38:	5a9b      	ldrh	r3, [r3, r2]
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1c7      	bne.n	8002dd0 <HAL_SPI_Receive+0x168>
 8002e40:	e035      	b.n	8002eae <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d115      	bne.n	8002e7c <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	b292      	uxth	r2, r2
 8002e5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	1c9a      	adds	r2, r3, #2
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2246      	movs	r2, #70	; 0x46
 8002e6c:	5a9b      	ldrh	r3, [r3, r2]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	3b01      	subs	r3, #1
 8002e72:	b299      	uxth	r1, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2246      	movs	r2, #70	; 0x46
 8002e78:	5299      	strh	r1, [r3, r2]
 8002e7a:	e012      	b.n	8002ea2 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e7c:	f7fe fa4c 	bl	8001318 <HAL_GetTick>
 8002e80:	0002      	movs	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d802      	bhi.n	8002e92 <HAL_SPI_Receive+0x22a>
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	d102      	bne.n	8002e98 <HAL_SPI_Receive+0x230>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d104      	bne.n	8002ea2 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8002e98:	2317      	movs	r3, #23
 8002e9a:	18fb      	adds	r3, r7, r3
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	701a      	strb	r2, [r3, #0]
          goto error;
 8002ea0:	e01a      	b.n	8002ed8 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2246      	movs	r2, #70	; 0x46
 8002ea6:	5a9b      	ldrh	r3, [r3, r2]
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1c9      	bne.n	8002e42 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	6839      	ldr	r1, [r7, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f000 fb25 	bl	8003504 <SPI_EndRxTransaction>
 8002eba:	1e03      	subs	r3, r0, #0
 8002ebc:	d002      	beq.n	8002ec4 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d004      	beq.n	8002ed6 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8002ecc:	2317      	movs	r3, #23
 8002ece:	18fb      	adds	r3, r7, r3
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	701a      	strb	r2, [r3, #0]
 8002ed4:	e000      	b.n	8002ed8 <HAL_SPI_Receive+0x270>
  }

error :
 8002ed6:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	225d      	movs	r2, #93	; 0x5d
 8002edc:	2101      	movs	r1, #1
 8002ede:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	225c      	movs	r2, #92	; 0x5c
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002ee8:	2317      	movs	r3, #23
 8002eea:	18fb      	adds	r3, r7, r3
 8002eec:	781b      	ldrb	r3, [r3, #0]
}
 8002eee:	0018      	movs	r0, r3
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	b007      	add	sp, #28
 8002ef4:	bd90      	pop	{r4, r7, pc}
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	ffffefff 	.word	0xffffefff
 8002efc:	ffffbfff 	.word	0xffffbfff

08002f00 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b08a      	sub	sp, #40	; 0x28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
 8002f0c:	001a      	movs	r2, r3
 8002f0e:	1cbb      	adds	r3, r7, #2
 8002f10:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002f12:	2301      	movs	r3, #1
 8002f14:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002f16:	2323      	movs	r3, #35	; 0x23
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	225c      	movs	r2, #92	; 0x5c
 8002f22:	5c9b      	ldrb	r3, [r3, r2]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d101      	bne.n	8002f2c <HAL_SPI_TransmitReceive+0x2c>
 8002f28:	2302      	movs	r3, #2
 8002f2a:	e1b5      	b.n	8003298 <HAL_SPI_TransmitReceive+0x398>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	225c      	movs	r2, #92	; 0x5c
 8002f30:	2101      	movs	r1, #1
 8002f32:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f34:	f7fe f9f0 	bl	8001318 <HAL_GetTick>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002f3c:	201b      	movs	r0, #27
 8002f3e:	183b      	adds	r3, r7, r0
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	215d      	movs	r1, #93	; 0x5d
 8002f44:	5c52      	ldrb	r2, [r2, r1]
 8002f46:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002f4e:	2312      	movs	r3, #18
 8002f50:	18fb      	adds	r3, r7, r3
 8002f52:	1cba      	adds	r2, r7, #2
 8002f54:	8812      	ldrh	r2, [r2, #0]
 8002f56:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002f58:	183b      	adds	r3, r7, r0
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d011      	beq.n	8002f84 <HAL_SPI_TransmitReceive+0x84>
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	2382      	movs	r3, #130	; 0x82
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d107      	bne.n	8002f7a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d103      	bne.n	8002f7a <HAL_SPI_TransmitReceive+0x7a>
 8002f72:	183b      	adds	r3, r7, r0
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	2b04      	cmp	r3, #4
 8002f78:	d004      	beq.n	8002f84 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002f7a:	2323      	movs	r3, #35	; 0x23
 8002f7c:	18fb      	adds	r3, r7, r3
 8002f7e:	2202      	movs	r2, #2
 8002f80:	701a      	strb	r2, [r3, #0]
    goto error;
 8002f82:	e17e      	b.n	8003282 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d006      	beq.n	8002f98 <HAL_SPI_TransmitReceive+0x98>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d003      	beq.n	8002f98 <HAL_SPI_TransmitReceive+0x98>
 8002f90:	1cbb      	adds	r3, r7, #2
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d104      	bne.n	8002fa2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002f98:	2323      	movs	r3, #35	; 0x23
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002fa0:	e16f      	b.n	8003282 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	225d      	movs	r2, #93	; 0x5d
 8002fa6:	5c9b      	ldrb	r3, [r3, r2]
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b04      	cmp	r3, #4
 8002fac:	d003      	beq.n	8002fb6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	225d      	movs	r2, #93	; 0x5d
 8002fb2:	2105      	movs	r1, #5
 8002fb4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1cba      	adds	r2, r7, #2
 8002fc6:	2146      	movs	r1, #70	; 0x46
 8002fc8:	8812      	ldrh	r2, [r2, #0]
 8002fca:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1cba      	adds	r2, r7, #2
 8002fd0:	2144      	movs	r1, #68	; 0x44
 8002fd2:	8812      	ldrh	r2, [r2, #0]
 8002fd4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	68ba      	ldr	r2, [r7, #8]
 8002fda:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1cba      	adds	r2, r7, #2
 8002fe0:	8812      	ldrh	r2, [r2, #0]
 8002fe2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1cba      	adds	r2, r7, #2
 8002fe8:	8812      	ldrh	r2, [r2, #0]
 8002fea:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	68da      	ldr	r2, [r3, #12]
 8002ffc:	23e0      	movs	r3, #224	; 0xe0
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	429a      	cmp	r2, r3
 8003002:	d908      	bls.n	8003016 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	49a4      	ldr	r1, [pc, #656]	; (80032a0 <HAL_SPI_TransmitReceive+0x3a0>)
 8003010:	400a      	ands	r2, r1
 8003012:	605a      	str	r2, [r3, #4]
 8003014:	e008      	b.n	8003028 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2180      	movs	r1, #128	; 0x80
 8003022:	0149      	lsls	r1, r1, #5
 8003024:	430a      	orrs	r2, r1
 8003026:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2240      	movs	r2, #64	; 0x40
 8003030:	4013      	ands	r3, r2
 8003032:	2b40      	cmp	r3, #64	; 0x40
 8003034:	d007      	beq.n	8003046 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2140      	movs	r1, #64	; 0x40
 8003042:	430a      	orrs	r2, r1
 8003044:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	68da      	ldr	r2, [r3, #12]
 800304a:	23e0      	movs	r3, #224	; 0xe0
 800304c:	00db      	lsls	r3, r3, #3
 800304e:	429a      	cmp	r2, r3
 8003050:	d800      	bhi.n	8003054 <HAL_SPI_TransmitReceive+0x154>
 8003052:	e07f      	b.n	8003154 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d005      	beq.n	8003068 <HAL_SPI_TransmitReceive+0x168>
 800305c:	2312      	movs	r3, #18
 800305e:	18fb      	adds	r3, r7, r3
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d000      	beq.n	8003068 <HAL_SPI_TransmitReceive+0x168>
 8003066:	e069      	b.n	800313c <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800306c:	881a      	ldrh	r2, [r3, #0]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003078:	1c9a      	adds	r2, r3, #2
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b01      	subs	r3, #1
 8003086:	b29a      	uxth	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800308c:	e056      	b.n	800313c <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	2202      	movs	r2, #2
 8003096:	4013      	ands	r3, r2
 8003098:	2b02      	cmp	r3, #2
 800309a:	d11b      	bne.n	80030d4 <HAL_SPI_TransmitReceive+0x1d4>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d016      	beq.n	80030d4 <HAL_SPI_TransmitReceive+0x1d4>
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d113      	bne.n	80030d4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b0:	881a      	ldrh	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030bc:	1c9a      	adds	r2, r3, #2
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	2201      	movs	r2, #1
 80030dc:	4013      	ands	r3, r2
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d11c      	bne.n	800311c <HAL_SPI_TransmitReceive+0x21c>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2246      	movs	r2, #70	; 0x46
 80030e6:	5a9b      	ldrh	r3, [r3, r2]
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d016      	beq.n	800311c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	68da      	ldr	r2, [r3, #12]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	b292      	uxth	r2, r2
 80030fa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	1c9a      	adds	r2, r3, #2
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2246      	movs	r2, #70	; 0x46
 800310a:	5a9b      	ldrh	r3, [r3, r2]
 800310c:	b29b      	uxth	r3, r3
 800310e:	3b01      	subs	r3, #1
 8003110:	b299      	uxth	r1, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2246      	movs	r2, #70	; 0x46
 8003116:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003118:	2301      	movs	r3, #1
 800311a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800311c:	f7fe f8fc 	bl	8001318 <HAL_GetTick>
 8003120:	0002      	movs	r2, r0
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003128:	429a      	cmp	r2, r3
 800312a:	d807      	bhi.n	800313c <HAL_SPI_TransmitReceive+0x23c>
 800312c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312e:	3301      	adds	r3, #1
 8003130:	d004      	beq.n	800313c <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8003132:	2323      	movs	r3, #35	; 0x23
 8003134:	18fb      	adds	r3, r7, r3
 8003136:	2203      	movs	r2, #3
 8003138:	701a      	strb	r2, [r3, #0]
        goto error;
 800313a:	e0a2      	b.n	8003282 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003140:	b29b      	uxth	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1a3      	bne.n	800308e <HAL_SPI_TransmitReceive+0x18e>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2246      	movs	r2, #70	; 0x46
 800314a:	5a9b      	ldrh	r3, [r3, r2]
 800314c:	b29b      	uxth	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d19d      	bne.n	800308e <HAL_SPI_TransmitReceive+0x18e>
 8003152:	e085      	b.n	8003260 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d005      	beq.n	8003168 <HAL_SPI_TransmitReceive+0x268>
 800315c:	2312      	movs	r3, #18
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	881b      	ldrh	r3, [r3, #0]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d000      	beq.n	8003168 <HAL_SPI_TransmitReceive+0x268>
 8003166:	e070      	b.n	800324a <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	330c      	adds	r3, #12
 8003172:	7812      	ldrb	r2, [r2, #0]
 8003174:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800317a:	1c5a      	adds	r2, r3, #1
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003184:	b29b      	uxth	r3, r3
 8003186:	3b01      	subs	r3, #1
 8003188:	b29a      	uxth	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800318e:	e05c      	b.n	800324a <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	2202      	movs	r2, #2
 8003198:	4013      	ands	r3, r2
 800319a:	2b02      	cmp	r3, #2
 800319c:	d11c      	bne.n	80031d8 <HAL_SPI_TransmitReceive+0x2d8>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d017      	beq.n	80031d8 <HAL_SPI_TransmitReceive+0x2d8>
 80031a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d114      	bne.n	80031d8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	330c      	adds	r3, #12
 80031b8:	7812      	ldrb	r2, [r2, #0]
 80031ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c0:	1c5a      	adds	r2, r3, #1
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	2201      	movs	r2, #1
 80031e0:	4013      	ands	r3, r2
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d11e      	bne.n	8003224 <HAL_SPI_TransmitReceive+0x324>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2246      	movs	r2, #70	; 0x46
 80031ea:	5a9b      	ldrh	r3, [r3, r2]
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d018      	beq.n	8003224 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	330c      	adds	r3, #12
 80031f8:	001a      	movs	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	7812      	ldrb	r2, [r2, #0]
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2246      	movs	r2, #70	; 0x46
 8003212:	5a9b      	ldrh	r3, [r3, r2]
 8003214:	b29b      	uxth	r3, r3
 8003216:	3b01      	subs	r3, #1
 8003218:	b299      	uxth	r1, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2246      	movs	r2, #70	; 0x46
 800321e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003220:	2301      	movs	r3, #1
 8003222:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003224:	f7fe f878 	bl	8001318 <HAL_GetTick>
 8003228:	0002      	movs	r2, r0
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003230:	429a      	cmp	r2, r3
 8003232:	d802      	bhi.n	800323a <HAL_SPI_TransmitReceive+0x33a>
 8003234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003236:	3301      	adds	r3, #1
 8003238:	d102      	bne.n	8003240 <HAL_SPI_TransmitReceive+0x340>
 800323a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800323c:	2b00      	cmp	r3, #0
 800323e:	d104      	bne.n	800324a <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8003240:	2323      	movs	r3, #35	; 0x23
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2203      	movs	r2, #3
 8003246:	701a      	strb	r2, [r3, #0]
        goto error;
 8003248:	e01b      	b.n	8003282 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800324e:	b29b      	uxth	r3, r3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d19d      	bne.n	8003190 <HAL_SPI_TransmitReceive+0x290>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2246      	movs	r2, #70	; 0x46
 8003258:	5a9b      	ldrh	r3, [r3, r2]
 800325a:	b29b      	uxth	r3, r3
 800325c:	2b00      	cmp	r3, #0
 800325e:	d197      	bne.n	8003190 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003260:	69fa      	ldr	r2, [r7, #28]
 8003262:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	0018      	movs	r0, r3
 8003268:	f000 f9aa 	bl	80035c0 <SPI_EndRxTxTransaction>
 800326c:	1e03      	subs	r3, r0, #0
 800326e:	d007      	beq.n	8003280 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8003270:	2323      	movs	r3, #35	; 0x23
 8003272:	18fb      	adds	r3, r7, r3
 8003274:	2201      	movs	r2, #1
 8003276:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2220      	movs	r2, #32
 800327c:	661a      	str	r2, [r3, #96]	; 0x60
 800327e:	e000      	b.n	8003282 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8003280:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	225d      	movs	r2, #93	; 0x5d
 8003286:	2101      	movs	r1, #1
 8003288:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	225c      	movs	r2, #92	; 0x5c
 800328e:	2100      	movs	r1, #0
 8003290:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003292:	2323      	movs	r3, #35	; 0x23
 8003294:	18fb      	adds	r3, r7, r3
 8003296:	781b      	ldrb	r3, [r3, #0]
}
 8003298:	0018      	movs	r0, r3
 800329a:	46bd      	mov	sp, r7
 800329c:	b00a      	add	sp, #40	; 0x28
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	ffffefff 	.word	0xffffefff

080032a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	603b      	str	r3, [r7, #0]
 80032b0:	1dfb      	adds	r3, r7, #7
 80032b2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80032b4:	f7fe f830 	bl	8001318 <HAL_GetTick>
 80032b8:	0002      	movs	r2, r0
 80032ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032bc:	1a9b      	subs	r3, r3, r2
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	18d3      	adds	r3, r2, r3
 80032c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80032c4:	f7fe f828 	bl	8001318 <HAL_GetTick>
 80032c8:	0003      	movs	r3, r0
 80032ca:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80032cc:	4b3a      	ldr	r3, [pc, #232]	; (80033b8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	015b      	lsls	r3, r3, #5
 80032d2:	0d1b      	lsrs	r3, r3, #20
 80032d4:	69fa      	ldr	r2, [r7, #28]
 80032d6:	4353      	muls	r3, r2
 80032d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032da:	e058      	b.n	800338e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	3301      	adds	r3, #1
 80032e0:	d055      	beq.n	800338e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032e2:	f7fe f819 	bl	8001318 <HAL_GetTick>
 80032e6:	0002      	movs	r2, r0
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	69fa      	ldr	r2, [r7, #28]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d902      	bls.n	80032f8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d142      	bne.n	800337e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	21e0      	movs	r1, #224	; 0xe0
 8003304:	438a      	bics	r2, r1
 8003306:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	2382      	movs	r3, #130	; 0x82
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	429a      	cmp	r2, r3
 8003312:	d113      	bne.n	800333c <SPI_WaitFlagStateUntilTimeout+0x98>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	2380      	movs	r3, #128	; 0x80
 800331a:	021b      	lsls	r3, r3, #8
 800331c:	429a      	cmp	r2, r3
 800331e:	d005      	beq.n	800332c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	2380      	movs	r3, #128	; 0x80
 8003326:	00db      	lsls	r3, r3, #3
 8003328:	429a      	cmp	r2, r3
 800332a:	d107      	bne.n	800333c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2140      	movs	r1, #64	; 0x40
 8003338:	438a      	bics	r2, r1
 800333a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003340:	2380      	movs	r3, #128	; 0x80
 8003342:	019b      	lsls	r3, r3, #6
 8003344:	429a      	cmp	r2, r3
 8003346:	d110      	bne.n	800336a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	491a      	ldr	r1, [pc, #104]	; (80033bc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003354:	400a      	ands	r2, r1
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2180      	movs	r1, #128	; 0x80
 8003364:	0189      	lsls	r1, r1, #6
 8003366:	430a      	orrs	r2, r1
 8003368:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	225d      	movs	r2, #93	; 0x5d
 800336e:	2101      	movs	r1, #1
 8003370:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	225c      	movs	r2, #92	; 0x5c
 8003376:	2100      	movs	r1, #0
 8003378:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e017      	b.n	80033ae <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	3b01      	subs	r3, #1
 800338c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	4013      	ands	r3, r2
 8003398:	68ba      	ldr	r2, [r7, #8]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	425a      	negs	r2, r3
 800339e:	4153      	adcs	r3, r2
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	001a      	movs	r2, r3
 80033a4:	1dfb      	adds	r3, r7, #7
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d197      	bne.n	80032dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	0018      	movs	r0, r3
 80033b0:	46bd      	mov	sp, r7
 80033b2:	b008      	add	sp, #32
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	46c0      	nop			; (mov r8, r8)
 80033b8:	20000004 	.word	0x20000004
 80033bc:	ffffdfff 	.word	0xffffdfff

080033c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b08a      	sub	sp, #40	; 0x28
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
 80033cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80033ce:	2317      	movs	r3, #23
 80033d0:	18fb      	adds	r3, r7, r3
 80033d2:	2200      	movs	r2, #0
 80033d4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80033d6:	f7fd ff9f 	bl	8001318 <HAL_GetTick>
 80033da:	0002      	movs	r2, r0
 80033dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033de:	1a9b      	subs	r3, r3, r2
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	18d3      	adds	r3, r2, r3
 80033e4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80033e6:	f7fd ff97 	bl	8001318 <HAL_GetTick>
 80033ea:	0003      	movs	r3, r0
 80033ec:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	330c      	adds	r3, #12
 80033f4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80033f6:	4b41      	ldr	r3, [pc, #260]	; (80034fc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	0013      	movs	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	189b      	adds	r3, r3, r2
 8003400:	00da      	lsls	r2, r3, #3
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	0d1b      	lsrs	r3, r3, #20
 8003406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003408:	4353      	muls	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800340c:	e068      	b.n	80034e0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800340e:	68ba      	ldr	r2, [r7, #8]
 8003410:	23c0      	movs	r3, #192	; 0xc0
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	429a      	cmp	r2, r3
 8003416:	d10a      	bne.n	800342e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d107      	bne.n	800342e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	b2da      	uxtb	r2, r3
 8003424:	2117      	movs	r1, #23
 8003426:	187b      	adds	r3, r7, r1
 8003428:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800342a:	187b      	adds	r3, r7, r1
 800342c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	3301      	adds	r3, #1
 8003432:	d055      	beq.n	80034e0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003434:	f7fd ff70 	bl	8001318 <HAL_GetTick>
 8003438:	0002      	movs	r2, r0
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003440:	429a      	cmp	r2, r3
 8003442:	d902      	bls.n	800344a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003446:	2b00      	cmp	r3, #0
 8003448:	d142      	bne.n	80034d0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	21e0      	movs	r1, #224	; 0xe0
 8003456:	438a      	bics	r2, r1
 8003458:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	2382      	movs	r3, #130	; 0x82
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	429a      	cmp	r2, r3
 8003464:	d113      	bne.n	800348e <SPI_WaitFifoStateUntilTimeout+0xce>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	689a      	ldr	r2, [r3, #8]
 800346a:	2380      	movs	r3, #128	; 0x80
 800346c:	021b      	lsls	r3, r3, #8
 800346e:	429a      	cmp	r2, r3
 8003470:	d005      	beq.n	800347e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	2380      	movs	r3, #128	; 0x80
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	429a      	cmp	r2, r3
 800347c:	d107      	bne.n	800348e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2140      	movs	r1, #64	; 0x40
 800348a:	438a      	bics	r2, r1
 800348c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003492:	2380      	movs	r3, #128	; 0x80
 8003494:	019b      	lsls	r3, r3, #6
 8003496:	429a      	cmp	r2, r3
 8003498:	d110      	bne.n	80034bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4916      	ldr	r1, [pc, #88]	; (8003500 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80034a6:	400a      	ands	r2, r1
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2180      	movs	r1, #128	; 0x80
 80034b6:	0189      	lsls	r1, r1, #6
 80034b8:	430a      	orrs	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	225d      	movs	r2, #93	; 0x5d
 80034c0:	2101      	movs	r1, #1
 80034c2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	225c      	movs	r2, #92	; 0x5c
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e010      	b.n	80034f2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	3b01      	subs	r3, #1
 80034de:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	68ba      	ldr	r2, [r7, #8]
 80034e8:	4013      	ands	r3, r2
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d18e      	bne.n	800340e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	0018      	movs	r0, r3
 80034f4:	46bd      	mov	sp, r7
 80034f6:	b00a      	add	sp, #40	; 0x28
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	20000004 	.word	0x20000004
 8003500:	ffffdfff 	.word	0xffffdfff

08003504 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af02      	add	r7, sp, #8
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	685a      	ldr	r2, [r3, #4]
 8003514:	2382      	movs	r3, #130	; 0x82
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	429a      	cmp	r2, r3
 800351a:	d113      	bne.n	8003544 <SPI_EndRxTransaction+0x40>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	2380      	movs	r3, #128	; 0x80
 8003522:	021b      	lsls	r3, r3, #8
 8003524:	429a      	cmp	r2, r3
 8003526:	d005      	beq.n	8003534 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	689a      	ldr	r2, [r3, #8]
 800352c:	2380      	movs	r3, #128	; 0x80
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	429a      	cmp	r2, r3
 8003532:	d107      	bne.n	8003544 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2140      	movs	r1, #64	; 0x40
 8003540:	438a      	bics	r2, r1
 8003542:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003544:	68ba      	ldr	r2, [r7, #8]
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	0013      	movs	r3, r2
 800354e:	2200      	movs	r2, #0
 8003550:	2180      	movs	r1, #128	; 0x80
 8003552:	f7ff fea7 	bl	80032a4 <SPI_WaitFlagStateUntilTimeout>
 8003556:	1e03      	subs	r3, r0, #0
 8003558:	d007      	beq.n	800356a <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800355e:	2220      	movs	r2, #32
 8003560:	431a      	orrs	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e026      	b.n	80035b8 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	2382      	movs	r3, #130	; 0x82
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	429a      	cmp	r2, r3
 8003574:	d11f      	bne.n	80035b6 <SPI_EndRxTransaction+0xb2>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	689a      	ldr	r2, [r3, #8]
 800357a:	2380      	movs	r3, #128	; 0x80
 800357c:	021b      	lsls	r3, r3, #8
 800357e:	429a      	cmp	r2, r3
 8003580:	d005      	beq.n	800358e <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	2380      	movs	r3, #128	; 0x80
 8003588:	00db      	lsls	r3, r3, #3
 800358a:	429a      	cmp	r2, r3
 800358c:	d113      	bne.n	80035b6 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	23c0      	movs	r3, #192	; 0xc0
 8003592:	00d9      	lsls	r1, r3, #3
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	0013      	movs	r3, r2
 800359c:	2200      	movs	r2, #0
 800359e:	f7ff ff0f 	bl	80033c0 <SPI_WaitFifoStateUntilTimeout>
 80035a2:	1e03      	subs	r3, r0, #0
 80035a4:	d007      	beq.n	80035b6 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035aa:	2220      	movs	r2, #32
 80035ac:	431a      	orrs	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e000      	b.n	80035b8 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	0018      	movs	r0, r3
 80035ba:	46bd      	mov	sp, r7
 80035bc:	b004      	add	sp, #16
 80035be:	bd80      	pop	{r7, pc}

080035c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af02      	add	r7, sp, #8
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	23c0      	movs	r3, #192	; 0xc0
 80035d0:	0159      	lsls	r1, r3, #5
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	0013      	movs	r3, r2
 80035da:	2200      	movs	r2, #0
 80035dc:	f7ff fef0 	bl	80033c0 <SPI_WaitFifoStateUntilTimeout>
 80035e0:	1e03      	subs	r3, r0, #0
 80035e2:	d007      	beq.n	80035f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035e8:	2220      	movs	r2, #32
 80035ea:	431a      	orrs	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e027      	b.n	8003644 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	0013      	movs	r3, r2
 80035fe:	2200      	movs	r2, #0
 8003600:	2180      	movs	r1, #128	; 0x80
 8003602:	f7ff fe4f 	bl	80032a4 <SPI_WaitFlagStateUntilTimeout>
 8003606:	1e03      	subs	r3, r0, #0
 8003608:	d007      	beq.n	800361a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800360e:	2220      	movs	r2, #32
 8003610:	431a      	orrs	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e014      	b.n	8003644 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	23c0      	movs	r3, #192	; 0xc0
 800361e:	00d9      	lsls	r1, r3, #3
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	0013      	movs	r3, r2
 8003628:	2200      	movs	r2, #0
 800362a:	f7ff fec9 	bl	80033c0 <SPI_WaitFifoStateUntilTimeout>
 800362e:	1e03      	subs	r3, r0, #0
 8003630:	d007      	beq.n	8003642 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003636:	2220      	movs	r2, #32
 8003638:	431a      	orrs	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e000      	b.n	8003644 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	0018      	movs	r0, r3
 8003646:	46bd      	mov	sp, r7
 8003648:	b004      	add	sp, #16
 800364a:	bd80      	pop	{r7, pc}

0800364c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e04a      	b.n	80036f4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	223d      	movs	r2, #61	; 0x3d
 8003662:	5c9b      	ldrb	r3, [r3, r2]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d107      	bne.n	800367a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	223c      	movs	r2, #60	; 0x3c
 800366e:	2100      	movs	r1, #0
 8003670:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	0018      	movs	r0, r3
 8003676:	f7fd fc6d 	bl	8000f54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	223d      	movs	r2, #61	; 0x3d
 800367e:	2102      	movs	r1, #2
 8003680:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	3304      	adds	r3, #4
 800368a:	0019      	movs	r1, r3
 800368c:	0010      	movs	r0, r2
 800368e:	f000 f9e9 	bl	8003a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2248      	movs	r2, #72	; 0x48
 8003696:	2101      	movs	r1, #1
 8003698:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	223e      	movs	r2, #62	; 0x3e
 800369e:	2101      	movs	r1, #1
 80036a0:	5499      	strb	r1, [r3, r2]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	223f      	movs	r2, #63	; 0x3f
 80036a6:	2101      	movs	r1, #1
 80036a8:	5499      	strb	r1, [r3, r2]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2240      	movs	r2, #64	; 0x40
 80036ae:	2101      	movs	r1, #1
 80036b0:	5499      	strb	r1, [r3, r2]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2241      	movs	r2, #65	; 0x41
 80036b6:	2101      	movs	r1, #1
 80036b8:	5499      	strb	r1, [r3, r2]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2242      	movs	r2, #66	; 0x42
 80036be:	2101      	movs	r1, #1
 80036c0:	5499      	strb	r1, [r3, r2]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2243      	movs	r2, #67	; 0x43
 80036c6:	2101      	movs	r1, #1
 80036c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2244      	movs	r2, #68	; 0x44
 80036ce:	2101      	movs	r1, #1
 80036d0:	5499      	strb	r1, [r3, r2]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2245      	movs	r2, #69	; 0x45
 80036d6:	2101      	movs	r1, #1
 80036d8:	5499      	strb	r1, [r3, r2]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2246      	movs	r2, #70	; 0x46
 80036de:	2101      	movs	r1, #1
 80036e0:	5499      	strb	r1, [r3, r2]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2247      	movs	r2, #71	; 0x47
 80036e6:	2101      	movs	r1, #1
 80036e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	223d      	movs	r2, #61	; 0x3d
 80036ee:	2101      	movs	r1, #1
 80036f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	0018      	movs	r0, r3
 80036f6:	46bd      	mov	sp, r7
 80036f8:	b002      	add	sp, #8
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	223d      	movs	r2, #61	; 0x3d
 8003708:	5c9b      	ldrb	r3, [r3, r2]
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b01      	cmp	r3, #1
 800370e:	d001      	beq.n	8003714 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e047      	b.n	80037a4 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	223d      	movs	r2, #61	; 0x3d
 8003718:	2102      	movs	r1, #2
 800371a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68da      	ldr	r2, [r3, #12]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2101      	movs	r1, #1
 8003728:	430a      	orrs	r2, r1
 800372a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a1e      	ldr	r2, [pc, #120]	; (80037ac <HAL_TIM_Base_Start_IT+0xb0>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d014      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0x64>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	2380      	movs	r3, #128	; 0x80
 800373c:	05db      	lsls	r3, r3, #23
 800373e:	429a      	cmp	r2, r3
 8003740:	d00e      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0x64>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a1a      	ldr	r2, [pc, #104]	; (80037b0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d009      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0x64>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a18      	ldr	r2, [pc, #96]	; (80037b4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d004      	beq.n	8003760 <HAL_TIM_Base_Start_IT+0x64>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a17      	ldr	r2, [pc, #92]	; (80037b8 <HAL_TIM_Base_Start_IT+0xbc>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d116      	bne.n	800378e <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	4a15      	ldr	r2, [pc, #84]	; (80037bc <HAL_TIM_Base_Start_IT+0xc0>)
 8003768:	4013      	ands	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2b06      	cmp	r3, #6
 8003770:	d016      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0xa4>
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	2380      	movs	r3, #128	; 0x80
 8003776:	025b      	lsls	r3, r3, #9
 8003778:	429a      	cmp	r2, r3
 800377a:	d011      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2101      	movs	r1, #1
 8003788:	430a      	orrs	r2, r1
 800378a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800378c:	e008      	b.n	80037a0 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2101      	movs	r1, #1
 800379a:	430a      	orrs	r2, r1
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	e000      	b.n	80037a2 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037a0:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	0018      	movs	r0, r3
 80037a6:	46bd      	mov	sp, r7
 80037a8:	b004      	add	sp, #16
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40012c00 	.word	0x40012c00
 80037b0:	40000400 	.word	0x40000400
 80037b4:	40000800 	.word	0x40000800
 80037b8:	40014000 	.word	0x40014000
 80037bc:	00010007 	.word	0x00010007

080037c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	2202      	movs	r2, #2
 80037d0:	4013      	ands	r3, r2
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d124      	bne.n	8003820 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	2202      	movs	r2, #2
 80037de:	4013      	ands	r3, r2
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d11d      	bne.n	8003820 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2203      	movs	r2, #3
 80037ea:	4252      	negs	r2, r2
 80037ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	2203      	movs	r2, #3
 80037fc:	4013      	ands	r3, r2
 80037fe:	d004      	beq.n	800380a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	0018      	movs	r0, r3
 8003804:	f000 f916 	bl	8003a34 <HAL_TIM_IC_CaptureCallback>
 8003808:	e007      	b.n	800381a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	0018      	movs	r0, r3
 800380e:	f000 f909 	bl	8003a24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	0018      	movs	r0, r3
 8003816:	f000 f915 	bl	8003a44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	2204      	movs	r2, #4
 8003828:	4013      	ands	r3, r2
 800382a:	2b04      	cmp	r3, #4
 800382c:	d125      	bne.n	800387a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	2204      	movs	r2, #4
 8003836:	4013      	ands	r3, r2
 8003838:	2b04      	cmp	r3, #4
 800383a:	d11e      	bne.n	800387a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2205      	movs	r2, #5
 8003842:	4252      	negs	r2, r2
 8003844:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2202      	movs	r2, #2
 800384a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	699a      	ldr	r2, [r3, #24]
 8003852:	23c0      	movs	r3, #192	; 0xc0
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4013      	ands	r3, r2
 8003858:	d004      	beq.n	8003864 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	0018      	movs	r0, r3
 800385e:	f000 f8e9 	bl	8003a34 <HAL_TIM_IC_CaptureCallback>
 8003862:	e007      	b.n	8003874 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	0018      	movs	r0, r3
 8003868:	f000 f8dc 	bl	8003a24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	0018      	movs	r0, r3
 8003870:	f000 f8e8 	bl	8003a44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	2208      	movs	r2, #8
 8003882:	4013      	ands	r3, r2
 8003884:	2b08      	cmp	r3, #8
 8003886:	d124      	bne.n	80038d2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	2208      	movs	r2, #8
 8003890:	4013      	ands	r3, r2
 8003892:	2b08      	cmp	r3, #8
 8003894:	d11d      	bne.n	80038d2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2209      	movs	r2, #9
 800389c:	4252      	negs	r2, r2
 800389e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2204      	movs	r2, #4
 80038a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	2203      	movs	r2, #3
 80038ae:	4013      	ands	r3, r2
 80038b0:	d004      	beq.n	80038bc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	0018      	movs	r0, r3
 80038b6:	f000 f8bd 	bl	8003a34 <HAL_TIM_IC_CaptureCallback>
 80038ba:	e007      	b.n	80038cc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	0018      	movs	r0, r3
 80038c0:	f000 f8b0 	bl	8003a24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	0018      	movs	r0, r3
 80038c8:	f000 f8bc 	bl	8003a44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	2210      	movs	r2, #16
 80038da:	4013      	ands	r3, r2
 80038dc:	2b10      	cmp	r3, #16
 80038de:	d125      	bne.n	800392c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	2210      	movs	r2, #16
 80038e8:	4013      	ands	r3, r2
 80038ea:	2b10      	cmp	r3, #16
 80038ec:	d11e      	bne.n	800392c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2211      	movs	r2, #17
 80038f4:	4252      	negs	r2, r2
 80038f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2208      	movs	r2, #8
 80038fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	69da      	ldr	r2, [r3, #28]
 8003904:	23c0      	movs	r3, #192	; 0xc0
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4013      	ands	r3, r2
 800390a:	d004      	beq.n	8003916 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	0018      	movs	r0, r3
 8003910:	f000 f890 	bl	8003a34 <HAL_TIM_IC_CaptureCallback>
 8003914:	e007      	b.n	8003926 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	0018      	movs	r0, r3
 800391a:	f000 f883 	bl	8003a24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	0018      	movs	r0, r3
 8003922:	f000 f88f 	bl	8003a44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	2201      	movs	r2, #1
 8003934:	4013      	ands	r3, r2
 8003936:	2b01      	cmp	r3, #1
 8003938:	d10f      	bne.n	800395a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	2201      	movs	r2, #1
 8003942:	4013      	ands	r3, r2
 8003944:	2b01      	cmp	r3, #1
 8003946:	d108      	bne.n	800395a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2202      	movs	r2, #2
 800394e:	4252      	negs	r2, r2
 8003950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	0018      	movs	r0, r3
 8003956:	f7fd fa23 	bl	8000da0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	2280      	movs	r2, #128	; 0x80
 8003962:	4013      	ands	r3, r2
 8003964:	2b80      	cmp	r3, #128	; 0x80
 8003966:	d10f      	bne.n	8003988 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	2280      	movs	r2, #128	; 0x80
 8003970:	4013      	ands	r3, r2
 8003972:	2b80      	cmp	r3, #128	; 0x80
 8003974:	d108      	bne.n	8003988 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2281      	movs	r2, #129	; 0x81
 800397c:	4252      	negs	r2, r2
 800397e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	0018      	movs	r0, r3
 8003984:	f000 f976 	bl	8003c74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	691a      	ldr	r2, [r3, #16]
 800398e:	2380      	movs	r3, #128	; 0x80
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	401a      	ands	r2, r3
 8003994:	2380      	movs	r3, #128	; 0x80
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	429a      	cmp	r2, r3
 800399a:	d10e      	bne.n	80039ba <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	2280      	movs	r2, #128	; 0x80
 80039a4:	4013      	ands	r3, r2
 80039a6:	2b80      	cmp	r3, #128	; 0x80
 80039a8:	d107      	bne.n	80039ba <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a1c      	ldr	r2, [pc, #112]	; (8003a20 <HAL_TIM_IRQHandler+0x260>)
 80039b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	0018      	movs	r0, r3
 80039b6:	f000 f965 	bl	8003c84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	2240      	movs	r2, #64	; 0x40
 80039c2:	4013      	ands	r3, r2
 80039c4:	2b40      	cmp	r3, #64	; 0x40
 80039c6:	d10f      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	2240      	movs	r2, #64	; 0x40
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b40      	cmp	r3, #64	; 0x40
 80039d4:	d108      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2241      	movs	r2, #65	; 0x41
 80039dc:	4252      	negs	r2, r2
 80039de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	0018      	movs	r0, r3
 80039e4:	f000 f836 	bl	8003a54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2220      	movs	r2, #32
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b20      	cmp	r3, #32
 80039f4:	d10f      	bne.n	8003a16 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	2220      	movs	r2, #32
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b20      	cmp	r3, #32
 8003a02:	d108      	bne.n	8003a16 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2221      	movs	r2, #33	; 0x21
 8003a0a:	4252      	negs	r2, r2
 8003a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	0018      	movs	r0, r3
 8003a12:	f000 f927 	bl	8003c64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a16:	46c0      	nop			; (mov r8, r8)
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	b002      	add	sp, #8
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	46c0      	nop			; (mov r8, r8)
 8003a20:	fffffeff 	.word	0xfffffeff

08003a24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a2c:	46c0      	nop			; (mov r8, r8)
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b002      	add	sp, #8
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a3c:	46c0      	nop			; (mov r8, r8)
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	b002      	add	sp, #8
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a4c:	46c0      	nop			; (mov r8, r8)
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	b002      	add	sp, #8
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a5c:	46c0      	nop			; (mov r8, r8)
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b002      	add	sp, #8
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a38      	ldr	r2, [pc, #224]	; (8003b58 <TIM_Base_SetConfig+0xf4>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00c      	beq.n	8003a96 <TIM_Base_SetConfig+0x32>
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	2380      	movs	r3, #128	; 0x80
 8003a80:	05db      	lsls	r3, r3, #23
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d007      	beq.n	8003a96 <TIM_Base_SetConfig+0x32>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a34      	ldr	r2, [pc, #208]	; (8003b5c <TIM_Base_SetConfig+0xf8>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d003      	beq.n	8003a96 <TIM_Base_SetConfig+0x32>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a33      	ldr	r2, [pc, #204]	; (8003b60 <TIM_Base_SetConfig+0xfc>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d108      	bne.n	8003aa8 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2270      	movs	r2, #112	; 0x70
 8003a9a:	4393      	bics	r3, r2
 8003a9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a2b      	ldr	r2, [pc, #172]	; (8003b58 <TIM_Base_SetConfig+0xf4>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d01c      	beq.n	8003aea <TIM_Base_SetConfig+0x86>
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	2380      	movs	r3, #128	; 0x80
 8003ab4:	05db      	lsls	r3, r3, #23
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d017      	beq.n	8003aea <TIM_Base_SetConfig+0x86>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a27      	ldr	r2, [pc, #156]	; (8003b5c <TIM_Base_SetConfig+0xf8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d013      	beq.n	8003aea <TIM_Base_SetConfig+0x86>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a26      	ldr	r2, [pc, #152]	; (8003b60 <TIM_Base_SetConfig+0xfc>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d00f      	beq.n	8003aea <TIM_Base_SetConfig+0x86>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a25      	ldr	r2, [pc, #148]	; (8003b64 <TIM_Base_SetConfig+0x100>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d00b      	beq.n	8003aea <TIM_Base_SetConfig+0x86>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a24      	ldr	r2, [pc, #144]	; (8003b68 <TIM_Base_SetConfig+0x104>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d007      	beq.n	8003aea <TIM_Base_SetConfig+0x86>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a23      	ldr	r2, [pc, #140]	; (8003b6c <TIM_Base_SetConfig+0x108>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d003      	beq.n	8003aea <TIM_Base_SetConfig+0x86>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a22      	ldr	r2, [pc, #136]	; (8003b70 <TIM_Base_SetConfig+0x10c>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d108      	bne.n	8003afc <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	4a21      	ldr	r2, [pc, #132]	; (8003b74 <TIM_Base_SetConfig+0x110>)
 8003aee:	4013      	ands	r3, r2
 8003af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2280      	movs	r2, #128	; 0x80
 8003b00:	4393      	bics	r3, r2
 8003b02:	001a      	movs	r2, r3
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a0c      	ldr	r2, [pc, #48]	; (8003b58 <TIM_Base_SetConfig+0xf4>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d00b      	beq.n	8003b42 <TIM_Base_SetConfig+0xde>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a0e      	ldr	r2, [pc, #56]	; (8003b68 <TIM_Base_SetConfig+0x104>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d007      	beq.n	8003b42 <TIM_Base_SetConfig+0xde>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a0d      	ldr	r2, [pc, #52]	; (8003b6c <TIM_Base_SetConfig+0x108>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d003      	beq.n	8003b42 <TIM_Base_SetConfig+0xde>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a0c      	ldr	r2, [pc, #48]	; (8003b70 <TIM_Base_SetConfig+0x10c>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d103      	bne.n	8003b4a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	691a      	ldr	r2, [r3, #16]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	615a      	str	r2, [r3, #20]
}
 8003b50:	46c0      	nop			; (mov r8, r8)
 8003b52:	46bd      	mov	sp, r7
 8003b54:	b004      	add	sp, #16
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	40012c00 	.word	0x40012c00
 8003b5c:	40000400 	.word	0x40000400
 8003b60:	40000800 	.word	0x40000800
 8003b64:	40002000 	.word	0x40002000
 8003b68:	40014000 	.word	0x40014000
 8003b6c:	40014400 	.word	0x40014400
 8003b70:	40014800 	.word	0x40014800
 8003b74:	fffffcff 	.word	0xfffffcff

08003b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	223c      	movs	r2, #60	; 0x3c
 8003b86:	5c9b      	ldrb	r3, [r3, r2]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e05a      	b.n	8003c46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	223c      	movs	r2, #60	; 0x3c
 8003b94:	2101      	movs	r1, #1
 8003b96:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	223d      	movs	r2, #61	; 0x3d
 8003b9c:	2102      	movs	r1, #2
 8003b9e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a26      	ldr	r2, [pc, #152]	; (8003c50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d108      	bne.n	8003bcc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	4a25      	ldr	r2, [pc, #148]	; (8003c54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2270      	movs	r2, #112	; 0x70
 8003bd0:	4393      	bics	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a19      	ldr	r2, [pc, #100]	; (8003c50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d014      	beq.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	2380      	movs	r3, #128	; 0x80
 8003bf6:	05db      	lsls	r3, r3, #23
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d00e      	beq.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a15      	ldr	r2, [pc, #84]	; (8003c58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d009      	beq.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a14      	ldr	r2, [pc, #80]	; (8003c5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d004      	beq.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a12      	ldr	r2, [pc, #72]	; (8003c60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d10c      	bne.n	8003c34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	2280      	movs	r2, #128	; 0x80
 8003c1e:	4393      	bics	r3, r2
 8003c20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	223d      	movs	r2, #61	; 0x3d
 8003c38:	2101      	movs	r1, #1
 8003c3a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	223c      	movs	r2, #60	; 0x3c
 8003c40:	2100      	movs	r1, #0
 8003c42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	0018      	movs	r0, r3
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b004      	add	sp, #16
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	40012c00 	.word	0x40012c00
 8003c54:	ff0fffff 	.word	0xff0fffff
 8003c58:	40000400 	.word	0x40000400
 8003c5c:	40000800 	.word	0x40000800
 8003c60:	40014000 	.word	0x40014000

08003c64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c6c:	46c0      	nop			; (mov r8, r8)
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	b002      	add	sp, #8
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c7c:	46c0      	nop			; (mov r8, r8)
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	b002      	add	sp, #8
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c8c:	46c0      	nop			; (mov r8, r8)
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	b002      	add	sp, #8
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e046      	b.n	8003d34 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2288      	movs	r2, #136	; 0x88
 8003caa:	589b      	ldr	r3, [r3, r2]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d107      	bne.n	8003cc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2284      	movs	r2, #132	; 0x84
 8003cb4:	2100      	movs	r1, #0
 8003cb6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	0018      	movs	r0, r3
 8003cbc:	f7fd f970 	bl	8000fa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2288      	movs	r2, #136	; 0x88
 8003cc4:	2124      	movs	r1, #36	; 0x24
 8003cc6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	438a      	bics	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f000 f9ae 	bl	800403c <UART_SetConfig>
 8003ce0:	0003      	movs	r3, r0
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d101      	bne.n	8003cea <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e024      	b.n	8003d34 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	0018      	movs	r0, r3
 8003cf6:	f000 fcf7 	bl	80046e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	490d      	ldr	r1, [pc, #52]	; (8003d3c <HAL_UART_Init+0xa8>)
 8003d06:	400a      	ands	r2, r1
 8003d08:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	212a      	movs	r1, #42	; 0x2a
 8003d16:	438a      	bics	r2, r1
 8003d18:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2101      	movs	r1, #1
 8003d26:	430a      	orrs	r2, r1
 8003d28:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	f000 fd8f 	bl	8004850 <UART_CheckIdleState>
 8003d32:	0003      	movs	r3, r0
}
 8003d34:	0018      	movs	r0, r3
 8003d36:	46bd      	mov	sp, r7
 8003d38:	b002      	add	sp, #8
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	ffffb7ff 	.word	0xffffb7ff

08003d40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b08a      	sub	sp, #40	; 0x28
 8003d44:	af02      	add	r7, sp, #8
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	603b      	str	r3, [r7, #0]
 8003d4c:	1dbb      	adds	r3, r7, #6
 8003d4e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2288      	movs	r2, #136	; 0x88
 8003d54:	589b      	ldr	r3, [r3, r2]
 8003d56:	2b20      	cmp	r3, #32
 8003d58:	d000      	beq.n	8003d5c <HAL_UART_Transmit+0x1c>
 8003d5a:	e088      	b.n	8003e6e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <HAL_UART_Transmit+0x2a>
 8003d62:	1dbb      	adds	r3, r7, #6
 8003d64:	881b      	ldrh	r3, [r3, #0]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e080      	b.n	8003e70 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	2380      	movs	r3, #128	; 0x80
 8003d74:	015b      	lsls	r3, r3, #5
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d109      	bne.n	8003d8e <HAL_UART_Transmit+0x4e>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d105      	bne.n	8003d8e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2201      	movs	r2, #1
 8003d86:	4013      	ands	r3, r2
 8003d88:	d001      	beq.n	8003d8e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e070      	b.n	8003e70 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2290      	movs	r2, #144	; 0x90
 8003d92:	2100      	movs	r1, #0
 8003d94:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2288      	movs	r2, #136	; 0x88
 8003d9a:	2121      	movs	r1, #33	; 0x21
 8003d9c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d9e:	f7fd fabb 	bl	8001318 <HAL_GetTick>
 8003da2:	0003      	movs	r3, r0
 8003da4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	1dba      	adds	r2, r7, #6
 8003daa:	2154      	movs	r1, #84	; 0x54
 8003dac:	8812      	ldrh	r2, [r2, #0]
 8003dae:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	1dba      	adds	r2, r7, #6
 8003db4:	2156      	movs	r1, #86	; 0x56
 8003db6:	8812      	ldrh	r2, [r2, #0]
 8003db8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	689a      	ldr	r2, [r3, #8]
 8003dbe:	2380      	movs	r3, #128	; 0x80
 8003dc0:	015b      	lsls	r3, r3, #5
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d108      	bne.n	8003dd8 <HAL_UART_Transmit+0x98>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d104      	bne.n	8003dd8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	61bb      	str	r3, [r7, #24]
 8003dd6:	e003      	b.n	8003de0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003de0:	e02c      	b.n	8003e3c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	0013      	movs	r3, r2
 8003dec:	2200      	movs	r2, #0
 8003dee:	2180      	movs	r1, #128	; 0x80
 8003df0:	f000 fd7c 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 8003df4:	1e03      	subs	r3, r0, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e039      	b.n	8003e70 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10b      	bne.n	8003e1a <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	881b      	ldrh	r3, [r3, #0]
 8003e06:	001a      	movs	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	05d2      	lsls	r2, r2, #23
 8003e0e:	0dd2      	lsrs	r2, r2, #23
 8003e10:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	3302      	adds	r3, #2
 8003e16:	61bb      	str	r3, [r7, #24]
 8003e18:	e007      	b.n	8003e2a <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	781a      	ldrb	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	3301      	adds	r3, #1
 8003e28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2256      	movs	r2, #86	; 0x56
 8003e2e:	5a9b      	ldrh	r3, [r3, r2]
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b299      	uxth	r1, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2256      	movs	r2, #86	; 0x56
 8003e3a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2256      	movs	r2, #86	; 0x56
 8003e40:	5a9b      	ldrh	r3, [r3, r2]
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1cc      	bne.n	8003de2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	0013      	movs	r3, r2
 8003e52:	2200      	movs	r2, #0
 8003e54:	2140      	movs	r1, #64	; 0x40
 8003e56:	f000 fd49 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 8003e5a:	1e03      	subs	r3, r0, #0
 8003e5c:	d001      	beq.n	8003e62 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e006      	b.n	8003e70 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2288      	movs	r2, #136	; 0x88
 8003e66:	2120      	movs	r1, #32
 8003e68:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e000      	b.n	8003e70 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8003e6e:	2302      	movs	r3, #2
  }
}
 8003e70:	0018      	movs	r0, r3
 8003e72:	46bd      	mov	sp, r7
 8003e74:	b008      	add	sp, #32
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b08a      	sub	sp, #40	; 0x28
 8003e7c:	af02      	add	r7, sp, #8
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	1dbb      	adds	r3, r7, #6
 8003e86:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	228c      	movs	r2, #140	; 0x8c
 8003e8c:	589b      	ldr	r3, [r3, r2]
 8003e8e:	2b20      	cmp	r3, #32
 8003e90:	d000      	beq.n	8003e94 <HAL_UART_Receive+0x1c>
 8003e92:	e0cc      	b.n	800402e <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d003      	beq.n	8003ea2 <HAL_UART_Receive+0x2a>
 8003e9a:	1dbb      	adds	r3, r7, #6
 8003e9c:	881b      	ldrh	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e0c4      	b.n	8004030 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	689a      	ldr	r2, [r3, #8]
 8003eaa:	2380      	movs	r3, #128	; 0x80
 8003eac:	015b      	lsls	r3, r3, #5
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d109      	bne.n	8003ec6 <HAL_UART_Receive+0x4e>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d105      	bne.n	8003ec6 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	d001      	beq.n	8003ec6 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e0b4      	b.n	8004030 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2290      	movs	r2, #144	; 0x90
 8003eca:	2100      	movs	r1, #0
 8003ecc:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	228c      	movs	r2, #140	; 0x8c
 8003ed2:	2122      	movs	r1, #34	; 0x22
 8003ed4:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003edc:	f7fd fa1c 	bl	8001318 <HAL_GetTick>
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	1dba      	adds	r2, r7, #6
 8003ee8:	215c      	movs	r1, #92	; 0x5c
 8003eea:	8812      	ldrh	r2, [r2, #0]
 8003eec:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1dba      	adds	r2, r7, #6
 8003ef2:	215e      	movs	r1, #94	; 0x5e
 8003ef4:	8812      	ldrh	r2, [r2, #0]
 8003ef6:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	2380      	movs	r3, #128	; 0x80
 8003efe:	015b      	lsls	r3, r3, #5
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d10d      	bne.n	8003f20 <HAL_UART_Receive+0xa8>
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d104      	bne.n	8003f16 <HAL_UART_Receive+0x9e>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2260      	movs	r2, #96	; 0x60
 8003f10:	4949      	ldr	r1, [pc, #292]	; (8004038 <HAL_UART_Receive+0x1c0>)
 8003f12:	5299      	strh	r1, [r3, r2]
 8003f14:	e02e      	b.n	8003f74 <HAL_UART_Receive+0xfc>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2260      	movs	r2, #96	; 0x60
 8003f1a:	21ff      	movs	r1, #255	; 0xff
 8003f1c:	5299      	strh	r1, [r3, r2]
 8003f1e:	e029      	b.n	8003f74 <HAL_UART_Receive+0xfc>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10d      	bne.n	8003f44 <HAL_UART_Receive+0xcc>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d104      	bne.n	8003f3a <HAL_UART_Receive+0xc2>
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2260      	movs	r2, #96	; 0x60
 8003f34:	21ff      	movs	r1, #255	; 0xff
 8003f36:	5299      	strh	r1, [r3, r2]
 8003f38:	e01c      	b.n	8003f74 <HAL_UART_Receive+0xfc>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2260      	movs	r2, #96	; 0x60
 8003f3e:	217f      	movs	r1, #127	; 0x7f
 8003f40:	5299      	strh	r1, [r3, r2]
 8003f42:	e017      	b.n	8003f74 <HAL_UART_Receive+0xfc>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	2380      	movs	r3, #128	; 0x80
 8003f4a:	055b      	lsls	r3, r3, #21
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d10d      	bne.n	8003f6c <HAL_UART_Receive+0xf4>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d104      	bne.n	8003f62 <HAL_UART_Receive+0xea>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2260      	movs	r2, #96	; 0x60
 8003f5c:	217f      	movs	r1, #127	; 0x7f
 8003f5e:	5299      	strh	r1, [r3, r2]
 8003f60:	e008      	b.n	8003f74 <HAL_UART_Receive+0xfc>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2260      	movs	r2, #96	; 0x60
 8003f66:	213f      	movs	r1, #63	; 0x3f
 8003f68:	5299      	strh	r1, [r3, r2]
 8003f6a:	e003      	b.n	8003f74 <HAL_UART_Receive+0xfc>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2260      	movs	r2, #96	; 0x60
 8003f70:	2100      	movs	r1, #0
 8003f72:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003f74:	2312      	movs	r3, #18
 8003f76:	18fb      	adds	r3, r7, r3
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	2160      	movs	r1, #96	; 0x60
 8003f7c:	5a52      	ldrh	r2, [r2, r1]
 8003f7e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	2380      	movs	r3, #128	; 0x80
 8003f86:	015b      	lsls	r3, r3, #5
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d108      	bne.n	8003f9e <HAL_UART_Receive+0x126>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d104      	bne.n	8003f9e <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8003f94:	2300      	movs	r3, #0
 8003f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	61bb      	str	r3, [r7, #24]
 8003f9c:	e003      	b.n	8003fa6 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003fa6:	e036      	b.n	8004016 <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	9300      	str	r3, [sp, #0]
 8003fb0:	0013      	movs	r3, r2
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	2120      	movs	r1, #32
 8003fb6:	f000 fc99 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 8003fba:	1e03      	subs	r3, r0, #0
 8003fbc:	d001      	beq.n	8003fc2 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e036      	b.n	8004030 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d10e      	bne.n	8003fe6 <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	2212      	movs	r2, #18
 8003fd2:	18ba      	adds	r2, r7, r2
 8003fd4:	8812      	ldrh	r2, [r2, #0]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	3302      	adds	r3, #2
 8003fe2:	61bb      	str	r3, [r7, #24]
 8003fe4:	e00e      	b.n	8004004 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2212      	movs	r2, #18
 8003ff0:	18ba      	adds	r2, r7, r2
 8003ff2:	8812      	ldrh	r2, [r2, #0]
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	3301      	adds	r3, #1
 8004002:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	225e      	movs	r2, #94	; 0x5e
 8004008:	5a9b      	ldrh	r3, [r3, r2]
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b299      	uxth	r1, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	225e      	movs	r2, #94	; 0x5e
 8004014:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	225e      	movs	r2, #94	; 0x5e
 800401a:	5a9b      	ldrh	r3, [r3, r2]
 800401c:	b29b      	uxth	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1c2      	bne.n	8003fa8 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	228c      	movs	r2, #140	; 0x8c
 8004026:	2120      	movs	r1, #32
 8004028:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800402a:	2300      	movs	r3, #0
 800402c:	e000      	b.n	8004030 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 800402e:	2302      	movs	r3, #2
  }
}
 8004030:	0018      	movs	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	b008      	add	sp, #32
 8004036:	bd80      	pop	{r7, pc}
 8004038:	000001ff 	.word	0x000001ff

0800403c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800403c:	b5b0      	push	{r4, r5, r7, lr}
 800403e:	b090      	sub	sp, #64	; 0x40
 8004040:	af00      	add	r7, sp, #0
 8004042:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004044:	231a      	movs	r3, #26
 8004046:	2220      	movs	r2, #32
 8004048:	189b      	adds	r3, r3, r2
 800404a:	19db      	adds	r3, r3, r7
 800404c:	2200      	movs	r2, #0
 800404e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	431a      	orrs	r2, r3
 800405a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	431a      	orrs	r2, r3
 8004060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	4313      	orrs	r3, r2
 8004066:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4ac1      	ldr	r2, [pc, #772]	; (8004374 <UART_SetConfig+0x338>)
 8004070:	4013      	ands	r3, r2
 8004072:	0019      	movs	r1, r3
 8004074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800407a:	430b      	orrs	r3, r1
 800407c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800407e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	4abc      	ldr	r2, [pc, #752]	; (8004378 <UART_SetConfig+0x33c>)
 8004086:	4013      	ands	r3, r2
 8004088:	0018      	movs	r0, r3
 800408a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408c:	68d9      	ldr	r1, [r3, #12]
 800408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	0003      	movs	r3, r0
 8004094:	430b      	orrs	r3, r1
 8004096:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4ab6      	ldr	r2, [pc, #728]	; (800437c <UART_SetConfig+0x340>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d009      	beq.n	80040bc <UART_SetConfig+0x80>
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4ab4      	ldr	r2, [pc, #720]	; (8004380 <UART_SetConfig+0x344>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d004      	beq.n	80040bc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80040b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80040b8:	4313      	orrs	r3, r2
 80040ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80040bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	4ab0      	ldr	r2, [pc, #704]	; (8004384 <UART_SetConfig+0x348>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	0019      	movs	r1, r3
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ce:	430b      	orrs	r3, r1
 80040d0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d8:	220f      	movs	r2, #15
 80040da:	4393      	bics	r3, r2
 80040dc:	0018      	movs	r0, r3
 80040de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	0003      	movs	r3, r0
 80040e8:	430b      	orrs	r3, r1
 80040ea:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4aa5      	ldr	r2, [pc, #660]	; (8004388 <UART_SetConfig+0x34c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d131      	bne.n	800415a <UART_SetConfig+0x11e>
 80040f6:	4ba5      	ldr	r3, [pc, #660]	; (800438c <UART_SetConfig+0x350>)
 80040f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040fa:	2203      	movs	r2, #3
 80040fc:	4013      	ands	r3, r2
 80040fe:	2b03      	cmp	r3, #3
 8004100:	d01d      	beq.n	800413e <UART_SetConfig+0x102>
 8004102:	d823      	bhi.n	800414c <UART_SetConfig+0x110>
 8004104:	2b02      	cmp	r3, #2
 8004106:	d00c      	beq.n	8004122 <UART_SetConfig+0xe6>
 8004108:	d820      	bhi.n	800414c <UART_SetConfig+0x110>
 800410a:	2b00      	cmp	r3, #0
 800410c:	d002      	beq.n	8004114 <UART_SetConfig+0xd8>
 800410e:	2b01      	cmp	r3, #1
 8004110:	d00e      	beq.n	8004130 <UART_SetConfig+0xf4>
 8004112:	e01b      	b.n	800414c <UART_SetConfig+0x110>
 8004114:	231b      	movs	r3, #27
 8004116:	2220      	movs	r2, #32
 8004118:	189b      	adds	r3, r3, r2
 800411a:	19db      	adds	r3, r3, r7
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
 8004120:	e154      	b.n	80043cc <UART_SetConfig+0x390>
 8004122:	231b      	movs	r3, #27
 8004124:	2220      	movs	r2, #32
 8004126:	189b      	adds	r3, r3, r2
 8004128:	19db      	adds	r3, r3, r7
 800412a:	2202      	movs	r2, #2
 800412c:	701a      	strb	r2, [r3, #0]
 800412e:	e14d      	b.n	80043cc <UART_SetConfig+0x390>
 8004130:	231b      	movs	r3, #27
 8004132:	2220      	movs	r2, #32
 8004134:	189b      	adds	r3, r3, r2
 8004136:	19db      	adds	r3, r3, r7
 8004138:	2204      	movs	r2, #4
 800413a:	701a      	strb	r2, [r3, #0]
 800413c:	e146      	b.n	80043cc <UART_SetConfig+0x390>
 800413e:	231b      	movs	r3, #27
 8004140:	2220      	movs	r2, #32
 8004142:	189b      	adds	r3, r3, r2
 8004144:	19db      	adds	r3, r3, r7
 8004146:	2208      	movs	r2, #8
 8004148:	701a      	strb	r2, [r3, #0]
 800414a:	e13f      	b.n	80043cc <UART_SetConfig+0x390>
 800414c:	231b      	movs	r3, #27
 800414e:	2220      	movs	r2, #32
 8004150:	189b      	adds	r3, r3, r2
 8004152:	19db      	adds	r3, r3, r7
 8004154:	2210      	movs	r2, #16
 8004156:	701a      	strb	r2, [r3, #0]
 8004158:	e138      	b.n	80043cc <UART_SetConfig+0x390>
 800415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a8c      	ldr	r2, [pc, #560]	; (8004390 <UART_SetConfig+0x354>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d131      	bne.n	80041c8 <UART_SetConfig+0x18c>
 8004164:	4b89      	ldr	r3, [pc, #548]	; (800438c <UART_SetConfig+0x350>)
 8004166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004168:	220c      	movs	r2, #12
 800416a:	4013      	ands	r3, r2
 800416c:	2b0c      	cmp	r3, #12
 800416e:	d01d      	beq.n	80041ac <UART_SetConfig+0x170>
 8004170:	d823      	bhi.n	80041ba <UART_SetConfig+0x17e>
 8004172:	2b08      	cmp	r3, #8
 8004174:	d00c      	beq.n	8004190 <UART_SetConfig+0x154>
 8004176:	d820      	bhi.n	80041ba <UART_SetConfig+0x17e>
 8004178:	2b00      	cmp	r3, #0
 800417a:	d002      	beq.n	8004182 <UART_SetConfig+0x146>
 800417c:	2b04      	cmp	r3, #4
 800417e:	d00e      	beq.n	800419e <UART_SetConfig+0x162>
 8004180:	e01b      	b.n	80041ba <UART_SetConfig+0x17e>
 8004182:	231b      	movs	r3, #27
 8004184:	2220      	movs	r2, #32
 8004186:	189b      	adds	r3, r3, r2
 8004188:	19db      	adds	r3, r3, r7
 800418a:	2200      	movs	r2, #0
 800418c:	701a      	strb	r2, [r3, #0]
 800418e:	e11d      	b.n	80043cc <UART_SetConfig+0x390>
 8004190:	231b      	movs	r3, #27
 8004192:	2220      	movs	r2, #32
 8004194:	189b      	adds	r3, r3, r2
 8004196:	19db      	adds	r3, r3, r7
 8004198:	2202      	movs	r2, #2
 800419a:	701a      	strb	r2, [r3, #0]
 800419c:	e116      	b.n	80043cc <UART_SetConfig+0x390>
 800419e:	231b      	movs	r3, #27
 80041a0:	2220      	movs	r2, #32
 80041a2:	189b      	adds	r3, r3, r2
 80041a4:	19db      	adds	r3, r3, r7
 80041a6:	2204      	movs	r2, #4
 80041a8:	701a      	strb	r2, [r3, #0]
 80041aa:	e10f      	b.n	80043cc <UART_SetConfig+0x390>
 80041ac:	231b      	movs	r3, #27
 80041ae:	2220      	movs	r2, #32
 80041b0:	189b      	adds	r3, r3, r2
 80041b2:	19db      	adds	r3, r3, r7
 80041b4:	2208      	movs	r2, #8
 80041b6:	701a      	strb	r2, [r3, #0]
 80041b8:	e108      	b.n	80043cc <UART_SetConfig+0x390>
 80041ba:	231b      	movs	r3, #27
 80041bc:	2220      	movs	r2, #32
 80041be:	189b      	adds	r3, r3, r2
 80041c0:	19db      	adds	r3, r3, r7
 80041c2:	2210      	movs	r2, #16
 80041c4:	701a      	strb	r2, [r3, #0]
 80041c6:	e101      	b.n	80043cc <UART_SetConfig+0x390>
 80041c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a71      	ldr	r2, [pc, #452]	; (8004394 <UART_SetConfig+0x358>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d131      	bne.n	8004236 <UART_SetConfig+0x1fa>
 80041d2:	4b6e      	ldr	r3, [pc, #440]	; (800438c <UART_SetConfig+0x350>)
 80041d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d6:	2230      	movs	r2, #48	; 0x30
 80041d8:	4013      	ands	r3, r2
 80041da:	2b30      	cmp	r3, #48	; 0x30
 80041dc:	d01d      	beq.n	800421a <UART_SetConfig+0x1de>
 80041de:	d823      	bhi.n	8004228 <UART_SetConfig+0x1ec>
 80041e0:	2b20      	cmp	r3, #32
 80041e2:	d00c      	beq.n	80041fe <UART_SetConfig+0x1c2>
 80041e4:	d820      	bhi.n	8004228 <UART_SetConfig+0x1ec>
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d002      	beq.n	80041f0 <UART_SetConfig+0x1b4>
 80041ea:	2b10      	cmp	r3, #16
 80041ec:	d00e      	beq.n	800420c <UART_SetConfig+0x1d0>
 80041ee:	e01b      	b.n	8004228 <UART_SetConfig+0x1ec>
 80041f0:	231b      	movs	r3, #27
 80041f2:	2220      	movs	r2, #32
 80041f4:	189b      	adds	r3, r3, r2
 80041f6:	19db      	adds	r3, r3, r7
 80041f8:	2200      	movs	r2, #0
 80041fa:	701a      	strb	r2, [r3, #0]
 80041fc:	e0e6      	b.n	80043cc <UART_SetConfig+0x390>
 80041fe:	231b      	movs	r3, #27
 8004200:	2220      	movs	r2, #32
 8004202:	189b      	adds	r3, r3, r2
 8004204:	19db      	adds	r3, r3, r7
 8004206:	2202      	movs	r2, #2
 8004208:	701a      	strb	r2, [r3, #0]
 800420a:	e0df      	b.n	80043cc <UART_SetConfig+0x390>
 800420c:	231b      	movs	r3, #27
 800420e:	2220      	movs	r2, #32
 8004210:	189b      	adds	r3, r3, r2
 8004212:	19db      	adds	r3, r3, r7
 8004214:	2204      	movs	r2, #4
 8004216:	701a      	strb	r2, [r3, #0]
 8004218:	e0d8      	b.n	80043cc <UART_SetConfig+0x390>
 800421a:	231b      	movs	r3, #27
 800421c:	2220      	movs	r2, #32
 800421e:	189b      	adds	r3, r3, r2
 8004220:	19db      	adds	r3, r3, r7
 8004222:	2208      	movs	r2, #8
 8004224:	701a      	strb	r2, [r3, #0]
 8004226:	e0d1      	b.n	80043cc <UART_SetConfig+0x390>
 8004228:	231b      	movs	r3, #27
 800422a:	2220      	movs	r2, #32
 800422c:	189b      	adds	r3, r3, r2
 800422e:	19db      	adds	r3, r3, r7
 8004230:	2210      	movs	r2, #16
 8004232:	701a      	strb	r2, [r3, #0]
 8004234:	e0ca      	b.n	80043cc <UART_SetConfig+0x390>
 8004236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a57      	ldr	r2, [pc, #348]	; (8004398 <UART_SetConfig+0x35c>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d106      	bne.n	800424e <UART_SetConfig+0x212>
 8004240:	231b      	movs	r3, #27
 8004242:	2220      	movs	r2, #32
 8004244:	189b      	adds	r3, r3, r2
 8004246:	19db      	adds	r3, r3, r7
 8004248:	2200      	movs	r2, #0
 800424a:	701a      	strb	r2, [r3, #0]
 800424c:	e0be      	b.n	80043cc <UART_SetConfig+0x390>
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a52      	ldr	r2, [pc, #328]	; (800439c <UART_SetConfig+0x360>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d106      	bne.n	8004266 <UART_SetConfig+0x22a>
 8004258:	231b      	movs	r3, #27
 800425a:	2220      	movs	r2, #32
 800425c:	189b      	adds	r3, r3, r2
 800425e:	19db      	adds	r3, r3, r7
 8004260:	2200      	movs	r2, #0
 8004262:	701a      	strb	r2, [r3, #0]
 8004264:	e0b2      	b.n	80043cc <UART_SetConfig+0x390>
 8004266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a4d      	ldr	r2, [pc, #308]	; (80043a0 <UART_SetConfig+0x364>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d106      	bne.n	800427e <UART_SetConfig+0x242>
 8004270:	231b      	movs	r3, #27
 8004272:	2220      	movs	r2, #32
 8004274:	189b      	adds	r3, r3, r2
 8004276:	19db      	adds	r3, r3, r7
 8004278:	2200      	movs	r2, #0
 800427a:	701a      	strb	r2, [r3, #0]
 800427c:	e0a6      	b.n	80043cc <UART_SetConfig+0x390>
 800427e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a3e      	ldr	r2, [pc, #248]	; (800437c <UART_SetConfig+0x340>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d13e      	bne.n	8004306 <UART_SetConfig+0x2ca>
 8004288:	4b40      	ldr	r3, [pc, #256]	; (800438c <UART_SetConfig+0x350>)
 800428a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800428c:	23c0      	movs	r3, #192	; 0xc0
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	4013      	ands	r3, r2
 8004292:	22c0      	movs	r2, #192	; 0xc0
 8004294:	0112      	lsls	r2, r2, #4
 8004296:	4293      	cmp	r3, r2
 8004298:	d027      	beq.n	80042ea <UART_SetConfig+0x2ae>
 800429a:	22c0      	movs	r2, #192	; 0xc0
 800429c:	0112      	lsls	r2, r2, #4
 800429e:	4293      	cmp	r3, r2
 80042a0:	d82a      	bhi.n	80042f8 <UART_SetConfig+0x2bc>
 80042a2:	2280      	movs	r2, #128	; 0x80
 80042a4:	0112      	lsls	r2, r2, #4
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d011      	beq.n	80042ce <UART_SetConfig+0x292>
 80042aa:	2280      	movs	r2, #128	; 0x80
 80042ac:	0112      	lsls	r2, r2, #4
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d822      	bhi.n	80042f8 <UART_SetConfig+0x2bc>
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d004      	beq.n	80042c0 <UART_SetConfig+0x284>
 80042b6:	2280      	movs	r2, #128	; 0x80
 80042b8:	00d2      	lsls	r2, r2, #3
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d00e      	beq.n	80042dc <UART_SetConfig+0x2a0>
 80042be:	e01b      	b.n	80042f8 <UART_SetConfig+0x2bc>
 80042c0:	231b      	movs	r3, #27
 80042c2:	2220      	movs	r2, #32
 80042c4:	189b      	adds	r3, r3, r2
 80042c6:	19db      	adds	r3, r3, r7
 80042c8:	2200      	movs	r2, #0
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	e07e      	b.n	80043cc <UART_SetConfig+0x390>
 80042ce:	231b      	movs	r3, #27
 80042d0:	2220      	movs	r2, #32
 80042d2:	189b      	adds	r3, r3, r2
 80042d4:	19db      	adds	r3, r3, r7
 80042d6:	2202      	movs	r2, #2
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	e077      	b.n	80043cc <UART_SetConfig+0x390>
 80042dc:	231b      	movs	r3, #27
 80042de:	2220      	movs	r2, #32
 80042e0:	189b      	adds	r3, r3, r2
 80042e2:	19db      	adds	r3, r3, r7
 80042e4:	2204      	movs	r2, #4
 80042e6:	701a      	strb	r2, [r3, #0]
 80042e8:	e070      	b.n	80043cc <UART_SetConfig+0x390>
 80042ea:	231b      	movs	r3, #27
 80042ec:	2220      	movs	r2, #32
 80042ee:	189b      	adds	r3, r3, r2
 80042f0:	19db      	adds	r3, r3, r7
 80042f2:	2208      	movs	r2, #8
 80042f4:	701a      	strb	r2, [r3, #0]
 80042f6:	e069      	b.n	80043cc <UART_SetConfig+0x390>
 80042f8:	231b      	movs	r3, #27
 80042fa:	2220      	movs	r2, #32
 80042fc:	189b      	adds	r3, r3, r2
 80042fe:	19db      	adds	r3, r3, r7
 8004300:	2210      	movs	r2, #16
 8004302:	701a      	strb	r2, [r3, #0]
 8004304:	e062      	b.n	80043cc <UART_SetConfig+0x390>
 8004306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a1d      	ldr	r2, [pc, #116]	; (8004380 <UART_SetConfig+0x344>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d157      	bne.n	80043c0 <UART_SetConfig+0x384>
 8004310:	4b1e      	ldr	r3, [pc, #120]	; (800438c <UART_SetConfig+0x350>)
 8004312:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004314:	23c0      	movs	r3, #192	; 0xc0
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4013      	ands	r3, r2
 800431a:	22c0      	movs	r2, #192	; 0xc0
 800431c:	0092      	lsls	r2, r2, #2
 800431e:	4293      	cmp	r3, r2
 8004320:	d040      	beq.n	80043a4 <UART_SetConfig+0x368>
 8004322:	22c0      	movs	r2, #192	; 0xc0
 8004324:	0092      	lsls	r2, r2, #2
 8004326:	4293      	cmp	r3, r2
 8004328:	d843      	bhi.n	80043b2 <UART_SetConfig+0x376>
 800432a:	2280      	movs	r2, #128	; 0x80
 800432c:	0092      	lsls	r2, r2, #2
 800432e:	4293      	cmp	r3, r2
 8004330:	d011      	beq.n	8004356 <UART_SetConfig+0x31a>
 8004332:	2280      	movs	r2, #128	; 0x80
 8004334:	0092      	lsls	r2, r2, #2
 8004336:	4293      	cmp	r3, r2
 8004338:	d83b      	bhi.n	80043b2 <UART_SetConfig+0x376>
 800433a:	2b00      	cmp	r3, #0
 800433c:	d004      	beq.n	8004348 <UART_SetConfig+0x30c>
 800433e:	2280      	movs	r2, #128	; 0x80
 8004340:	0052      	lsls	r2, r2, #1
 8004342:	4293      	cmp	r3, r2
 8004344:	d00e      	beq.n	8004364 <UART_SetConfig+0x328>
 8004346:	e034      	b.n	80043b2 <UART_SetConfig+0x376>
 8004348:	231b      	movs	r3, #27
 800434a:	2220      	movs	r2, #32
 800434c:	189b      	adds	r3, r3, r2
 800434e:	19db      	adds	r3, r3, r7
 8004350:	2200      	movs	r2, #0
 8004352:	701a      	strb	r2, [r3, #0]
 8004354:	e03a      	b.n	80043cc <UART_SetConfig+0x390>
 8004356:	231b      	movs	r3, #27
 8004358:	2220      	movs	r2, #32
 800435a:	189b      	adds	r3, r3, r2
 800435c:	19db      	adds	r3, r3, r7
 800435e:	2202      	movs	r2, #2
 8004360:	701a      	strb	r2, [r3, #0]
 8004362:	e033      	b.n	80043cc <UART_SetConfig+0x390>
 8004364:	231b      	movs	r3, #27
 8004366:	2220      	movs	r2, #32
 8004368:	189b      	adds	r3, r3, r2
 800436a:	19db      	adds	r3, r3, r7
 800436c:	2204      	movs	r2, #4
 800436e:	701a      	strb	r2, [r3, #0]
 8004370:	e02c      	b.n	80043cc <UART_SetConfig+0x390>
 8004372:	46c0      	nop			; (mov r8, r8)
 8004374:	cfff69f3 	.word	0xcfff69f3
 8004378:	ffffcfff 	.word	0xffffcfff
 800437c:	40008000 	.word	0x40008000
 8004380:	40008400 	.word	0x40008400
 8004384:	11fff4ff 	.word	0x11fff4ff
 8004388:	40013800 	.word	0x40013800
 800438c:	40021000 	.word	0x40021000
 8004390:	40004400 	.word	0x40004400
 8004394:	40004800 	.word	0x40004800
 8004398:	40004c00 	.word	0x40004c00
 800439c:	40005000 	.word	0x40005000
 80043a0:	40013c00 	.word	0x40013c00
 80043a4:	231b      	movs	r3, #27
 80043a6:	2220      	movs	r2, #32
 80043a8:	189b      	adds	r3, r3, r2
 80043aa:	19db      	adds	r3, r3, r7
 80043ac:	2208      	movs	r2, #8
 80043ae:	701a      	strb	r2, [r3, #0]
 80043b0:	e00c      	b.n	80043cc <UART_SetConfig+0x390>
 80043b2:	231b      	movs	r3, #27
 80043b4:	2220      	movs	r2, #32
 80043b6:	189b      	adds	r3, r3, r2
 80043b8:	19db      	adds	r3, r3, r7
 80043ba:	2210      	movs	r2, #16
 80043bc:	701a      	strb	r2, [r3, #0]
 80043be:	e005      	b.n	80043cc <UART_SetConfig+0x390>
 80043c0:	231b      	movs	r3, #27
 80043c2:	2220      	movs	r2, #32
 80043c4:	189b      	adds	r3, r3, r2
 80043c6:	19db      	adds	r3, r3, r7
 80043c8:	2210      	movs	r2, #16
 80043ca:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4ac1      	ldr	r2, [pc, #772]	; (80046d8 <UART_SetConfig+0x69c>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d005      	beq.n	80043e2 <UART_SetConfig+0x3a6>
 80043d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4ac0      	ldr	r2, [pc, #768]	; (80046dc <UART_SetConfig+0x6a0>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d000      	beq.n	80043e2 <UART_SetConfig+0x3a6>
 80043e0:	e093      	b.n	800450a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80043e2:	231b      	movs	r3, #27
 80043e4:	2220      	movs	r2, #32
 80043e6:	189b      	adds	r3, r3, r2
 80043e8:	19db      	adds	r3, r3, r7
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	2b08      	cmp	r3, #8
 80043ee:	d015      	beq.n	800441c <UART_SetConfig+0x3e0>
 80043f0:	dc18      	bgt.n	8004424 <UART_SetConfig+0x3e8>
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	d00d      	beq.n	8004412 <UART_SetConfig+0x3d6>
 80043f6:	dc15      	bgt.n	8004424 <UART_SetConfig+0x3e8>
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d002      	beq.n	8004402 <UART_SetConfig+0x3c6>
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d005      	beq.n	800440c <UART_SetConfig+0x3d0>
 8004400:	e010      	b.n	8004424 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004402:	f7fd ffcf 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 8004406:	0003      	movs	r3, r0
 8004408:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800440a:	e014      	b.n	8004436 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800440c:	4bb4      	ldr	r3, [pc, #720]	; (80046e0 <UART_SetConfig+0x6a4>)
 800440e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004410:	e011      	b.n	8004436 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004412:	f7fd ff3b 	bl	800228c <HAL_RCC_GetSysClockFreq>
 8004416:	0003      	movs	r3, r0
 8004418:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800441a:	e00c      	b.n	8004436 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800441c:	2380      	movs	r3, #128	; 0x80
 800441e:	021b      	lsls	r3, r3, #8
 8004420:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004422:	e008      	b.n	8004436 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8004424:	2300      	movs	r3, #0
 8004426:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004428:	231a      	movs	r3, #26
 800442a:	2220      	movs	r2, #32
 800442c:	189b      	adds	r3, r3, r2
 800442e:	19db      	adds	r3, r3, r7
 8004430:	2201      	movs	r2, #1
 8004432:	701a      	strb	r2, [r3, #0]
        break;
 8004434:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004438:	2b00      	cmp	r3, #0
 800443a:	d100      	bne.n	800443e <UART_SetConfig+0x402>
 800443c:	e135      	b.n	80046aa <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004442:	4ba8      	ldr	r3, [pc, #672]	; (80046e4 <UART_SetConfig+0x6a8>)
 8004444:	0052      	lsls	r2, r2, #1
 8004446:	5ad3      	ldrh	r3, [r2, r3]
 8004448:	0019      	movs	r1, r3
 800444a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800444c:	f7fb fe62 	bl	8000114 <__udivsi3>
 8004450:	0003      	movs	r3, r0
 8004452:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004456:	685a      	ldr	r2, [r3, #4]
 8004458:	0013      	movs	r3, r2
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	189b      	adds	r3, r3, r2
 800445e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004460:	429a      	cmp	r2, r3
 8004462:	d305      	bcc.n	8004470 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800446a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800446c:	429a      	cmp	r2, r3
 800446e:	d906      	bls.n	800447e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8004470:	231a      	movs	r3, #26
 8004472:	2220      	movs	r2, #32
 8004474:	189b      	adds	r3, r3, r2
 8004476:	19db      	adds	r3, r3, r7
 8004478:	2201      	movs	r2, #1
 800447a:	701a      	strb	r2, [r3, #0]
 800447c:	e044      	b.n	8004508 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800447e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004480:	61bb      	str	r3, [r7, #24]
 8004482:	2300      	movs	r3, #0
 8004484:	61fb      	str	r3, [r7, #28]
 8004486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004488:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800448a:	4b96      	ldr	r3, [pc, #600]	; (80046e4 <UART_SetConfig+0x6a8>)
 800448c:	0052      	lsls	r2, r2, #1
 800448e:	5ad3      	ldrh	r3, [r2, r3]
 8004490:	613b      	str	r3, [r7, #16]
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	69b8      	ldr	r0, [r7, #24]
 800449c:	69f9      	ldr	r1, [r7, #28]
 800449e:	f7fb ffaf 	bl	8000400 <__aeabi_uldivmod>
 80044a2:	0002      	movs	r2, r0
 80044a4:	000b      	movs	r3, r1
 80044a6:	0e11      	lsrs	r1, r2, #24
 80044a8:	021d      	lsls	r5, r3, #8
 80044aa:	430d      	orrs	r5, r1
 80044ac:	0214      	lsls	r4, r2, #8
 80044ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	085b      	lsrs	r3, r3, #1
 80044b4:	60bb      	str	r3, [r7, #8]
 80044b6:	2300      	movs	r3, #0
 80044b8:	60fb      	str	r3, [r7, #12]
 80044ba:	68b8      	ldr	r0, [r7, #8]
 80044bc:	68f9      	ldr	r1, [r7, #12]
 80044be:	1900      	adds	r0, r0, r4
 80044c0:	4169      	adcs	r1, r5
 80044c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	603b      	str	r3, [r7, #0]
 80044c8:	2300      	movs	r3, #0
 80044ca:	607b      	str	r3, [r7, #4]
 80044cc:	683a      	ldr	r2, [r7, #0]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f7fb ff96 	bl	8000400 <__aeabi_uldivmod>
 80044d4:	0002      	movs	r2, r0
 80044d6:	000b      	movs	r3, r1
 80044d8:	0013      	movs	r3, r2
 80044da:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044de:	23c0      	movs	r3, #192	; 0xc0
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d309      	bcc.n	80044fa <UART_SetConfig+0x4be>
 80044e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044e8:	2380      	movs	r3, #128	; 0x80
 80044ea:	035b      	lsls	r3, r3, #13
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d204      	bcs.n	80044fa <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80044f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044f6:	60da      	str	r2, [r3, #12]
 80044f8:	e006      	b.n	8004508 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80044fa:	231a      	movs	r3, #26
 80044fc:	2220      	movs	r2, #32
 80044fe:	189b      	adds	r3, r3, r2
 8004500:	19db      	adds	r3, r3, r7
 8004502:	2201      	movs	r2, #1
 8004504:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8004506:	e0d0      	b.n	80046aa <UART_SetConfig+0x66e>
 8004508:	e0cf      	b.n	80046aa <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450c:	69da      	ldr	r2, [r3, #28]
 800450e:	2380      	movs	r3, #128	; 0x80
 8004510:	021b      	lsls	r3, r3, #8
 8004512:	429a      	cmp	r2, r3
 8004514:	d000      	beq.n	8004518 <UART_SetConfig+0x4dc>
 8004516:	e070      	b.n	80045fa <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8004518:	231b      	movs	r3, #27
 800451a:	2220      	movs	r2, #32
 800451c:	189b      	adds	r3, r3, r2
 800451e:	19db      	adds	r3, r3, r7
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	2b08      	cmp	r3, #8
 8004524:	d015      	beq.n	8004552 <UART_SetConfig+0x516>
 8004526:	dc18      	bgt.n	800455a <UART_SetConfig+0x51e>
 8004528:	2b04      	cmp	r3, #4
 800452a:	d00d      	beq.n	8004548 <UART_SetConfig+0x50c>
 800452c:	dc15      	bgt.n	800455a <UART_SetConfig+0x51e>
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <UART_SetConfig+0x4fc>
 8004532:	2b02      	cmp	r3, #2
 8004534:	d005      	beq.n	8004542 <UART_SetConfig+0x506>
 8004536:	e010      	b.n	800455a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004538:	f7fd ff34 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 800453c:	0003      	movs	r3, r0
 800453e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004540:	e014      	b.n	800456c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004542:	4b67      	ldr	r3, [pc, #412]	; (80046e0 <UART_SetConfig+0x6a4>)
 8004544:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004546:	e011      	b.n	800456c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004548:	f7fd fea0 	bl	800228c <HAL_RCC_GetSysClockFreq>
 800454c:	0003      	movs	r3, r0
 800454e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004550:	e00c      	b.n	800456c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004552:	2380      	movs	r3, #128	; 0x80
 8004554:	021b      	lsls	r3, r3, #8
 8004556:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004558:	e008      	b.n	800456c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800455a:	2300      	movs	r3, #0
 800455c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800455e:	231a      	movs	r3, #26
 8004560:	2220      	movs	r2, #32
 8004562:	189b      	adds	r3, r3, r2
 8004564:	19db      	adds	r3, r3, r7
 8004566:	2201      	movs	r2, #1
 8004568:	701a      	strb	r2, [r3, #0]
        break;
 800456a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800456c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456e:	2b00      	cmp	r3, #0
 8004570:	d100      	bne.n	8004574 <UART_SetConfig+0x538>
 8004572:	e09a      	b.n	80046aa <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004576:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004578:	4b5a      	ldr	r3, [pc, #360]	; (80046e4 <UART_SetConfig+0x6a8>)
 800457a:	0052      	lsls	r2, r2, #1
 800457c:	5ad3      	ldrh	r3, [r2, r3]
 800457e:	0019      	movs	r1, r3
 8004580:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004582:	f7fb fdc7 	bl	8000114 <__udivsi3>
 8004586:	0003      	movs	r3, r0
 8004588:	005a      	lsls	r2, r3, #1
 800458a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	085b      	lsrs	r3, r3, #1
 8004590:	18d2      	adds	r2, r2, r3
 8004592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	0019      	movs	r1, r3
 8004598:	0010      	movs	r0, r2
 800459a:	f7fb fdbb 	bl	8000114 <__udivsi3>
 800459e:	0003      	movs	r3, r0
 80045a0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a4:	2b0f      	cmp	r3, #15
 80045a6:	d921      	bls.n	80045ec <UART_SetConfig+0x5b0>
 80045a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045aa:	2380      	movs	r3, #128	; 0x80
 80045ac:	025b      	lsls	r3, r3, #9
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d21c      	bcs.n	80045ec <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	200e      	movs	r0, #14
 80045b8:	2420      	movs	r4, #32
 80045ba:	1903      	adds	r3, r0, r4
 80045bc:	19db      	adds	r3, r3, r7
 80045be:	210f      	movs	r1, #15
 80045c0:	438a      	bics	r2, r1
 80045c2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c6:	085b      	lsrs	r3, r3, #1
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	2207      	movs	r2, #7
 80045cc:	4013      	ands	r3, r2
 80045ce:	b299      	uxth	r1, r3
 80045d0:	1903      	adds	r3, r0, r4
 80045d2:	19db      	adds	r3, r3, r7
 80045d4:	1902      	adds	r2, r0, r4
 80045d6:	19d2      	adds	r2, r2, r7
 80045d8:	8812      	ldrh	r2, [r2, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80045de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	1902      	adds	r2, r0, r4
 80045e4:	19d2      	adds	r2, r2, r7
 80045e6:	8812      	ldrh	r2, [r2, #0]
 80045e8:	60da      	str	r2, [r3, #12]
 80045ea:	e05e      	b.n	80046aa <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80045ec:	231a      	movs	r3, #26
 80045ee:	2220      	movs	r2, #32
 80045f0:	189b      	adds	r3, r3, r2
 80045f2:	19db      	adds	r3, r3, r7
 80045f4:	2201      	movs	r2, #1
 80045f6:	701a      	strb	r2, [r3, #0]
 80045f8:	e057      	b.n	80046aa <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045fa:	231b      	movs	r3, #27
 80045fc:	2220      	movs	r2, #32
 80045fe:	189b      	adds	r3, r3, r2
 8004600:	19db      	adds	r3, r3, r7
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	2b08      	cmp	r3, #8
 8004606:	d015      	beq.n	8004634 <UART_SetConfig+0x5f8>
 8004608:	dc18      	bgt.n	800463c <UART_SetConfig+0x600>
 800460a:	2b04      	cmp	r3, #4
 800460c:	d00d      	beq.n	800462a <UART_SetConfig+0x5ee>
 800460e:	dc15      	bgt.n	800463c <UART_SetConfig+0x600>
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <UART_SetConfig+0x5de>
 8004614:	2b02      	cmp	r3, #2
 8004616:	d005      	beq.n	8004624 <UART_SetConfig+0x5e8>
 8004618:	e010      	b.n	800463c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800461a:	f7fd fec3 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 800461e:	0003      	movs	r3, r0
 8004620:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004622:	e014      	b.n	800464e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004624:	4b2e      	ldr	r3, [pc, #184]	; (80046e0 <UART_SetConfig+0x6a4>)
 8004626:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004628:	e011      	b.n	800464e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800462a:	f7fd fe2f 	bl	800228c <HAL_RCC_GetSysClockFreq>
 800462e:	0003      	movs	r3, r0
 8004630:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004632:	e00c      	b.n	800464e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004634:	2380      	movs	r3, #128	; 0x80
 8004636:	021b      	lsls	r3, r3, #8
 8004638:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800463a:	e008      	b.n	800464e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800463c:	2300      	movs	r3, #0
 800463e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004640:	231a      	movs	r3, #26
 8004642:	2220      	movs	r2, #32
 8004644:	189b      	adds	r3, r3, r2
 8004646:	19db      	adds	r3, r3, r7
 8004648:	2201      	movs	r2, #1
 800464a:	701a      	strb	r2, [r3, #0]
        break;
 800464c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800464e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004650:	2b00      	cmp	r3, #0
 8004652:	d02a      	beq.n	80046aa <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004658:	4b22      	ldr	r3, [pc, #136]	; (80046e4 <UART_SetConfig+0x6a8>)
 800465a:	0052      	lsls	r2, r2, #1
 800465c:	5ad3      	ldrh	r3, [r2, r3]
 800465e:	0019      	movs	r1, r3
 8004660:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004662:	f7fb fd57 	bl	8000114 <__udivsi3>
 8004666:	0003      	movs	r3, r0
 8004668:	001a      	movs	r2, r3
 800466a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	085b      	lsrs	r3, r3, #1
 8004670:	18d2      	adds	r2, r2, r3
 8004672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	0019      	movs	r1, r3
 8004678:	0010      	movs	r0, r2
 800467a:	f7fb fd4b 	bl	8000114 <__udivsi3>
 800467e:	0003      	movs	r3, r0
 8004680:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004684:	2b0f      	cmp	r3, #15
 8004686:	d90a      	bls.n	800469e <UART_SetConfig+0x662>
 8004688:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800468a:	2380      	movs	r3, #128	; 0x80
 800468c:	025b      	lsls	r3, r3, #9
 800468e:	429a      	cmp	r2, r3
 8004690:	d205      	bcs.n	800469e <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004694:	b29a      	uxth	r2, r3
 8004696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	60da      	str	r2, [r3, #12]
 800469c:	e005      	b.n	80046aa <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800469e:	231a      	movs	r3, #26
 80046a0:	2220      	movs	r2, #32
 80046a2:	189b      	adds	r3, r3, r2
 80046a4:	19db      	adds	r3, r3, r7
 80046a6:	2201      	movs	r2, #1
 80046a8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	226a      	movs	r2, #106	; 0x6a
 80046ae:	2101      	movs	r1, #1
 80046b0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80046b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b4:	2268      	movs	r2, #104	; 0x68
 80046b6:	2101      	movs	r1, #1
 80046b8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046bc:	2200      	movs	r2, #0
 80046be:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	2200      	movs	r2, #0
 80046c4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80046c6:	231a      	movs	r3, #26
 80046c8:	2220      	movs	r2, #32
 80046ca:	189b      	adds	r3, r3, r2
 80046cc:	19db      	adds	r3, r3, r7
 80046ce:	781b      	ldrb	r3, [r3, #0]
}
 80046d0:	0018      	movs	r0, r3
 80046d2:	46bd      	mov	sp, r7
 80046d4:	b010      	add	sp, #64	; 0x40
 80046d6:	bdb0      	pop	{r4, r5, r7, pc}
 80046d8:	40008000 	.word	0x40008000
 80046dc:	40008400 	.word	0x40008400
 80046e0:	00f42400 	.word	0x00f42400
 80046e4:	0800562c 	.word	0x0800562c

080046e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	2201      	movs	r2, #1
 80046f6:	4013      	ands	r3, r2
 80046f8:	d00b      	beq.n	8004712 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	4a4a      	ldr	r2, [pc, #296]	; (800482c <UART_AdvFeatureConfig+0x144>)
 8004702:	4013      	ands	r3, r2
 8004704:	0019      	movs	r1, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004716:	2202      	movs	r2, #2
 8004718:	4013      	ands	r3, r2
 800471a:	d00b      	beq.n	8004734 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	4a43      	ldr	r2, [pc, #268]	; (8004830 <UART_AdvFeatureConfig+0x148>)
 8004724:	4013      	ands	r3, r2
 8004726:	0019      	movs	r1, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004738:	2204      	movs	r2, #4
 800473a:	4013      	ands	r3, r2
 800473c:	d00b      	beq.n	8004756 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	4a3b      	ldr	r2, [pc, #236]	; (8004834 <UART_AdvFeatureConfig+0x14c>)
 8004746:	4013      	ands	r3, r2
 8004748:	0019      	movs	r1, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475a:	2208      	movs	r2, #8
 800475c:	4013      	ands	r3, r2
 800475e:	d00b      	beq.n	8004778 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	4a34      	ldr	r2, [pc, #208]	; (8004838 <UART_AdvFeatureConfig+0x150>)
 8004768:	4013      	ands	r3, r2
 800476a:	0019      	movs	r1, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	430a      	orrs	r2, r1
 8004776:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477c:	2210      	movs	r2, #16
 800477e:	4013      	ands	r3, r2
 8004780:	d00b      	beq.n	800479a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	4a2c      	ldr	r2, [pc, #176]	; (800483c <UART_AdvFeatureConfig+0x154>)
 800478a:	4013      	ands	r3, r2
 800478c:	0019      	movs	r1, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	430a      	orrs	r2, r1
 8004798:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800479e:	2220      	movs	r2, #32
 80047a0:	4013      	ands	r3, r2
 80047a2:	d00b      	beq.n	80047bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	4a25      	ldr	r2, [pc, #148]	; (8004840 <UART_AdvFeatureConfig+0x158>)
 80047ac:	4013      	ands	r3, r2
 80047ae:	0019      	movs	r1, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c0:	2240      	movs	r2, #64	; 0x40
 80047c2:	4013      	ands	r3, r2
 80047c4:	d01d      	beq.n	8004802 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	4a1d      	ldr	r2, [pc, #116]	; (8004844 <UART_AdvFeatureConfig+0x15c>)
 80047ce:	4013      	ands	r3, r2
 80047d0:	0019      	movs	r1, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	430a      	orrs	r2, r1
 80047dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047e2:	2380      	movs	r3, #128	; 0x80
 80047e4:	035b      	lsls	r3, r3, #13
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d10b      	bne.n	8004802 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a15      	ldr	r2, [pc, #84]	; (8004848 <UART_AdvFeatureConfig+0x160>)
 80047f2:	4013      	ands	r3, r2
 80047f4:	0019      	movs	r1, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004806:	2280      	movs	r2, #128	; 0x80
 8004808:	4013      	ands	r3, r2
 800480a:	d00b      	beq.n	8004824 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	4a0e      	ldr	r2, [pc, #56]	; (800484c <UART_AdvFeatureConfig+0x164>)
 8004814:	4013      	ands	r3, r2
 8004816:	0019      	movs	r1, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	605a      	str	r2, [r3, #4]
  }
}
 8004824:	46c0      	nop			; (mov r8, r8)
 8004826:	46bd      	mov	sp, r7
 8004828:	b002      	add	sp, #8
 800482a:	bd80      	pop	{r7, pc}
 800482c:	fffdffff 	.word	0xfffdffff
 8004830:	fffeffff 	.word	0xfffeffff
 8004834:	fffbffff 	.word	0xfffbffff
 8004838:	ffff7fff 	.word	0xffff7fff
 800483c:	ffffefff 	.word	0xffffefff
 8004840:	ffffdfff 	.word	0xffffdfff
 8004844:	ffefffff 	.word	0xffefffff
 8004848:	ff9fffff 	.word	0xff9fffff
 800484c:	fff7ffff 	.word	0xfff7ffff

08004850 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af02      	add	r7, sp, #8
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2290      	movs	r2, #144	; 0x90
 800485c:	2100      	movs	r1, #0
 800485e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004860:	f7fc fd5a 	bl	8001318 <HAL_GetTick>
 8004864:	0003      	movs	r3, r0
 8004866:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2208      	movs	r2, #8
 8004870:	4013      	ands	r3, r2
 8004872:	2b08      	cmp	r3, #8
 8004874:	d10c      	bne.n	8004890 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2280      	movs	r2, #128	; 0x80
 800487a:	0391      	lsls	r1, r2, #14
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	4a1a      	ldr	r2, [pc, #104]	; (80048e8 <UART_CheckIdleState+0x98>)
 8004880:	9200      	str	r2, [sp, #0]
 8004882:	2200      	movs	r2, #0
 8004884:	f000 f832 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 8004888:	1e03      	subs	r3, r0, #0
 800488a:	d001      	beq.n	8004890 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e026      	b.n	80048de <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2204      	movs	r2, #4
 8004898:	4013      	ands	r3, r2
 800489a:	2b04      	cmp	r3, #4
 800489c:	d10c      	bne.n	80048b8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2280      	movs	r2, #128	; 0x80
 80048a2:	03d1      	lsls	r1, r2, #15
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	4a10      	ldr	r2, [pc, #64]	; (80048e8 <UART_CheckIdleState+0x98>)
 80048a8:	9200      	str	r2, [sp, #0]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f000 f81e 	bl	80048ec <UART_WaitOnFlagUntilTimeout>
 80048b0:	1e03      	subs	r3, r0, #0
 80048b2:	d001      	beq.n	80048b8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e012      	b.n	80048de <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2288      	movs	r2, #136	; 0x88
 80048bc:	2120      	movs	r1, #32
 80048be:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	228c      	movs	r2, #140	; 0x8c
 80048c4:	2120      	movs	r1, #32
 80048c6:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2284      	movs	r2, #132	; 0x84
 80048d8:	2100      	movs	r1, #0
 80048da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	0018      	movs	r0, r3
 80048e0:	46bd      	mov	sp, r7
 80048e2:	b004      	add	sp, #16
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	46c0      	nop			; (mov r8, r8)
 80048e8:	01ffffff 	.word	0x01ffffff

080048ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b094      	sub	sp, #80	; 0x50
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	1dfb      	adds	r3, r7, #7
 80048fa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048fc:	e0a7      	b.n	8004a4e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004900:	3301      	adds	r3, #1
 8004902:	d100      	bne.n	8004906 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004904:	e0a3      	b.n	8004a4e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004906:	f7fc fd07 	bl	8001318 <HAL_GetTick>
 800490a:	0002      	movs	r2, r0
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004912:	429a      	cmp	r2, r3
 8004914:	d302      	bcc.n	800491c <UART_WaitOnFlagUntilTimeout+0x30>
 8004916:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004918:	2b00      	cmp	r3, #0
 800491a:	d13f      	bne.n	800499c <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800491c:	f3ef 8310 	mrs	r3, PRIMASK
 8004920:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004922:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004924:	647b      	str	r3, [r7, #68]	; 0x44
 8004926:	2301      	movs	r3, #1
 8004928:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492c:	f383 8810 	msr	PRIMASK, r3
}
 8004930:	46c0      	nop			; (mov r8, r8)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	494e      	ldr	r1, [pc, #312]	; (8004a78 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800493e:	400a      	ands	r2, r1
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004944:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004948:	f383 8810 	msr	PRIMASK, r3
}
 800494c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800494e:	f3ef 8310 	mrs	r3, PRIMASK
 8004952:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004956:	643b      	str	r3, [r7, #64]	; 0x40
 8004958:	2301      	movs	r3, #1
 800495a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800495c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800495e:	f383 8810 	msr	PRIMASK, r3
}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689a      	ldr	r2, [r3, #8]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2101      	movs	r1, #1
 8004970:	438a      	bics	r2, r1
 8004972:	609a      	str	r2, [r3, #8]
 8004974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004976:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800497a:	f383 8810 	msr	PRIMASK, r3
}
 800497e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2288      	movs	r2, #136	; 0x88
 8004984:	2120      	movs	r1, #32
 8004986:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	228c      	movs	r2, #140	; 0x8c
 800498c:	2120      	movs	r1, #32
 800498e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2284      	movs	r2, #132	; 0x84
 8004994:	2100      	movs	r1, #0
 8004996:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e069      	b.n	8004a70 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2204      	movs	r2, #4
 80049a4:	4013      	ands	r3, r2
 80049a6:	d052      	beq.n	8004a4e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	69da      	ldr	r2, [r3, #28]
 80049ae:	2380      	movs	r3, #128	; 0x80
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	401a      	ands	r2, r3
 80049b4:	2380      	movs	r3, #128	; 0x80
 80049b6:	011b      	lsls	r3, r3, #4
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d148      	bne.n	8004a4e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2280      	movs	r2, #128	; 0x80
 80049c2:	0112      	lsls	r2, r2, #4
 80049c4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049c6:	f3ef 8310 	mrs	r3, PRIMASK
 80049ca:	613b      	str	r3, [r7, #16]
  return(result);
 80049cc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80049ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049d0:	2301      	movs	r3, #1
 80049d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	f383 8810 	msr	PRIMASK, r3
}
 80049da:	46c0      	nop			; (mov r8, r8)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4924      	ldr	r1, [pc, #144]	; (8004a78 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80049e8:	400a      	ands	r2, r1
 80049ea:	601a      	str	r2, [r3, #0]
 80049ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	f383 8810 	msr	PRIMASK, r3
}
 80049f6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049f8:	f3ef 8310 	mrs	r3, PRIMASK
 80049fc:	61fb      	str	r3, [r7, #28]
  return(result);
 80049fe:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a00:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a02:	2301      	movs	r3, #1
 8004a04:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a06:	6a3b      	ldr	r3, [r7, #32]
 8004a08:	f383 8810 	msr	PRIMASK, r3
}
 8004a0c:	46c0      	nop			; (mov r8, r8)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2101      	movs	r1, #1
 8004a1a:	438a      	bics	r2, r1
 8004a1c:	609a      	str	r2, [r3, #8]
 8004a1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a20:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a24:	f383 8810 	msr	PRIMASK, r3
}
 8004a28:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2288      	movs	r2, #136	; 0x88
 8004a2e:	2120      	movs	r1, #32
 8004a30:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	228c      	movs	r2, #140	; 0x8c
 8004a36:	2120      	movs	r1, #32
 8004a38:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2290      	movs	r2, #144	; 0x90
 8004a3e:	2120      	movs	r1, #32
 8004a40:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2284      	movs	r2, #132	; 0x84
 8004a46:	2100      	movs	r1, #0
 8004a48:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e010      	b.n	8004a70 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	68ba      	ldr	r2, [r7, #8]
 8004a56:	4013      	ands	r3, r2
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	425a      	negs	r2, r3
 8004a5e:	4153      	adcs	r3, r2
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	001a      	movs	r2, r3
 8004a64:	1dfb      	adds	r3, r7, #7
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d100      	bne.n	8004a6e <UART_WaitOnFlagUntilTimeout+0x182>
 8004a6c:	e747      	b.n	80048fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	0018      	movs	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	b014      	add	sp, #80	; 0x50
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	fffffe5f 	.word	0xfffffe5f

08004a7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2284      	movs	r2, #132	; 0x84
 8004a88:	5c9b      	ldrb	r3, [r3, r2]
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d101      	bne.n	8004a92 <HAL_UARTEx_DisableFifoMode+0x16>
 8004a8e:	2302      	movs	r3, #2
 8004a90:	e027      	b.n	8004ae2 <HAL_UARTEx_DisableFifoMode+0x66>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2284      	movs	r2, #132	; 0x84
 8004a96:	2101      	movs	r1, #1
 8004a98:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2288      	movs	r2, #136	; 0x88
 8004a9e:	2124      	movs	r1, #36	; 0x24
 8004aa0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2101      	movs	r1, #1
 8004ab6:	438a      	bics	r2, r1
 8004ab8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	4a0b      	ldr	r2, [pc, #44]	; (8004aec <HAL_UARTEx_DisableFifoMode+0x70>)
 8004abe:	4013      	ands	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2288      	movs	r2, #136	; 0x88
 8004ad4:	2120      	movs	r1, #32
 8004ad6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2284      	movs	r2, #132	; 0x84
 8004adc:	2100      	movs	r1, #0
 8004ade:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	b004      	add	sp, #16
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	46c0      	nop			; (mov r8, r8)
 8004aec:	dfffffff 	.word	0xdfffffff

08004af0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2284      	movs	r2, #132	; 0x84
 8004afe:	5c9b      	ldrb	r3, [r3, r2]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d101      	bne.n	8004b08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004b04:	2302      	movs	r3, #2
 8004b06:	e02e      	b.n	8004b66 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2284      	movs	r2, #132	; 0x84
 8004b0c:	2101      	movs	r1, #1
 8004b0e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2288      	movs	r2, #136	; 0x88
 8004b14:	2124      	movs	r1, #36	; 0x24
 8004b16:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	438a      	bics	r2, r1
 8004b2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	08d9      	lsrs	r1, r3, #3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	683a      	ldr	r2, [r7, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	0018      	movs	r0, r3
 8004b48:	f000 f854 	bl	8004bf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2288      	movs	r2, #136	; 0x88
 8004b58:	2120      	movs	r1, #32
 8004b5a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2284      	movs	r2, #132	; 0x84
 8004b60:	2100      	movs	r1, #0
 8004b62:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	0018      	movs	r0, r3
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	b004      	add	sp, #16
 8004b6c:	bd80      	pop	{r7, pc}
	...

08004b70 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2284      	movs	r2, #132	; 0x84
 8004b7e:	5c9b      	ldrb	r3, [r3, r2]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d101      	bne.n	8004b88 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004b84:	2302      	movs	r3, #2
 8004b86:	e02f      	b.n	8004be8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2284      	movs	r2, #132	; 0x84
 8004b8c:	2101      	movs	r1, #1
 8004b8e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2288      	movs	r2, #136	; 0x88
 8004b94:	2124      	movs	r1, #36	; 0x24
 8004b96:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2101      	movs	r1, #1
 8004bac:	438a      	bics	r2, r1
 8004bae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	4a0e      	ldr	r2, [pc, #56]	; (8004bf0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004bb8:	4013      	ands	r3, r2
 8004bba:	0019      	movs	r1, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	0018      	movs	r0, r3
 8004bca:	f000 f813 	bl	8004bf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2288      	movs	r2, #136	; 0x88
 8004bda:	2120      	movs	r1, #32
 8004bdc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2284      	movs	r2, #132	; 0x84
 8004be2:	2100      	movs	r1, #0
 8004be4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	0018      	movs	r0, r3
 8004bea:	46bd      	mov	sp, r7
 8004bec:	b004      	add	sp, #16
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	f1ffffff 	.word	0xf1ffffff

08004bf4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d108      	bne.n	8004c16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	226a      	movs	r2, #106	; 0x6a
 8004c08:	2101      	movs	r1, #1
 8004c0a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2268      	movs	r2, #104	; 0x68
 8004c10:	2101      	movs	r1, #1
 8004c12:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004c14:	e043      	b.n	8004c9e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004c16:	260f      	movs	r6, #15
 8004c18:	19bb      	adds	r3, r7, r6
 8004c1a:	2208      	movs	r2, #8
 8004c1c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004c1e:	200e      	movs	r0, #14
 8004c20:	183b      	adds	r3, r7, r0
 8004c22:	2208      	movs	r2, #8
 8004c24:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	0e5b      	lsrs	r3, r3, #25
 8004c2e:	b2da      	uxtb	r2, r3
 8004c30:	240d      	movs	r4, #13
 8004c32:	193b      	adds	r3, r7, r4
 8004c34:	2107      	movs	r1, #7
 8004c36:	400a      	ands	r2, r1
 8004c38:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	0f5b      	lsrs	r3, r3, #29
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	250c      	movs	r5, #12
 8004c46:	197b      	adds	r3, r7, r5
 8004c48:	2107      	movs	r1, #7
 8004c4a:	400a      	ands	r2, r1
 8004c4c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004c4e:	183b      	adds	r3, r7, r0
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	197a      	adds	r2, r7, r5
 8004c54:	7812      	ldrb	r2, [r2, #0]
 8004c56:	4914      	ldr	r1, [pc, #80]	; (8004ca8 <UARTEx_SetNbDataToProcess+0xb4>)
 8004c58:	5c8a      	ldrb	r2, [r1, r2]
 8004c5a:	435a      	muls	r2, r3
 8004c5c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004c5e:	197b      	adds	r3, r7, r5
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	4a12      	ldr	r2, [pc, #72]	; (8004cac <UARTEx_SetNbDataToProcess+0xb8>)
 8004c64:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004c66:	0019      	movs	r1, r3
 8004c68:	f7fb fade 	bl	8000228 <__divsi3>
 8004c6c:	0003      	movs	r3, r0
 8004c6e:	b299      	uxth	r1, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	226a      	movs	r2, #106	; 0x6a
 8004c74:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c76:	19bb      	adds	r3, r7, r6
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	193a      	adds	r2, r7, r4
 8004c7c:	7812      	ldrb	r2, [r2, #0]
 8004c7e:	490a      	ldr	r1, [pc, #40]	; (8004ca8 <UARTEx_SetNbDataToProcess+0xb4>)
 8004c80:	5c8a      	ldrb	r2, [r1, r2]
 8004c82:	435a      	muls	r2, r3
 8004c84:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004c86:	193b      	adds	r3, r7, r4
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	4a08      	ldr	r2, [pc, #32]	; (8004cac <UARTEx_SetNbDataToProcess+0xb8>)
 8004c8c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c8e:	0019      	movs	r1, r3
 8004c90:	f7fb faca 	bl	8000228 <__divsi3>
 8004c94:	0003      	movs	r3, r0
 8004c96:	b299      	uxth	r1, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2268      	movs	r2, #104	; 0x68
 8004c9c:	5299      	strh	r1, [r3, r2]
}
 8004c9e:	46c0      	nop			; (mov r8, r8)
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	b005      	add	sp, #20
 8004ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ca6:	46c0      	nop			; (mov r8, r8)
 8004ca8:	08005644 	.word	0x08005644
 8004cac:	0800564c 	.word	0x0800564c

08004cb0 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8004cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	0008      	movs	r0, r1
 8004cba:	607a      	str	r2, [r7, #4]
 8004cbc:	0019      	movs	r1, r3
 8004cbe:	260b      	movs	r6, #11
 8004cc0:	19bb      	adds	r3, r7, r6
 8004cc2:	1c02      	adds	r2, r0, #0
 8004cc4:	701a      	strb	r2, [r3, #0]
 8004cc6:	2508      	movs	r5, #8
 8004cc8:	197b      	adds	r3, r7, r5
 8004cca:	1c0a      	adds	r2, r1, #0
 8004ccc:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	685c      	ldr	r4, [r3, #4]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	68d8      	ldr	r0, [r3, #12]
 8004cd6:	197b      	adds	r3, r7, r5
 8004cd8:	881d      	ldrh	r5, [r3, #0]
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	19bb      	adds	r3, r7, r6
 8004cde:	7819      	ldrb	r1, [r3, #0]
 8004ce0:	002b      	movs	r3, r5
 8004ce2:	47a0      	blx	r4
 8004ce4:	0003      	movs	r3, r0
 8004ce6:	617b      	str	r3, [r7, #20]

  return ret;
 8004ce8:	697b      	ldr	r3, [r7, #20]
}
 8004cea:	0018      	movs	r0, r3
 8004cec:	46bd      	mov	sp, r7
 8004cee:	b007      	add	sp, #28
 8004cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004cf2 <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 8004cf2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cf4:	b087      	sub	sp, #28
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	0008      	movs	r0, r1
 8004cfc:	607a      	str	r2, [r7, #4]
 8004cfe:	0019      	movs	r1, r3
 8004d00:	260b      	movs	r6, #11
 8004d02:	19bb      	adds	r3, r7, r6
 8004d04:	1c02      	adds	r2, r0, #0
 8004d06:	701a      	strb	r2, [r3, #0]
 8004d08:	2508      	movs	r5, #8
 8004d0a:	197b      	adds	r3, r7, r5
 8004d0c:	1c0a      	adds	r2, r1, #0
 8004d0e:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681c      	ldr	r4, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	68d8      	ldr	r0, [r3, #12]
 8004d18:	197b      	adds	r3, r7, r5
 8004d1a:	881d      	ldrh	r5, [r3, #0]
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	19bb      	adds	r3, r7, r6
 8004d20:	7819      	ldrb	r1, [r3, #0]
 8004d22:	002b      	movs	r3, r5
 8004d24:	47a0      	blx	r4
 8004d26:	0003      	movs	r3, r0
 8004d28:	617b      	str	r3, [r7, #20]

  return ret;
 8004d2a:	697b      	ldr	r3, [r7, #20]
}
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	b007      	add	sp, #28
 8004d32:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004d34 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8004d34:	b590      	push	{r4, r7, lr}
 8004d36:	b087      	sub	sp, #28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	000a      	movs	r2, r1
 8004d3e:	1cfb      	adds	r3, r7, #3
 8004d40:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8004d42:	2410      	movs	r4, #16
 8004d44:	193a      	adds	r2, r7, r4
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	2301      	movs	r3, #1
 8004d4a:	2120      	movs	r1, #32
 8004d4c:	f7ff ffb0 	bl	8004cb0 <lis2dw12_read_reg>
 8004d50:	0003      	movs	r3, r0
 8004d52:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d129      	bne.n	8004dae <lis2dw12_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8004d5a:	1cfb      	adds	r3, r7, #3
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	089b      	lsrs	r3, r3, #2
 8004d60:	1c1a      	adds	r2, r3, #0
 8004d62:	2303      	movs	r3, #3
 8004d64:	4013      	ands	r3, r2
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	193b      	adds	r3, r7, r4
 8004d6a:	2103      	movs	r1, #3
 8004d6c:	400a      	ands	r2, r1
 8004d6e:	0090      	lsls	r0, r2, #2
 8004d70:	781a      	ldrb	r2, [r3, #0]
 8004d72:	210c      	movs	r1, #12
 8004d74:	438a      	bics	r2, r1
 8004d76:	1c11      	adds	r1, r2, #0
 8004d78:	1c02      	adds	r2, r0, #0
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8004d7e:	1cfb      	adds	r3, r7, #3
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	2203      	movs	r2, #3
 8004d84:	4013      	ands	r3, r2
 8004d86:	b2da      	uxtb	r2, r3
 8004d88:	193b      	adds	r3, r7, r4
 8004d8a:	2103      	movs	r1, #3
 8004d8c:	400a      	ands	r2, r1
 8004d8e:	0010      	movs	r0, r2
 8004d90:	781a      	ldrb	r2, [r3, #0]
 8004d92:	2103      	movs	r1, #3
 8004d94:	438a      	bics	r2, r1
 8004d96:	1c11      	adds	r1, r2, #0
 8004d98:	1c02      	adds	r2, r0, #0
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8004d9e:	193a      	adds	r2, r7, r4
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	2301      	movs	r3, #1
 8004da4:	2120      	movs	r1, #32
 8004da6:	f7ff ffa4 	bl	8004cf2 <lis2dw12_write_reg>
 8004daa:	0003      	movs	r3, r0
 8004dac:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d108      	bne.n	8004dc6 <lis2dw12_power_mode_set+0x92>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8004db4:	230c      	movs	r3, #12
 8004db6:	18fa      	adds	r2, r7, r3
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	2301      	movs	r3, #1
 8004dbc:	2125      	movs	r1, #37	; 0x25
 8004dbe:	f7ff ff77 	bl	8004cb0 <lis2dw12_read_reg>
 8004dc2:	0003      	movs	r3, r0
 8004dc4:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d11a      	bne.n	8004e02 <lis2dw12_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8004dcc:	1cfb      	adds	r3, r7, #3
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	091b      	lsrs	r3, r3, #4
 8004dd2:	1c1a      	adds	r2, r3, #0
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	240c      	movs	r4, #12
 8004ddc:	193b      	adds	r3, r7, r4
 8004dde:	2101      	movs	r1, #1
 8004de0:	400a      	ands	r2, r1
 8004de2:	0090      	lsls	r0, r2, #2
 8004de4:	781a      	ldrb	r2, [r3, #0]
 8004de6:	2104      	movs	r1, #4
 8004de8:	438a      	bics	r2, r1
 8004dea:	1c11      	adds	r1, r2, #0
 8004dec:	1c02      	adds	r2, r0, #0
 8004dee:	430a      	orrs	r2, r1
 8004df0:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8004df2:	193a      	adds	r2, r7, r4
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	2301      	movs	r3, #1
 8004df8:	2125      	movs	r1, #37	; 0x25
 8004dfa:	f7ff ff7a 	bl	8004cf2 <lis2dw12_write_reg>
 8004dfe:	0003      	movs	r3, r0
 8004e00:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004e02:	697b      	ldr	r3, [r7, #20]
}
 8004e04:	0018      	movs	r0, r3
 8004e06:	46bd      	mov	sp, r7
 8004e08:	b007      	add	sp, #28
 8004e0a:	bd90      	pop	{r4, r7, pc}

08004e0c <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 8004e0c:	b590      	push	{r4, r7, lr}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	000a      	movs	r2, r1
 8004e16:	1cfb      	adds	r3, r7, #3
 8004e18:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8004e1a:	2410      	movs	r4, #16
 8004e1c:	193a      	adds	r2, r7, r4
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	2301      	movs	r3, #1
 8004e22:	2120      	movs	r1, #32
 8004e24:	f7ff ff44 	bl	8004cb0 <lis2dw12_read_reg>
 8004e28:	0003      	movs	r3, r0
 8004e2a:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d115      	bne.n	8004e5e <lis2dw12_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 8004e32:	1cfb      	adds	r3, r7, #3
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	220f      	movs	r2, #15
 8004e38:	4013      	ands	r3, r2
 8004e3a:	b2da      	uxtb	r2, r3
 8004e3c:	193b      	adds	r3, r7, r4
 8004e3e:	0110      	lsls	r0, r2, #4
 8004e40:	781a      	ldrb	r2, [r3, #0]
 8004e42:	210f      	movs	r1, #15
 8004e44:	400a      	ands	r2, r1
 8004e46:	1c11      	adds	r1, r2, #0
 8004e48:	1c02      	adds	r2, r0, #0
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8004e4e:	193a      	adds	r2, r7, r4
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	2301      	movs	r3, #1
 8004e54:	2120      	movs	r1, #32
 8004e56:	f7ff ff4c 	bl	8004cf2 <lis2dw12_write_reg>
 8004e5a:	0003      	movs	r3, r0
 8004e5c:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d108      	bne.n	8004e76 <lis2dw12_data_rate_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8004e64:	230c      	movs	r3, #12
 8004e66:	18fa      	adds	r2, r7, r3
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	2122      	movs	r1, #34	; 0x22
 8004e6e:	f7ff ff1f 	bl	8004cb0 <lis2dw12_read_reg>
 8004e72:	0003      	movs	r3, r0
 8004e74:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d11a      	bne.n	8004eb2 <lis2dw12_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8004e7c:	1cfb      	adds	r3, r7, #3
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	091b      	lsrs	r3, r3, #4
 8004e82:	1c1a      	adds	r2, r3, #0
 8004e84:	2303      	movs	r3, #3
 8004e86:	4013      	ands	r3, r2
 8004e88:	b2da      	uxtb	r2, r3
 8004e8a:	240c      	movs	r4, #12
 8004e8c:	193b      	adds	r3, r7, r4
 8004e8e:	2103      	movs	r1, #3
 8004e90:	400a      	ands	r2, r1
 8004e92:	0010      	movs	r0, r2
 8004e94:	781a      	ldrb	r2, [r3, #0]
 8004e96:	2103      	movs	r1, #3
 8004e98:	438a      	bics	r2, r1
 8004e9a:	1c11      	adds	r1, r2, #0
 8004e9c:	1c02      	adds	r2, r0, #0
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8004ea2:	193a      	adds	r2, r7, r4
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	2122      	movs	r1, #34	; 0x22
 8004eaa:	f7ff ff22 	bl	8004cf2 <lis2dw12_write_reg>
 8004eae:	0003      	movs	r3, r0
 8004eb0:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004eb2:	697b      	ldr	r3, [r7, #20]
}
 8004eb4:	0018      	movs	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b007      	add	sp, #28
 8004eba:	bd90      	pop	{r4, r7, pc}

08004ebc <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 8004ebc:	b590      	push	{r4, r7, lr}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	000a      	movs	r2, r1
 8004ec6:	1cfb      	adds	r3, r7, #3
 8004ec8:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8004eca:	2408      	movs	r4, #8
 8004ecc:	193a      	adds	r2, r7, r4
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	2125      	movs	r1, #37	; 0x25
 8004ed4:	f7ff feec 	bl	8004cb0 <lis2dw12_read_reg>
 8004ed8:	0003      	movs	r3, r0
 8004eda:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d117      	bne.n	8004f12 <lis2dw12_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 8004ee2:	1cfb      	adds	r3, r7, #3
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	2203      	movs	r2, #3
 8004ee8:	4013      	ands	r3, r2
 8004eea:	b2da      	uxtb	r2, r3
 8004eec:	193b      	adds	r3, r7, r4
 8004eee:	2103      	movs	r1, #3
 8004ef0:	400a      	ands	r2, r1
 8004ef2:	0110      	lsls	r0, r2, #4
 8004ef4:	781a      	ldrb	r2, [r3, #0]
 8004ef6:	2130      	movs	r1, #48	; 0x30
 8004ef8:	438a      	bics	r2, r1
 8004efa:	1c11      	adds	r1, r2, #0
 8004efc:	1c02      	adds	r2, r0, #0
 8004efe:	430a      	orrs	r2, r1
 8004f00:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8004f02:	193a      	adds	r2, r7, r4
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	2301      	movs	r3, #1
 8004f08:	2125      	movs	r1, #37	; 0x25
 8004f0a:	f7ff fef2 	bl	8004cf2 <lis2dw12_write_reg>
 8004f0e:	0003      	movs	r3, r0
 8004f10:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004f12:	68fb      	ldr	r3, [r7, #12]
}
 8004f14:	0018      	movs	r0, r3
 8004f16:	46bd      	mov	sp, r7
 8004f18:	b005      	add	sp, #20
 8004f1a:	bd90      	pop	{r4, r7, pc}

08004f1c <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 8004f26:	683a      	ldr	r2, [r7, #0]
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	210f      	movs	r1, #15
 8004f2e:	f7ff febf 	bl	8004cb0 <lis2dw12_read_reg>
 8004f32:	0003      	movs	r3, r0
 8004f34:	60fb      	str	r3, [r7, #12]

  return ret;
 8004f36:	68fb      	ldr	r3, [r7, #12]
}
 8004f38:	0018      	movs	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	b004      	add	sp, #16
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <lis2dw12_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004f40:	b590      	push	{r4, r7, lr}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	000a      	movs	r2, r1
 8004f4a:	1cfb      	adds	r3, r7, #3
 8004f4c:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8004f4e:	2408      	movs	r4, #8
 8004f50:	193a      	adds	r2, r7, r4
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	2301      	movs	r3, #1
 8004f56:	2121      	movs	r1, #33	; 0x21
 8004f58:	f7ff feaa 	bl	8004cb0 <lis2dw12_read_reg>
 8004f5c:	0003      	movs	r3, r0
 8004f5e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d117      	bne.n	8004f96 <lis2dw12_reset_set+0x56>
  {
    reg.soft_reset = val;
 8004f66:	1cfb      	adds	r3, r7, #3
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	b2da      	uxtb	r2, r3
 8004f70:	193b      	adds	r3, r7, r4
 8004f72:	2101      	movs	r1, #1
 8004f74:	400a      	ands	r2, r1
 8004f76:	0190      	lsls	r0, r2, #6
 8004f78:	781a      	ldrb	r2, [r3, #0]
 8004f7a:	2140      	movs	r1, #64	; 0x40
 8004f7c:	438a      	bics	r2, r1
 8004f7e:	1c11      	adds	r1, r2, #0
 8004f80:	1c02      	adds	r2, r0, #0
 8004f82:	430a      	orrs	r2, r1
 8004f84:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8004f86:	193a      	adds	r2, r7, r4
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	2121      	movs	r1, #33	; 0x21
 8004f8e:	f7ff feb0 	bl	8004cf2 <lis2dw12_write_reg>
 8004f92:	0003      	movs	r3, r0
 8004f94:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004f96:	68fb      	ldr	r3, [r7, #12]
}
 8004f98:	0018      	movs	r0, r3
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	b005      	add	sp, #20
 8004f9e:	bd90      	pop	{r4, r7, pc}

08004fa0 <lis2dw12_reset_get>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8004fa0:	b590      	push	{r4, r7, lr}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8004faa:	2408      	movs	r4, #8
 8004fac:	193a      	adds	r2, r7, r4
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	2121      	movs	r1, #33	; 0x21
 8004fb4:	f7ff fe7c 	bl	8004cb0 <lis2dw12_read_reg>
 8004fb8:	0003      	movs	r3, r0
 8004fba:	60fb      	str	r3, [r7, #12]
  *val = reg.soft_reset;
 8004fbc:	193b      	adds	r3, r7, r4
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	065b      	lsls	r3, r3, #25
 8004fc2:	0fdb      	lsrs	r3, r3, #31
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	001a      	movs	r2, r3
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	701a      	strb	r2, [r3, #0]

  return ret;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
}
 8004fce:	0018      	movs	r0, r3
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	b005      	add	sp, #20
 8004fd4:	bd90      	pop	{r4, r7, pc}

08004fd6 <lis2dw12_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_path_set(stmdev_ctx_t *ctx,
                                 lis2dw12_fds_t val)
{
 8004fd6:	b590      	push	{r4, r7, lr}
 8004fd8:	b087      	sub	sp, #28
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	000a      	movs	r2, r1
 8004fe0:	1cfb      	adds	r3, r7, #3
 8004fe2:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t ctrl6;
  lis2dw12_ctrl_reg7_t ctrl_reg7;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8004fe4:	2410      	movs	r4, #16
 8004fe6:	193a      	adds	r2, r7, r4
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	2301      	movs	r3, #1
 8004fec:	2125      	movs	r1, #37	; 0x25
 8004fee:	f7ff fe5f 	bl	8004cb0 <lis2dw12_read_reg>
 8004ff2:	0003      	movs	r3, r0
 8004ff4:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d119      	bne.n	8005030 <lis2dw12_filter_path_set+0x5a>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 8004ffc:	1cfb      	adds	r3, r7, #3
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	091b      	lsrs	r3, r3, #4
 8005002:	1c1a      	adds	r2, r3, #0
 8005004:	2301      	movs	r3, #1
 8005006:	4013      	ands	r3, r2
 8005008:	b2da      	uxtb	r2, r3
 800500a:	193b      	adds	r3, r7, r4
 800500c:	2101      	movs	r1, #1
 800500e:	400a      	ands	r2, r1
 8005010:	00d0      	lsls	r0, r2, #3
 8005012:	781a      	ldrb	r2, [r3, #0]
 8005014:	2108      	movs	r1, #8
 8005016:	438a      	bics	r2, r1
 8005018:	1c11      	adds	r1, r2, #0
 800501a:	1c02      	adds	r2, r0, #0
 800501c:	430a      	orrs	r2, r1
 800501e:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8005020:	193a      	adds	r2, r7, r4
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	2301      	movs	r3, #1
 8005026:	2125      	movs	r1, #37	; 0x25
 8005028:	f7ff fe63 	bl	8004cf2 <lis2dw12_write_reg>
 800502c:	0003      	movs	r3, r0
 800502e:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d108      	bne.n	8005048 <lis2dw12_filter_path_set+0x72>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7,
 8005036:	230c      	movs	r3, #12
 8005038:	18fa      	adds	r2, r7, r3
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	2301      	movs	r3, #1
 800503e:	213f      	movs	r1, #63	; 0x3f
 8005040:	f7ff fe36 	bl	8004cb0 <lis2dw12_read_reg>
 8005044:	0003      	movs	r3, r0
 8005046:	617b      	str	r3, [r7, #20]
                            (uint8_t *) &ctrl_reg7, 1);
  }

  if (ret == 0)
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d118      	bne.n	8005080 <lis2dw12_filter_path_set+0xaa>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 800504e:	1cfb      	adds	r3, r7, #3
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	2201      	movs	r2, #1
 8005054:	4013      	ands	r3, r2
 8005056:	b2da      	uxtb	r2, r3
 8005058:	240c      	movs	r4, #12
 800505a:	193b      	adds	r3, r7, r4
 800505c:	2101      	movs	r1, #1
 800505e:	400a      	ands	r2, r1
 8005060:	0110      	lsls	r0, r2, #4
 8005062:	781a      	ldrb	r2, [r3, #0]
 8005064:	2110      	movs	r1, #16
 8005066:	438a      	bics	r2, r1
 8005068:	1c11      	adds	r1, r2, #0
 800506a:	1c02      	adds	r2, r0, #0
 800506c:	430a      	orrs	r2, r1
 800506e:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7,
 8005070:	193a      	adds	r2, r7, r4
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	2301      	movs	r3, #1
 8005076:	213f      	movs	r1, #63	; 0x3f
 8005078:	f7ff fe3b 	bl	8004cf2 <lis2dw12_write_reg>
 800507c:	0003      	movs	r3, r0
 800507e:	617b      	str	r3, [r7, #20]
                             (uint8_t *) &ctrl_reg7, 1);
  }

  return ret;
 8005080:	697b      	ldr	r3, [r7, #20]
}
 8005082:	0018      	movs	r0, r3
 8005084:	46bd      	mov	sp, r7
 8005086:	b007      	add	sp, #28
 8005088:	bd90      	pop	{r4, r7, pc}

0800508a <lis2dw12_pin_int1_route_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_pin_int1_route_set(stmdev_ctx_t *ctx,
                                    lis2dw12_ctrl4_int1_pad_ctrl_t *val)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b086      	sub	sp, #24
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
 8005092:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl5_int2_pad_ctrl_t ctrl5_int2_pad_ctrl;
  lis2dw12_ctrl_reg7_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL5_INT2_PAD_CTRL,
 8005094:	2310      	movs	r3, #16
 8005096:	18fa      	adds	r2, r7, r3
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	2301      	movs	r3, #1
 800509c:	2124      	movs	r1, #36	; 0x24
 800509e:	f7ff fe07 	bl	8004cb0 <lis2dw12_read_reg>
 80050a2:	0003      	movs	r3, r0
 80050a4:	617b      	str	r3, [r7, #20]
                          (uint8_t *)&ctrl5_int2_pad_ctrl, 1);

  if (ret == 0)
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d108      	bne.n	80050be <lis2dw12_pin_int1_route_set+0x34>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 80050ac:	230c      	movs	r3, #12
 80050ae:	18fa      	adds	r2, r7, r3
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	2301      	movs	r3, #1
 80050b4:	213f      	movs	r1, #63	; 0x3f
 80050b6:	f7ff fdfb 	bl	8004cb0 <lis2dw12_read_reg>
 80050ba:	0003      	movs	r3, r0
 80050bc:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d146      	bne.n	8005152 <lis2dw12_pin_int1_route_set+0xc8>
  {
    if ((val->int1_tap |
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	071b      	lsls	r3, r3, #28
 80050ca:	0fdb      	lsrs	r3, r3, #31
 80050cc:	b2da      	uxtb	r2, r3
         val->int1_ff |
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	06db      	lsls	r3, r3, #27
 80050d4:	0fdb      	lsrs	r3, r3, #31
 80050d6:	b2db      	uxtb	r3, r3
    if ((val->int1_tap |
 80050d8:	4313      	orrs	r3, r2
 80050da:	b2da      	uxtb	r2, r3
         val->int1_wu |
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	069b      	lsls	r3, r3, #26
 80050e2:	0fdb      	lsrs	r3, r3, #31
 80050e4:	b2db      	uxtb	r3, r3
         val->int1_ff |
 80050e6:	4313      	orrs	r3, r2
 80050e8:	b2da      	uxtb	r2, r3
         val->int1_single_tap |
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	065b      	lsls	r3, r3, #25
 80050f0:	0fdb      	lsrs	r3, r3, #31
 80050f2:	b2db      	uxtb	r3, r3
         val->int1_wu |
 80050f4:	4313      	orrs	r3, r2
 80050f6:	b2da      	uxtb	r2, r3
         val->int1_6d |
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	061b      	lsls	r3, r3, #24
 80050fe:	0fdb      	lsrs	r3, r3, #31
 8005100:	b2db      	uxtb	r3, r3
         val->int1_single_tap |
 8005102:	4313      	orrs	r3, r2
 8005104:	b2da      	uxtb	r2, r3
         ctrl5_int2_pad_ctrl.int2_sleep_state |
 8005106:	2110      	movs	r1, #16
 8005108:	187b      	adds	r3, r7, r1
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	061b      	lsls	r3, r3, #24
 800510e:	0fdb      	lsrs	r3, r3, #31
 8005110:	b2db      	uxtb	r3, r3
         val->int1_6d |
 8005112:	4313      	orrs	r3, r2
 8005114:	b2da      	uxtb	r2, r3
         ctrl5_int2_pad_ctrl.int2_sleep_chg) != PROPERTY_DISABLE)
 8005116:	187b      	adds	r3, r7, r1
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	065b      	lsls	r3, r3, #25
 800511c:	0fdb      	lsrs	r3, r3, #31
 800511e:	b2db      	uxtb	r3, r3
         ctrl5_int2_pad_ctrl.int2_sleep_state |
 8005120:	4313      	orrs	r3, r2
 8005122:	b2db      	uxtb	r3, r3
    if ((val->int1_tap |
 8005124:	2b00      	cmp	r3, #0
 8005126:	d006      	beq.n	8005136 <lis2dw12_pin_int1_route_set+0xac>
    {
      reg.interrupts_enable = PROPERTY_ENABLE;
 8005128:	230c      	movs	r3, #12
 800512a:	18fb      	adds	r3, r7, r3
 800512c:	781a      	ldrb	r2, [r3, #0]
 800512e:	2120      	movs	r1, #32
 8005130:	430a      	orrs	r2, r1
 8005132:	701a      	strb	r2, [r3, #0]
 8005134:	e005      	b.n	8005142 <lis2dw12_pin_int1_route_set+0xb8>
    }

    else
    {
      reg.interrupts_enable = PROPERTY_DISABLE;
 8005136:	230c      	movs	r3, #12
 8005138:	18fb      	adds	r3, r7, r3
 800513a:	781a      	ldrb	r2, [r3, #0]
 800513c:	2120      	movs	r1, #32
 800513e:	438a      	bics	r2, r1
 8005140:	701a      	strb	r2, [r3, #0]
    }

    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL4_INT1_PAD_CTRL,
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	2301      	movs	r3, #1
 8005148:	2123      	movs	r1, #35	; 0x23
 800514a:	f7ff fdd2 	bl	8004cf2 <lis2dw12_write_reg>
 800514e:	0003      	movs	r3, r0
 8005150:	617b      	str	r3, [r7, #20]
                             (uint8_t *) val, 1);
  }

  if (ret == 0)
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d108      	bne.n	800516a <lis2dw12_pin_int1_route_set+0xe0>
  {
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 8005158:	230c      	movs	r3, #12
 800515a:	18fa      	adds	r2, r7, r3
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	2301      	movs	r3, #1
 8005160:	213f      	movs	r1, #63	; 0x3f
 8005162:	f7ff fdc6 	bl	8004cf2 <lis2dw12_write_reg>
 8005166:	0003      	movs	r3, r0
 8005168:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800516a:	697b      	ldr	r3, [r7, #20]
}
 800516c:	0018      	movs	r0, r3
 800516e:	46bd      	mov	sp, r7
 8005170:	b006      	add	sp, #24
 8005172:	bd80      	pop	{r7, pc}

08005174 <lis2dw12_pin_int1_route_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_pin_int1_route_get(stmdev_ctx_t *ctx,
                                    lis2dw12_ctrl4_int1_pad_ctrl_t *val)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL4_INT1_PAD_CTRL,
 800517e:	683a      	ldr	r2, [r7, #0]
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	2301      	movs	r3, #1
 8005184:	2123      	movs	r1, #35	; 0x23
 8005186:	f7ff fd93 	bl	8004cb0 <lis2dw12_read_reg>
 800518a:	0003      	movs	r3, r0
 800518c:	60fb      	str	r3, [r7, #12]
                          (uint8_t *) val, 1);

  return ret;
 800518e:	68fb      	ldr	r3, [r7, #12]
}
 8005190:	0018      	movs	r0, r3
 8005192:	46bd      	mov	sp, r7
 8005194:	b004      	add	sp, #16
 8005196:	bd80      	pop	{r7, pc}

08005198 <lis2dw12_wkup_threshold_set>:
  * @param  val      change the values of wk_ths in reg WAKE_UP_THS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_threshold_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005198:	b590      	push	{r4, r7, lr}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	000a      	movs	r2, r1
 80051a2:	1cfb      	adds	r3, r7, #3
 80051a4:	701a      	strb	r2, [r3, #0]
  lis2dw12_wake_up_ths_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_THS, (uint8_t *) &reg, 1);
 80051a6:	2408      	movs	r4, #8
 80051a8:	193a      	adds	r2, r7, r4
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	2301      	movs	r3, #1
 80051ae:	2134      	movs	r1, #52	; 0x34
 80051b0:	f7ff fd7e 	bl	8004cb0 <lis2dw12_read_reg>
 80051b4:	0003      	movs	r3, r0
 80051b6:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d117      	bne.n	80051ee <lis2dw12_wkup_threshold_set+0x56>
  {
    reg.wk_ths = val;
 80051be:	1cfb      	adds	r3, r7, #3
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	223f      	movs	r2, #63	; 0x3f
 80051c4:	4013      	ands	r3, r2
 80051c6:	b2da      	uxtb	r2, r3
 80051c8:	193b      	adds	r3, r7, r4
 80051ca:	213f      	movs	r1, #63	; 0x3f
 80051cc:	400a      	ands	r2, r1
 80051ce:	0010      	movs	r0, r2
 80051d0:	781a      	ldrb	r2, [r3, #0]
 80051d2:	213f      	movs	r1, #63	; 0x3f
 80051d4:	438a      	bics	r2, r1
 80051d6:	1c11      	adds	r1, r2, #0
 80051d8:	1c02      	adds	r2, r0, #0
 80051da:	430a      	orrs	r2, r1
 80051dc:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_THS, (uint8_t *) &reg, 1);
 80051de:	193a      	adds	r2, r7, r4
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	2301      	movs	r3, #1
 80051e4:	2134      	movs	r1, #52	; 0x34
 80051e6:	f7ff fd84 	bl	8004cf2 <lis2dw12_write_reg>
 80051ea:	0003      	movs	r3, r0
 80051ec:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80051ee:	68fb      	ldr	r3, [r7, #12]
}
 80051f0:	0018      	movs	r0, r3
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b005      	add	sp, #20
 80051f6:	bd90      	pop	{r4, r7, pc}

080051f8 <lis2dw12_wkup_dur_set>:
  * @param  val      change the values of wake_dur in reg WAKE_UP_DUR
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_dur_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80051f8:	b590      	push	{r4, r7, lr}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	000a      	movs	r2, r1
 8005202:	1cfb      	adds	r3, r7, #3
 8005204:	701a      	strb	r2, [r3, #0]
  lis2dw12_wake_up_dur_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 8005206:	2408      	movs	r4, #8
 8005208:	193a      	adds	r2, r7, r4
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	2301      	movs	r3, #1
 800520e:	2135      	movs	r1, #53	; 0x35
 8005210:	f7ff fd4e 	bl	8004cb0 <lis2dw12_read_reg>
 8005214:	0003      	movs	r3, r0
 8005216:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d117      	bne.n	800524e <lis2dw12_wkup_dur_set+0x56>
  {
    reg.wake_dur = val;
 800521e:	1cfb      	adds	r3, r7, #3
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	2203      	movs	r2, #3
 8005224:	4013      	ands	r3, r2
 8005226:	b2da      	uxtb	r2, r3
 8005228:	193b      	adds	r3, r7, r4
 800522a:	2103      	movs	r1, #3
 800522c:	400a      	ands	r2, r1
 800522e:	0150      	lsls	r0, r2, #5
 8005230:	781a      	ldrb	r2, [r3, #0]
 8005232:	2160      	movs	r1, #96	; 0x60
 8005234:	438a      	bics	r2, r1
 8005236:	1c11      	adds	r1, r2, #0
 8005238:	1c02      	adds	r2, r0, #0
 800523a:	430a      	orrs	r2, r1
 800523c:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 800523e:	193a      	adds	r2, r7, r4
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	2301      	movs	r3, #1
 8005244:	2135      	movs	r1, #53	; 0x35
 8005246:	f7ff fd54 	bl	8004cf2 <lis2dw12_write_reg>
 800524a:	0003      	movs	r3, r0
 800524c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800524e:	68fb      	ldr	r3, [r7, #12]
}
 8005250:	0018      	movs	r0, r3
 8005252:	46bd      	mov	sp, r7
 8005254:	b005      	add	sp, #20
 8005256:	bd90      	pop	{r4, r7, pc}

08005258 <my_lis2dw12_init>:
 */

#include "my_lis2dw12.h"

bool my_lis2dw12_init ( stmdev_ctx_t* ctx )
{
 8005258:	b590      	push	{r4, r7, lr}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
	uint8_t rst = 1 ;
 8005260:	230f      	movs	r3, #15
 8005262:	18fb      	adds	r3, r7, r3
 8005264:	2201      	movs	r2, #1
 8005266:	701a      	strb	r2, [r3, #0]

	/*Restore default configuration */
	lis2dw12_reset_set ( ctx , PROPERTY_ENABLE ) ;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2101      	movs	r1, #1
 800526c:	0018      	movs	r0, r3
 800526e:	f7ff fe67 	bl	8004f40 <lis2dw12_reset_set>
	do {
		lis2dw12_reset_get ( ctx, &rst ) ;
 8005272:	240f      	movs	r4, #15
 8005274:	193a      	adds	r2, r7, r4
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	0011      	movs	r1, r2
 800527a:	0018      	movs	r0, r3
 800527c:	f7ff fe90 	bl	8004fa0 <lis2dw12_reset_get>
	} while ( rst ) ;
 8005280:	193b      	adds	r3, r7, r4
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1f4      	bne.n	8005272 <my_lis2dw12_init+0x1a>
	if ( my_lis2dw12_get_id ( ctx ) == LIS2DW12_ID )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	0018      	movs	r0, r3
 800528c:	f000 f828 	bl	80052e0 <my_lis2dw12_get_id>
 8005290:	0003      	movs	r3, r0
 8005292:	2b44      	cmp	r3, #68	; 0x44
 8005294:	d11f      	bne.n	80052d6 <my_lis2dw12_init+0x7e>
	{
		lis2dw12_full_scale_set 	( ctx , LIS2DW12_2g ) ;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2100      	movs	r1, #0
 800529a:	0018      	movs	r0, r3
 800529c:	f7ff fe0e 	bl	8004ebc <lis2dw12_full_scale_set>
		lis2dw12_power_mode_set 	( ctx , LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit ) ;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2110      	movs	r1, #16
 80052a4:	0018      	movs	r0, r3
 80052a6:	f7ff fd45 	bl	8004d34 <lis2dw12_power_mode_set>
		lis2dw12_data_rate_set 		( ctx , LIS2DW12_XL_ODR_200Hz ) ;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2106      	movs	r1, #6
 80052ae:	0018      	movs	r0, r3
 80052b0:	f7ff fdac 	bl	8004e0c <lis2dw12_data_rate_set>
		lis2dw12_filter_path_set 	( ctx , LIS2DW12_HIGH_PASS_ON_OUT ) ;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2110      	movs	r1, #16
 80052b8:	0018      	movs	r0, r3
 80052ba:	f7ff fe8c 	bl	8004fd6 <lis2dw12_filter_path_set>
		lis2dw12_wkup_dur_set		( ctx , 0 ) ;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2100      	movs	r1, #0
 80052c2:	0018      	movs	r0, r3
 80052c4:	f7ff ff98 	bl	80051f8 <lis2dw12_wkup_dur_set>
		lis2dw12_wkup_threshold_set	( ctx, 2 ) ;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2102      	movs	r1, #2
 80052cc:	0018      	movs	r0, r3
 80052ce:	f7ff ff63 	bl	8005198 <lis2dw12_wkup_threshold_set>
		return true ;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e000      	b.n	80052d8 <my_lis2dw12_init+0x80>
	}
	return 0 ;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	0018      	movs	r0, r3
 80052da:	46bd      	mov	sp, r7
 80052dc:	b005      	add	sp, #20
 80052de:	bd90      	pop	{r4, r7, pc}

080052e0 <my_lis2dw12_get_id>:

uint8_t my_lis2dw12_get_id ( stmdev_ctx_t* ctx )
{
 80052e0:	b590      	push	{r4, r7, lr}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
	uint8_t id = 0 ;
 80052e8:	210f      	movs	r1, #15
 80052ea:	187b      	adds	r3, r7, r1
 80052ec:	2200      	movs	r2, #0
 80052ee:	701a      	strb	r2, [r3, #0]
	lis2dw12_device_id_get ( ctx , &id ) ;
 80052f0:	000c      	movs	r4, r1
 80052f2:	187a      	adds	r2, r7, r1
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	0011      	movs	r1, r2
 80052f8:	0018      	movs	r0, r3
 80052fa:	f7ff fe0f 	bl	8004f1c <lis2dw12_device_id_get>
	return id ;
 80052fe:	193b      	adds	r3, r7, r4
 8005300:	781b      	ldrb	r3, [r3, #0]
}
 8005302:	0018      	movs	r0, r3
 8005304:	46bd      	mov	sp, r7
 8005306:	b005      	add	sp, #20
 8005308:	bd90      	pop	{r4, r7, pc}

0800530a <my_lis2dw12_int1_wu_enable>:

void my_lis2dw12_int1_wu_enable ( stmdev_ctx_t* ctx )
{
 800530a:	b590      	push	{r4, r7, lr}
 800530c:	b085      	sub	sp, #20
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
	lis2dw12_reg_t int_route ;
	lis2dw12_pin_int1_route_get	( ctx, &int_route.ctrl4_int1_pad_ctrl ) ;
 8005312:	240c      	movs	r4, #12
 8005314:	193a      	adds	r2, r7, r4
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	0011      	movs	r1, r2
 800531a:	0018      	movs	r0, r3
 800531c:	f7ff ff2a 	bl	8005174 <lis2dw12_pin_int1_route_get>
	int_route.ctrl4_int1_pad_ctrl.int1_wu = PROPERTY_ENABLE ;
 8005320:	0020      	movs	r0, r4
 8005322:	183b      	adds	r3, r7, r0
 8005324:	781a      	ldrb	r2, [r3, #0]
 8005326:	2120      	movs	r1, #32
 8005328:	430a      	orrs	r2, r1
 800532a:	701a      	strb	r2, [r3, #0]
	lis2dw12_pin_int1_route_set	( ctx , &int_route.ctrl4_int1_pad_ctrl ) ;
 800532c:	183a      	adds	r2, r7, r0
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	0011      	movs	r1, r2
 8005332:	0018      	movs	r0, r3
 8005334:	f7ff fea9 	bl	800508a <lis2dw12_pin_int1_route_set>
}
 8005338:	46c0      	nop			; (mov r8, r8)
 800533a:	46bd      	mov	sp, r7
 800533c:	b005      	add	sp, #20
 800533e:	bd90      	pop	{r4, r7, pc}

08005340 <memset>:
 8005340:	0003      	movs	r3, r0
 8005342:	1882      	adds	r2, r0, r2
 8005344:	4293      	cmp	r3, r2
 8005346:	d100      	bne.n	800534a <memset+0xa>
 8005348:	4770      	bx	lr
 800534a:	7019      	strb	r1, [r3, #0]
 800534c:	3301      	adds	r3, #1
 800534e:	e7f9      	b.n	8005344 <memset+0x4>

08005350 <__libc_init_array>:
 8005350:	b570      	push	{r4, r5, r6, lr}
 8005352:	2600      	movs	r6, #0
 8005354:	4c0c      	ldr	r4, [pc, #48]	; (8005388 <__libc_init_array+0x38>)
 8005356:	4d0d      	ldr	r5, [pc, #52]	; (800538c <__libc_init_array+0x3c>)
 8005358:	1b64      	subs	r4, r4, r5
 800535a:	10a4      	asrs	r4, r4, #2
 800535c:	42a6      	cmp	r6, r4
 800535e:	d109      	bne.n	8005374 <__libc_init_array+0x24>
 8005360:	2600      	movs	r6, #0
 8005362:	f000 f819 	bl	8005398 <_init>
 8005366:	4c0a      	ldr	r4, [pc, #40]	; (8005390 <__libc_init_array+0x40>)
 8005368:	4d0a      	ldr	r5, [pc, #40]	; (8005394 <__libc_init_array+0x44>)
 800536a:	1b64      	subs	r4, r4, r5
 800536c:	10a4      	asrs	r4, r4, #2
 800536e:	42a6      	cmp	r6, r4
 8005370:	d105      	bne.n	800537e <__libc_init_array+0x2e>
 8005372:	bd70      	pop	{r4, r5, r6, pc}
 8005374:	00b3      	lsls	r3, r6, #2
 8005376:	58eb      	ldr	r3, [r5, r3]
 8005378:	4798      	blx	r3
 800537a:	3601      	adds	r6, #1
 800537c:	e7ee      	b.n	800535c <__libc_init_array+0xc>
 800537e:	00b3      	lsls	r3, r6, #2
 8005380:	58eb      	ldr	r3, [r5, r3]
 8005382:	4798      	blx	r3
 8005384:	3601      	adds	r6, #1
 8005386:	e7f2      	b.n	800536e <__libc_init_array+0x1e>
 8005388:	0800565c 	.word	0x0800565c
 800538c:	0800565c 	.word	0x0800565c
 8005390:	08005660 	.word	0x08005660
 8005394:	0800565c 	.word	0x0800565c

08005398 <_init>:
 8005398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800539a:	46c0      	nop			; (mov r8, r8)
 800539c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800539e:	bc08      	pop	{r3}
 80053a0:	469e      	mov	lr, r3
 80053a2:	4770      	bx	lr

080053a4 <_fini>:
 80053a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053a6:	46c0      	nop			; (mov r8, r8)
 80053a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053aa:	bc08      	pop	{r3}
 80053ac:	469e      	mov	lr, r3
 80053ae:	4770      	bx	lr
