--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml wishbone_gpio_6.twx wishbone_gpio_6.ncd -o
wishbone_gpio_6.twr wishbone_gpio_6.pcf -ucf logibone_ra3.ucf

Design file:              wishbone_gpio_6.ncd
Physical constraint file: wishbone_gpio_6.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: gls_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: osc_buff
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: osc_buff
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: Master_0/iob_readdata<10>/CLK0
  Logical resource: Master_0/iob_readdata_10/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: Master_0/iob_readdata<11>/CLK0
  Logical resource: Master_0/iob_readdata_11/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gls_clk = PERIOD TIMEGRP "gls_clk" TS_PER_CLK50 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.724ns.
--------------------------------------------------------------------------------

Paths for end point Master_0/readdata_bridge_8 (SLICE_X21Y30.B4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_3 (FF)
  Destination:          Master_0/readdata_bridge_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.423 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_3 to Master_0/readdata_bridge_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.DQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_3
    SLICE_X16Y29.A3      net (fanout=3)        1.361   Master_0/address<3>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X21Y30.B4      net (fanout=16)       1.181   Intercon_0/cs_vector
    SLICE_X21Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<10>
                                                       Intercon_0/wbs_readdata<8>LogicTrst1
                                                       Master_0/readdata_bridge_8
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.292ns logic, 3.278ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_2 (FF)
  Destination:          Master_0/readdata_bridge_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.423 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_2 to Master_0/readdata_bridge_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.CQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_2
    SLICE_X16Y29.A4      net (fanout=3)        1.312   Master_0/address<2>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X21Y30.B4      net (fanout=16)       1.181   Intercon_0/cs_vector
    SLICE_X21Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<10>
                                                       Intercon_0/wbs_readdata<8>LogicTrst1
                                                       Master_0/readdata_bridge_8
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.292ns logic, 3.229ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_1 (FF)
  Destination:          Master_0/readdata_bridge_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.423 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_1 to Master_0/readdata_bridge_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.BQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_1
    SLICE_X16Y29.A5      net (fanout=3)        1.250   Master_0/address<1>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X21Y30.B4      net (fanout=16)       1.181   Intercon_0/cs_vector
    SLICE_X21Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<10>
                                                       Intercon_0/wbs_readdata<8>LogicTrst1
                                                       Master_0/readdata_bridge_8
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.292ns logic, 3.167ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point Master_0/readdata_bridge_11 (SLICE_X23Y30.A4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_3 (FF)
  Destination:          Master_0/readdata_bridge_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.421 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_3 to Master_0/readdata_bridge_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.DQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_3
    SLICE_X16Y29.A3      net (fanout=3)        1.361   Master_0/address<3>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X23Y30.A4      net (fanout=16)       1.156   Intercon_0/cs_vector
    SLICE_X23Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<14>
                                                       Intercon_0/wbs_readdata<11>LogicTrst1
                                                       Master_0/readdata_bridge_11
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.292ns logic, 3.253ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_2 (FF)
  Destination:          Master_0/readdata_bridge_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.421 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_2 to Master_0/readdata_bridge_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.CQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_2
    SLICE_X16Y29.A4      net (fanout=3)        1.312   Master_0/address<2>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X23Y30.A4      net (fanout=16)       1.156   Intercon_0/cs_vector
    SLICE_X23Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<14>
                                                       Intercon_0/wbs_readdata<11>LogicTrst1
                                                       Master_0/readdata_bridge_11
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.292ns logic, 3.204ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_1 (FF)
  Destination:          Master_0/readdata_bridge_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.421 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_1 to Master_0/readdata_bridge_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.BQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_1
    SLICE_X16Y29.A5      net (fanout=3)        1.250   Master_0/address<1>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X23Y30.A4      net (fanout=16)       1.156   Intercon_0/cs_vector
    SLICE_X23Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<14>
                                                       Intercon_0/wbs_readdata<11>LogicTrst1
                                                       Master_0/readdata_bridge_11
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (1.292ns logic, 3.142ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point Master_0/readdata_bridge_7 (SLICE_X21Y30.A4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_3 (FF)
  Destination:          Master_0/readdata_bridge_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.423 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_3 to Master_0/readdata_bridge_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.DQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_3
    SLICE_X16Y29.A3      net (fanout=3)        1.361   Master_0/address<3>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X21Y30.A4      net (fanout=16)       1.127   Intercon_0/cs_vector
    SLICE_X21Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<10>
                                                       Intercon_0/wbs_readdata<7>LogicTrst1
                                                       Master_0/readdata_bridge_7
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (1.292ns logic, 3.224ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_2 (FF)
  Destination:          Master_0/readdata_bridge_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.423 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_2 to Master_0/readdata_bridge_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.CQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_2
    SLICE_X16Y29.A4      net (fanout=3)        1.312   Master_0/address<2>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X21Y30.A4      net (fanout=16)       1.127   Intercon_0/cs_vector
    SLICE_X21Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<10>
                                                       Intercon_0/wbs_readdata<7>LogicTrst1
                                                       Master_0/readdata_bridge_7
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.292ns logic, 3.175ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Master_0/address_1 (FF)
  Destination:          Master_0/readdata_bridge_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.423 - 0.467)
  Source Clock:         gls_clk rising at 0.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Master_0/address_1 to Master_0/readdata_bridge_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.BQ      Tcko                  0.430   Master_0/address<3>
                                                       Master_0/address_1
    SLICE_X16Y29.A5      net (fanout=3)        1.250   Master_0/address<1>
    SLICE_X16Y29.A       Tilo                  0.254   Intercon_0/cs_vector<15>11
                                                       Intercon_0/cs_vector<15>1_1
    SLICE_X18Y29.A1      net (fanout=1)        0.736   Intercon_0/cs_vector<15>11
    SLICE_X18Y29.A       Tilo                  0.235   Master_0/readdata_bridge<2>
                                                       Intercon_0/cs_vector<15>3
    SLICE_X21Y30.A4      net (fanout=16)       1.127   Intercon_0/cs_vector
    SLICE_X21Y30.CLK     Tas                   0.373   Master_0/readdata_bridge<10>
                                                       Intercon_0/wbs_readdata<7>LogicTrst1
                                                       Master_0/readdata_bridge_7
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.292ns logic, 3.113ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gls_clk = PERIOD TIMEGRP "gls_clk" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Master_0/address_2 (SLICE_X11Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Master_0/address_sync_0_2 (FF)
  Destination:          Master_0/address_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         gls_clk rising at 10.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Master_0/address_sync_0_2 to Master_0/address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.200   Master_0/address_sync_0<3>
                                                       Master_0/address_sync_0_2
    SLICE_X11Y31.CX      net (fanout=1)        0.144   Master_0/address_sync_0<2>
    SLICE_X11Y31.CLK     Tckdi       (-Th)    -0.059   Master_0/address<3>
                                                       Master_0/address_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point Master_0/address_6 (SLICE_X16Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Master_0/address_sync_0_6 (FF)
  Destination:          Master_0/address_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         gls_clk rising at 10.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Master_0/address_sync_0_6 to Master_0/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.198   Master_0/address_sync_0<7>
                                                       Master_0/address_sync_0_6
    SLICE_X16Y31.CX      net (fanout=1)        0.166   Master_0/address_sync_0<6>
    SLICE_X16Y31.CLK     Tckdi       (-Th)    -0.041   Master_0/address<7>
                                                       Master_0/address_6
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.239ns logic, 0.166ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point Master_0/csn (SLICE_X22Y31.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Master_0/csn_sync_0 (FF)
  Destination:          Master_0/csn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gls_clk rising at 10.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Master_0/csn_sync_0 to Master_0/csn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.CQ      Tcko                  0.200   Master_0/writen
                                                       Master_0/csn_sync_0
    SLICE_X22Y31.A4      net (fanout=1)        0.099   Master_0/csn_sync_0
    SLICE_X22Y31.CLK     Tah         (-Th)    -0.121   Master_0/writen
                                                       Master_0/csn_sync_0_rt
                                                       Master_0/csn
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.321ns logic, 0.099ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gls_clk = PERIOD TIMEGRP "gls_clk" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Master_0/address<7>/CLK
  Logical resource: Master_0/address_4/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: gls_clk
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: Master_0/address<7>/SR
  Logical resource: Master_0/address_4/SR
  Location pin: SLICE_X16Y31.SR
  Clock network: gls_reset
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Master_0/address<7>/CLK
  Logical resource: Master_0/address_5/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: gls_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|      9.448ns|            0|            0|            0|         1124|
| TS_gls_clk                    |     10.000ns|      4.724ns|          N/A|            0|            0|         1124|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    4.724|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1124 paths, 0 nets, and 608 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr  7 14:30:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



