This is a tiny and minimal VHDL clock ticks counter for POSTBIT events.
It measures the length (number of clock ticks) between two postbit pulses and prints out the value, divided into 8 bits chunks.
Very useful to find "the sweet spot" during RGH timing development.
