// Seed: 3757340160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14, id_15, id_16;
endmodule
module module_1 (
    input tri0  id_0,
    input tri1  id_1,
    input logic id_2
);
  bit id_4;
  assign id_5 = id_4;
  always
    if (1)
      if (id_1)
        if (1) id_4 <= 1;
        else id_4 <= id_2;
      else begin : LABEL_0
        id_4 <= id_4;
        $display(id_0, 1'b0);
      end
  rnmos (
      .id_0(id_0),
      .id_1(1),
      .id_2(),
      .id_3(id_1),
      .id_4(1'b0),
      .id_5(-1),
      .id_6(id_1),
      .id_7((-1)),
      .id_8(id_2)
  );
  supply0 id_6 = 1, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_8,
      id_6
  );
endmodule
