 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 25 07:04:33 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_SYS_CTRL/state_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[1]/Q (DFFRQX2M)               0.42       0.42 r
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.10       0.52 f
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.27       0.79 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  U0_ALU/EN (ALU)                                         0.00       0.79 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       0.79 f
  data arrival time                                                  0.79

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRQX2M)                0.49       0.49 r
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.49 r
  U0_ALU/B[1] (ALU)                                       0.00       0.49 r
  U0_ALU/U126/Y (OAI21X2M)                                0.10       0.59 f
  U0_ALU/U36/Y (AOI211X2M)                                0.14       0.73 r
  U0_ALU/U34/Y (AOI31X2M)                                 0.11       0.85 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       0.85 f
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U0_RegFile/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][0]/Q (DFFRQX2M)                0.52       0.52 r
  U0_RegFile/REG1[0] (RegFile)                            0.00       0.52 r
  U0_ALU/B[0] (ALU)                                       0.00       0.52 r
  U0_ALU/U122/Y (OAI21X2M)                                0.11       0.63 f
  U0_ALU/U32/Y (AOI211X2M)                                0.14       0.77 r
  U0_ALU/U30/Y (AOI31X2M)                                 0.11       0.88 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       0.88 f
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_RegFile/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][3]/Q (DFFRQX2M)                0.47       0.47 r
  U0_RegFile/REG1[3] (RegFile)                            0.00       0.47 r
  U0_ALU/B[3] (ALU)                                       0.00       0.47 r
  U0_ALU/U104/Y (OAI222X1M)                               0.16       0.64 f
  U0_ALU/U44/Y (AOI221XLM)                                0.20       0.83 r
  U0_ALU/U42/Y (AOI31X2M)                                 0.12       0.95 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_RegFile/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][2]/Q (DFFRQX2M)                0.47       0.47 r
  U0_RegFile/REG1[2] (RegFile)                            0.00       0.47 r
  U0_ALU/B[2] (ALU)                                       0.00       0.47 r
  U0_ALU/U101/Y (OAI222X1M)                               0.16       0.64 f
  U0_ALU/U40/Y (AOI221XLM)                                0.20       0.83 r
  U0_ALU/U38/Y (AOI31X2M)                                 0.12       0.95 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       0.95 f
  data arrival time                                                  0.95

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U0_RegFile/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][4]/Q (DFFRQX2M)                0.49       0.49 r
  U0_RegFile/REG1[4] (RegFile)                            0.00       0.49 r
  U0_ALU/B[4] (ALU)                                       0.00       0.49 r
  U0_ALU/U107/Y (OAI222X1M)                               0.17       0.66 f
  U0_ALU/U48/Y (AOI221XLM)                                0.20       0.86 r
  U0_ALU/U46/Y (AOI31X2M)                                 0.12       0.98 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       0.98 f
  data arrival time                                                  0.98

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRQX2M)                0.49       0.49 r
  U0_RegFile/REG1[5] (RegFile)                            0.00       0.49 r
  U0_ALU/B[5] (ALU)                                       0.00       0.49 r
  U0_ALU/U111/Y (OAI222X1M)                               0.17       0.66 f
  U0_ALU/U55/Y (AOI221XLM)                                0.20       0.86 r
  U0_ALU/U53/Y (AOI31X2M)                                 0.12       0.98 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       0.98 f
  data arrival time                                                  0.98

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRQX2M)                0.51       0.51 r
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.51 r
  U0_ALU/B[7] (ALU)                                       0.00       0.51 r
  U0_ALU/U115/Y (OAI222X1M)                               0.17       0.69 f
  U0_ALU/U63/Y (AOI221XLM)                                0.20       0.88 r
  U0_ALU/U61/Y (AOI31X2M)                                 0.12       1.00 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       1.00 f
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U0_SYS_CTRL/state_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[1]/Q (DFFRQX2M)               0.42       0.42 r
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.10       0.52 f
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.27       0.79 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  U0_ALU/EN (ALU)                                         0.00       0.79 f
  U0_ALU/U73/Y (NAND2X2M)                                 0.17       0.96 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.07       1.03 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_SYS_CTRL/state_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[1]/Q (DFFRQX2M)               0.42       0.42 r
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.10       0.52 f
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.27       0.79 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  U0_ALU/EN (ALU)                                         0.00       0.79 f
  U0_ALU/U73/Y (NAND2X2M)                                 0.17       0.96 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.07       1.03 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_SYS_CTRL/state_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[1]/Q (DFFRQX2M)               0.42       0.42 r
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.10       0.52 f
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.27       0.79 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  U0_ALU/EN (ALU)                                         0.00       0.79 f
  U0_ALU/U73/Y (NAND2X2M)                                 0.17       0.96 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.07       1.03 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_SYS_CTRL/state_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[1]/Q (DFFRQX2M)               0.42       0.42 r
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.10       0.52 f
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.27       0.79 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  U0_ALU/EN (ALU)                                         0.00       0.79 f
  U0_ALU/U73/Y (NAND2X2M)                                 0.17       0.96 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.07       1.03 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_SYS_CTRL/state_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[1]/Q (DFFRQX2M)               0.42       0.42 r
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.10       0.52 f
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.27       0.79 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  U0_ALU/EN (ALU)                                         0.00       0.79 f
  U0_ALU/U73/Y (NAND2X2M)                                 0.17       0.96 r
  U0_ALU/U14/Y (OAI2BB1X2M)                               0.07       1.03 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_SYS_CTRL/state_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[1]/Q (DFFRQX2M)               0.42       0.42 r
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.10       0.52 f
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.27       0.79 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  U0_ALU/EN (ALU)                                         0.00       0.79 f
  U0_ALU/U73/Y (NAND2X2M)                                 0.17       0.96 r
  U0_ALU/U13/Y (OAI2BB1X2M)                               0.07       1.03 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_SYS_CTRL/state_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[1]/Q (DFFRQX2M)               0.42       0.42 r
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.10       0.52 f
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.27       0.79 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.79 f
  U0_ALU/EN (ALU)                                         0.00       0.79 f
  U0_ALU/U73/Y (NAND2X2M)                                 0.17       0.96 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.07       1.03 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       1.03 f
  data arrival time                                                  1.03

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: U0_SYS_CTRL/ALU_FUN_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_FUN_reg_reg[1]/CK (DFFQX2M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_FUN_reg_reg[1]/Q (DFFQX2M)              0.30       0.30 r
  U0_SYS_CTRL/U7/Y (OAI2BB2X1M)                           0.22       0.52 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL)                       0.00       0.52 r
  U0_ALU/ALU_FUN[1] (ALU)                                 0.00       0.52 r
  U0_ALU/U68/Y (NOR2X2M)                                  0.09       0.62 f
  U0_ALU/U20/Y (NOR2BX2M)                                 0.20       0.82 f
  U0_ALU/U51/Y (AOI21X2M)                                 0.16       0.98 r
  U0_ALU/U50/Y (AOI21X2M)                                 0.06       1.05 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U0_SYS_CTRL/ALU_FUN_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_FUN_reg_reg[1]/CK (DFFQX2M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_FUN_reg_reg[1]/Q (DFFQX2M)              0.30       0.30 r
  U0_SYS_CTRL/U7/Y (OAI2BB2X1M)                           0.22       0.52 r
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL)                       0.00       0.52 r
  U0_ALU/ALU_FUN[1] (ALU)                                 0.00       0.52 r
  U0_ALU/U68/Y (NOR2X2M)                                  0.09       0.62 f
  U0_ALU/U24/Y (AND2X2M)                                  0.21       0.83 f
  U0_ALU/U58/Y (AOI22X1M)                                 0.13       0.96 r
  U0_ALU/U57/Y (AOI31X2M)                                 0.09       1.05 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[7] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[7] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[7]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[7]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[6] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[6] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[6]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[6]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[5] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[5] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[5]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[5]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[4] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[4] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[4]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[4]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[3] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[3] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[3]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[3]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[2] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[2] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[2]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[2]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[1] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[1] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[1]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[1]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[0] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[0] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[0]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[0]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT[15] (ALU)                                0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[15] (SYS_CTRL)                      0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[15]/D (DFFQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[15]/CK (DFFQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT[14] (ALU)                                0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[14] (SYS_CTRL)                      0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[14]/D (DFFQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[14]/CK (DFFQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT[13] (ALU)                                0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[13] (SYS_CTRL)                      0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[13]/D (DFFQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[13]/CK (DFFQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT[12] (ALU)                                0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[12] (SYS_CTRL)                      0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[12]/D (DFFQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[12]/CK (DFFQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT[11] (ALU)                                0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[11] (SYS_CTRL)                      0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[11]/D (DFFQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[11]/CK (DFFQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT[10] (ALU)                                0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[10] (SYS_CTRL)                      0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[10]/D (DFFQX2M)             0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[10]/CK (DFFQX2M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[9] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[9] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[9]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[9]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_reg_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)                      0.35       0.35 r
  U0_ALU/ALU_OUT[8] (ALU)                                 0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT[8] (SYS_CTRL)                       0.00       0.35 r
  U0_SYS_CTRL/ALU_OUT_reg_reg[8]/D (DFFQX2M)              0.00       0.35 r
  data arrival time                                                  0.35

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_reg_reg[8]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX2M)        0.38       0.38 r
  U0_UART_FIFO/u_fifo_wr/U12/Y (XNOR2X2M)                 0.05       0.44 f
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/D (DFFRQX2M)        0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.45       0.45 f
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.42       0.42 r
  U0_ClkDiv/U29/Y (XNOR2X1M)                              0.05       0.48 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U1_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U1_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.42       0.42 r
  U1_ClkDiv/U29/Y (XNOR2X1M)                              0.05       0.48 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.38       0.38 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)             0.20       0.58 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.58 f
  data arrival time                                   0.58

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.38       0.38 r
  U1_ClkDiv/U26/Y (CLKXOR2X2M)             0.20       0.58 f
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.58 f
  data arrival time                                   0.58

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U24/Y (AO22X1M)                               0.15       0.54 r
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U24/Y (AO22X1M)                               0.15       0.54 r
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U23/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U22/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U21/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U23/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U22/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U21/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U20/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U19/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U20/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U19/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_ClkDiv/U18/Y (AO22X1M)                               0.15       0.56 r
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.41       0.41 r
  U1_ClkDiv/U18/Y (AO22X1M)                               0.15       0.56 r
  U1_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRHQX8M)
                                                          0.68       0.68 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk)         0.00       0.68 f
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       0.68 f
  U0_UART/parity_error (UART)                             0.00       0.68 f
  parity_error (out)                                      0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                       54.83


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.07       0.41 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (OAI22X1M)      0.07       0.41 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_deserializer/U8/Y (OAI22X1M)      0.07       0.41 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (OAI22X1M)      0.07       0.41 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (OAI22X1M)      0.07       0.41 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_deserializer/U5/Y (OAI22X1M)      0.07       0.41 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_deserializer/U4/Y (OAI22X1M)      0.07       0.41 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (OAI32X1M)
                                                          0.06       0.42 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y (OAI32X1M)
                                                          0.07       0.42 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (OAI22X1M)
                                                          0.07       0.43 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRX1M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI2BB2X1M)
                                                          0.10       0.44 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI2BB2X1M)
                                                          0.10       0.44 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/QN (DFFRX1M)
                                                          0.32       0.32 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U64/Y (CLKNAND2X2M)      0.12       0.44 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U30/Y (OAI21X1M)         0.06       0.50 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRX1M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/QN (DFFRX1M)
                                                          0.33       0.33 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U34/Y (AOI31X1M)         0.16       0.48 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U33/Y (OAI221X1M)        0.07       0.55 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/QN (DFFRX1M)
                                                          0.34       0.34 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U66/Y (NAND3X1M)         0.13       0.48 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U25/Y (OAI31X1M)         0.08       0.56 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRX1M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRX1M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/U0_data_sampling/U33/Y (CLKNAND2X2M)
                                                          0.06       0.57 r
  U0_UART/U0_UART_RX/U0_data_sampling/U24/Y (MXI2X1M)     0.08       0.64 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRX1M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (DFFRX1M)
                                                          0.52       0.52 f
  U0_UART/U0_UART_RX/U0_data_sampling/U43/Y (CLKNAND2X2M)
                                                          0.07       0.59 r
  U0_UART/U0_UART_RX/U0_data_sampling/U34/Y (MXI2X1M)     0.07       0.66 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/Q (DFFRX1M)
                                                          0.52       0.52 f
  U0_UART/U0_UART_RX/U0_data_sampling/U53/Y (CLKNAND2X2M)
                                                          0.07       0.59 r
  U0_UART/U0_UART_RX/U0_data_sampling/U44/Y (MXI2X1M)     0.07       0.66 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/QN (DFFRX1M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U39/Y (NOR2X1M)          0.10       0.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/stp_chk_en (uart_rx_fsm)
                                                          0.00       0.46 f
  U0_UART/U0_UART_RX/U0_stp_chk/Enable (stp_chk)          0.00       0.46 f
  U0_UART/U0_UART_RX/U0_stp_chk/U3/Y (INVX2M)             0.07       0.52 r
  U0_UART/U0_UART_RX/U0_stp_chk/U2/Y (OAI2BB2X1M)         0.10       0.63 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFRHQX8M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFRX1M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)          0.19       0.69 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRX1M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/U19/Y (XNOR2X2M)                 0.06       0.46 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/D (DFFRQX2M)       0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)       0.41       0.41 r
  U0_UART_FIFO/u_fifo_rd/U20/Y (OAI21X2M)                 0.07       0.49 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (DFFRQX2M)         0.48       0.48 f
  U0_UART/U0_UART_TX/U0_fsm/busy (uart_tx_fsm)            0.00       0.48 f
  U0_UART/U0_UART_TX/busy (UART_TX)                       0.00       0.48 f
  U0_UART/TX_OUT_V (UART)                                 0.00       0.48 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.48 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                  0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.07       0.49 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)       0.50       0.50 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (AOI21X2M)              0.06       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (AOI21X2M)              0.06       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NOR3X2M)               0.08       0.55 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_TX/U0_Serializer/U9/Y (INVX2M)          0.05       0.43 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (NAND2X2M)        0.06       0.49 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (OAI32X1M)        0.07       0.56 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U13/Y (OAI21X2M)              0.09       0.56 f
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/D (DFFRQX2M)         0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity (parity_calc)
                                                          0.00       0.37 r
  U0_UART/U0_UART_TX/U0_mux/IN_2 (mux)                    0.00       0.37 r
  U0_UART/U0_UART_TX/U0_mux/U6/Y (AOI22X1M)               0.08       0.44 f
  U0_UART/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)              0.14       0.58 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (DFFRHQX8M)         0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)        0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


1
