0.7
2020.2
Nov 18 2020
09:20:35
/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/ControlUnit.v,1717463761,verilog,,/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/DataPath.v,/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I_define.v,ControlUnit,,,,,,,,
/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/DataPath.v,1717463761,verilog,,/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/GPO.v,/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I_define.v,ALU;Adder;DataPath;ImmGen;ROM;RegFile;mux_2x1;register;shifter,,,,,,,,
/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/GPO.v,1717463761,verilog,,/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RAM.v,,GPO,,,,,,,,
/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RAM.v,1717463761,verilog,,/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I.v,,RAM,,,,,,,,
/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I.v,1717463761,verilog,,/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I_MCU.v,,RV32I,,,,,,,,
/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I_MCU.v,1717463761,verilog,,,,RV32I_MCU;decoder_bus;mux_bus,,,,,,,,
/home/yonn/vivado_project/20240604_RISCV_GPO_GPI_GPIO/20240604_RISCV_GPO_GPI_GPIO.srcs/sources_1/imports/Srcfile/sources_1/new/RV32I_define.v,1717463761,verilog,,,,,,,,,,,,
