/*
 * Copyright (c) Meta Platforms, Inc. and affiliates.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "hal_gpio.h"
#include "util_sys.h"
#include "pldm_monitor.h"
#include "power_status.h"
#include "plat_gpio.h"
#include "plat_power_seq.h"
#include "plat_pldm_monitor.h"
#include "plat_isr.h"
#include "plat_mctp.h"
#include "plat_i2c_target.h"
#include "libutil.h"
#include "plat_class.h"

#define DEF_PLAT_CONFIG_PRIORITY 77
#define DEF_PROJ_GPIO_PRIORITY 78

SCU_CFG scu_cfg[] = {
	//register    value
	{ 0x7e6e2610, 0x0AAAA800 },
	{ 0x7e6e2614, 0x0AABAB00 },
	{ 0x7e6e2618, 0x50000000 },
};

DEVICE_DEFINE(PRE_DEF_PLAT_CONFIG, "PRE_DEF_PLATFOMR", &init_platform_config, NULL, NULL, NULL,
	      POST_KERNEL, DEF_PLAT_CONFIG_PRIORITY, NULL);

DEVICE_DEFINE(PRE_DEF_PROJ_GPIO, "PRE_DEF_PROJ_GPIO_NAME", &gpio_init, NULL, NULL, NULL,
	      POST_KERNEL, DEF_PROJ_GPIO_PRIORITY, NULL);

K_WORK_DELAYABLE_DEFINE(cxl1_ready_check, cxl1_ready_handler);
K_WORK_DELAYABLE_DEFINE(cxl2_ready_check, cxl2_ready_handler);
void pal_set_sys_status()
{
	set_mb_dc_status(FM_POWER_EN_R);
	set_DC_status(PG_CARD_OK);
	set_DC_on_delayed_status();
	init_ioe_config();
	if (gpio_get(PG_CARD_OK) == POWER_ON) {
		set_cxl_ready_status(CXL_ID_1, true);
		set_cxl_ready_status(CXL_ID_2, true);
	}
	set_sys_ready_pin(BIC_READY_R);
}

void pal_pre_init()
{
	/* init i2c target */
	for (int index = 0; index < MAX_TARGET_NUM; index++) {
		if (I2C_TARGET_ENABLE_TABLE[index])
			i2c_target_control(
				index, (struct _i2c_target_config *)&I2C_TARGET_CONFIG_TABLE[index],
				1);
	}

	uint8_t ioe2_output_value = 0;
	if (get_ioe_value(ADDR_IOE2, TCA9555_OUTPUT_PORT_REG_0, &ioe2_output_value) == 0) {
		// BIC starts monitoring VR only after the PMIC mux is switched to BIC.
		if ((GETBIT(ioe2_output_value, IOE_P00) == 0) || // SEL_SMB_HOST_MUX_PMIC1_IN_R
		    (GETBIT(ioe2_output_value, IOE_P02) == 0)) { // SEL_SMB_HOST_MUX_PMIC2_IN_R
			set_cxl_vr_access(MAX_CXL_ID, false);
		}
	}
	scu_init(scu_cfg, sizeof(scu_cfg) / sizeof(SCU_CFG));
}

void pal_post_init()
{
	pldm_load_state_effecter_table(PLAT_PLDM_MAX_STATE_EFFECTER_IDX);
	pldm_assign_gpio_effecter_id(PLAT_EFFECTER_ID_GPIO_HIGH_BYTE);
	plat_mctp_init();
}
