Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: gpmc_test_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gpmc_test_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gpmc_test_top"
Output Format                      : NGC
Target Device                      : xc6slx150t-2-fgg676

---- Source Options
Top Module Name                    : gpmc_test_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"pcores/rtl/spartan6"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v" into library work
Parsing module <duram>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/CLK_SWITCH.v" into library work
Parsing module <CLK_SWITCH>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/CLK_DIV2.v" into library work
Parsing module <CLK_DIV2>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON/RMON_dpram.v" into library work
Parsing module <RMON_dpram>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON/RMON_ctrl.v" into library work
Parsing module <RMON_CTRL>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON/RMON_addr_gen.v" into library work
Parsing module <RMON_addr_gen>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/miim/eth_shiftreg.v" into library work
Parsing module <eth_shiftreg>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/miim/eth_outputcontrol.v" into library work
Parsing module <eth_outputcontrol>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/miim/eth_clockgen.v" into library work
Parsing module <eth_clockgen>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/Ramdon_gen.v" into library work
Parsing module <Ramdon_gen>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" into library work
Parsing module <MAC_tx_FF>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" into library work
Parsing module <MAC_tx_ctrl>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/flow_ctrl.v" into library work
Parsing module <flow_ctrl>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/CRC_gen.v" into library work
Parsing module <CRC_gen>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" into library work
Parsing module <MAC_rx_FF>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_ctrl.v" into library work
Parsing module <MAC_rx_ctrl>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/CRC_chk.v" into library work
Parsing module <CRC_chk>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON.v" into library work
Parsing module <RMON>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" into library work
Parsing module <Reg_int>.
Parsing module <RegCPUData>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/Phy_int.v" into library work
Parsing module <Phy_int>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx.v" into library work
Parsing module <MAC_tx>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx.v" into library work
Parsing module <MAC_rx>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/eth_miim.v" into library work
Parsing module <eth_miim>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/Clk_ctrl.v" into library work
Parsing module <Clk_ctrl>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v" into library work
Parsing module <afifo>.
Analyzing Verilog file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v" into library work
Parsing module <MAC_top>.
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/spartan6/dcm.vhd" into library work
Parsing entity <dcm>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/spartan6/ila1.vhd" into library work
Parsing entity <ila1>.
Parsing architecture <ila1_a> of entity <ila1>.
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/spartan6/ila0.vhd" into library work
Parsing entity <ila0>.
Parsing architecture <ila0_a> of entity <ila0>.
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/spartan6/icon.vhd" into library work
Parsing entity <icon>.
Parsing architecture <icon_a> of entity <icon>.
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/spartan6/vio.vhd" into library work
Parsing entity <vio>.
Parsing architecture <vio_a> of entity <vio>.
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/calc_ipv4_checksum.vhd" into library work
Parsing entity <calc_ipv4_checksum>.
Parsing architecture <Behavioral> of entity <calc_ipv4_checksum>.
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" into library work
Parsing entity <UDP_1GbE>.
Parsing architecture <arc> of entity <udp_1gbe>.
WARNING:HDLCompiler:946 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 553: Actual for formal port data is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 1028: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 1045: Actual for formal port c1 is neither a static name nor a globally static expression
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/clk_manager/clk_manager.vhd" into library work
Parsing entity <clk_manager>.
Parsing architecture <RTL> of entity <clk_manager>.
Parsing VHDL file "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" into library work
Parsing entity <gpmc_test_top>.
Parsing architecture <rtl> of entity <gpmc_test_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <gpmc_test_top> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" Line 163: Using initial value "00000000000000000000000000000001" for one since it is never assigned

Elaborating entity <UDP_1GbE> (architecture <arc>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 399: Using initial value "00011010" for divider since it is never assigned
WARNING:HDLCompiler:871 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 402: Using initial value "00001" for fiad since it is never assigned
Going to verilog side to elaborate module MAC_top

Elaborating module <MAC_top>.

Elaborating module <MAC_rx>.

Elaborating module <MAC_rx_ctrl>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_ctrl.v" Line 290: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx.v" Line 131: Assignment to MAC_add_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx.v" Line 134: Assignment to broadcast_ptr ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 724: Port data_b is not connected to this instance

Elaborating module <MAC_rx_FF>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 301: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 302: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 303: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 304: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 337: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 575: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 577: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 611: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <duram(DATA_WIDTH=36,ADDR_WIDTH=9,BLK_RAM_TYPE="M4K")>.

Elaborating module <RAMB16_S36_S36>.
WARNING:HDLCompiler:552 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" Line 724: Input port data_b[35] is not connected on this instance

Elaborating module <CRC_chk>.

Elaborating module <MAC_tx>.

Elaborating module <MAC_tx_ctrl>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" Line 243: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" Line 251: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" Line 259: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" Line 379: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" Line 388: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" Line 396: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" Line 404: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v" Line 538: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx.v" Line 166: Assignment to MAC_tx_addr_rd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx.v" Line 168: Assignment to MAC_tx_addr_init ignored, since the identifier is never used

Elaborating module <CRC_gen>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/CRC_gen.v" Line 155: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <flow_ctrl>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/flow_ctrl.v" Line 190: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1016 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 785: Port data_b is not connected to this instance

Elaborating module <MAC_tx_FF>.
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 262: Assignment to Tx_mac_sop_dl1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 340: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 341: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 361: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 693: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 734: Assignment to Fifo_rd_dl1 ignored, since the identifier is never used
WARNING:HDLCompiler:817 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 769: System task finish ignored for synthesis
"/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 770. $display mac_tx_FF meet error status at time : $time 
WARNING:HDLCompiler:91 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 775: Signal <Dout_BE> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 776: Signal <Dout_BE> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 777: Signal <Dout_BE> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 778: Signal <Dout_BE> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:552 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" Line 785: Input port data_b[35] is not connected on this instance

Elaborating module <Ramdon_gen>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/Ramdon_gen.v" Line 100: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/Ramdon_gen.v" Line 108: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1016 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v" Line 272: Port data_b is not connected to this instance

Elaborating module <afifo>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v" Line 100: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v" Line 132: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v" Line 193: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v" Line 200: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <duram(DATA_WIDTH=16,ADDR_WIDTH=8)>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v" Line 35: Result of 36-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v" Line 43: Size mismatch in connection of port <ADDRA>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v" Line 44: Size mismatch in connection of port <ADDRB>. Formal port size is 9-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:552 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v" Line 276: Input port data_b[15] is not connected on this instance
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v" Line 319: Size mismatch in connection of port <din>. Formal port size is 16-bit while actual signal size is 32-bit.

Elaborating module <RMON>.
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON.v" Line 109: Assignment to RxAddrb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON.v" Line 110: Assignment to TxAddrb ignored, since the identifier is never used

Elaborating module <RMON_addr_gen>.

Elaborating module <RMON_CTRL>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON/RMON_ctrl.v" Line 183: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON/RMON_ctrl.v" Line 209: Assignment to DoutaReg ignored, since the identifier is never used

Elaborating module <RMON_dpram>.

Elaborating module <duram(DATA_WIDTH=32,ADDR_WIDTH=6,BLK_RAM_TYPE="M4K")>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v" Line 35: Result of 36-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v" Line 43: Size mismatch in connection of port <ADDRA>. Formal port size is 9-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v" Line 44: Size mismatch in connection of port <ADDRB>. Formal port size is 9-bit while actual signal size is 6-bit.

Elaborating module <Phy_int>.
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/Phy_int.v" Line 171: Assignment to Col_dl1 ignored, since the identifier is never used

Elaborating module <Clk_ctrl>.

Elaborating module <CLK_DIV2>.

Elaborating module <CLK_SWITCH>.

Elaborating module <BUFGMUX>.

Elaborating module <eth_miim>.

Elaborating module <eth_clockgen>.
WARNING:HDLCompiler:413 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/miim/eth_clockgen.v" Line 101: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <eth_shiftreg>.

Elaborating module <eth_outputcontrol>.

Elaborating module <Reg_int>.

Elaborating module <RegCPUData>.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 65: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 66: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 67: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 69: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 70: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 71: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 72: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 73: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 74: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 75: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 76: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 77: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 78: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 79: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 80: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 81: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 82: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 83: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 86: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 87: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 88: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 89: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 90: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 92: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 93: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 94: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 98: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v" Line 100: Size mismatch in connection of port <RegOut>. Formal port size is 16-bit while actual signal size is 3-bit.
Back to vhdl to continue elaboration

Elaborating entity <calc_ipv4_checksum> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 562: Assignment to rx_state ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 761: dst_mac_addr_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 762: dst_mac_addr_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 763: own_mac_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 771: calc_checksum should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 773: own_ip_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 775: dst_ip_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 777: udp_dst_port should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 786: udp_tx_pkt_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 791: udp_tx_pkt_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 796: udp_tx_pkt_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 802: arp_mac should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 803: arp_mac should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 804: own_mac_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 807: own_mac_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 808: own_mac_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 809: own_ip_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 810: arp_mac should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 811: arp_mac should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 812: arp_ip should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 816: own_mac_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 817: own_mac_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 820: own_mac_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 821: own_mac_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 822: own_ip_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 824: dst_ip_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 825: dst_ip_addr should be on the sensitivity list of the process

Elaborating entity <icon> (architecture <icon_a>) from library <work>.

Elaborating entity <ila0> (architecture <ila0_a>) from library <work>.

Elaborating entity <ila1> (architecture <ila1_a>) from library <work>.

Elaborating entity <vio> (architecture <vio_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 230: Net <ila_data0[299]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 231: Net <ila_data1[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 232: Net <trig0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 233: Net <trig1[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 243: Net <c3_rst0> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 281: Net <Pkg_lgth_fifo_rd> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 287: Net <CD_in[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" Line 289: Net <CA[7]> does not have a driver.

Elaborating entity <clk_manager> (architecture <RTL>) from library <work>.

Elaborating entity <dcm> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:871 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" Line 577: Using initial value "0001010000000101" for l_band_freq_var since it is never assigned
WARNING:HDLCompiler:871 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" Line 578: Using initial value "0011010000100001" for x_band_freq_var since it is never assigned
WARNING:HDLCompiler:1127 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" Line 574: Assignment to dataout ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" Line 129: Net <led_reg[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" Line 166: Net <status_reg[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" Line 232: Net <udp_rx_pkt_req> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <gpmc_test_top>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd".
    Set property "S = TRUE" for signal <GIGE_RXD>.
    Set property "S = TRUE" for signal <GIGE_RX_DV>.
    Set property "S = TRUE" for signal <GIGE_RX_ER>.
WARNING:Xst:647 - Input <gpmc_n_wp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" line 348: Output port <udp_rx_pkt_data> of the instance <UDP_1GbE_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" line 348: Output port <udp_rx_rdy> of the instance <UDP_1GbE_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" line 348: Output port <mac_init_done> of the instance <UDP_1GbE_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/gpmc_test.vhd" line 399: Output port <clk_25mhz> of the instance <clk_manager_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'led_reg<2:0>', unconnected in block 'gpmc_test_top', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'status_reg<15:1>', unconnected in block 'gpmc_test_top', is tied to its initial value (000000000000000).
WARNING:Xst:653 - Signal <udp_rx_pkt_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <gpmc_data_o>.
    Found 16-bit register for signal <triggers>.
    Found 16-bit register for signal <bcd_int<1>>.
    Found 16-bit register for signal <bcd_int<0>>.
    Found 16-bit register for signal <M_reg<1>>.
    Found 16-bit register for signal <M_reg<0>>.
    Found 16-bit register for signal <N_reg>.
    Found 16-bit register for signal <MB>.
    Found 16-bit register for signal <D>.
    Found 32-bit register for signal <P>.
    Found 3-bit register for signal <pol_mode>.
    Found 16-bit register for signal <x_band_freq>.
    Found 16-bit register for signal <l_band_freq>.
    Found 16-bit register for signal <pol>.
    Found 1-bit register for signal <gpio<15>>.
    Found 1-bit register for signal <gpio<14>>.
    Found 1-bit register for signal <gpio<13>>.
    Found 1-bit register for signal <gpio<12>>.
    Found 1-bit register for signal <l_band_amp_on>.
    Found 1-bit register for signal <x_band_amp_on>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <sys_rst_i>.
    Found 16-bit register for signal <MBcounter>.
    Found 16-bit register for signal <Dcounter>.
    Found 32-bit register for signal <Pcounter>.
    Found 1-bit register for signal <MBsig>.
    Found 1-bit register for signal <Dsig>.
    Found 1-bit register for signal <Psig>.
    Found 8-bit register for signal <PC>.
    Found 1-bit register for signal <status_reg<0>>.
    Found 32-bit register for signal <M>.
    Found 1-bit register for signal <udp_send_packet>.
    Found 1-bit register for signal <udp_send_flag>.
    Found 1-bit register for signal <udp_tx_pkt_vld_r>.
    Found 32-bit register for signal <tx_delay_cnt>.
    Found 128-bit register for signal <udp_tx_pkt_data>.
    Found 26-bit register for signal <gpmc_address>.
    Found 8-bit adder for signal <PC[7]_GND_7_o_add_73_OUT> created at line 593.
    Found 8-bit adder for signal <PC[7]_GND_7_o_add_75_OUT> created at line 595.
    Found 8-bit adder for signal <PC[7]_GND_7_o_add_77_OUT> created at line 595.
    Found 8-bit adder for signal <PC[7]_GND_7_o_add_79_OUT> created at line 598.
    Found 8-bit adder for signal <PC[7]_GND_7_o_add_91_OUT> created at line 645.
    Found 32-bit adder for signal <M[31]_GND_7_o_add_103_OUT> created at line 685.
    Found 8-bit adder for signal <PC[7]_GND_7_o_add_105_OUT> created at line 688.
    Found 32-bit adder for signal <Pcounter[31]_GND_7_o_add_109_OUT> created at line 695.
    Found 16-bit adder for signal <Dcounter[15]_GND_7_o_add_112_OUT> created at line 708.
    Found 16-bit adder for signal <MBcounter[15]_GND_7_o_add_115_OUT> created at line 716.
    Found 32-bit adder for signal <tx_delay_cnt[31]_GND_7_o_add_155_OUT> created at line 836.
    Found 8x3-bit multiplier for signal <N_reg[7]_PWR_7_o_MuLt_100_OUT> created at line 680.
    Found 256x16-bit dual-port RAM <Mram_reg_bank> for signal <reg_bank>.
    Found 16x1-bit Read Only RAM for signal <gpmc_address[25]_GND_7_o_Mux_15_o>
    Found 1-bit tristate buffer for signal <gpmc_d<15>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<14>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<13>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<12>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<11>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<10>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<9>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<8>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<7>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<6>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<5>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<4>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<3>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<2>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<1>> created at line 802
    Found 1-bit tristate buffer for signal <gpmc_d<0>> created at line 802
    Found 11-bit comparator equal for signal <N_reg[7]_GND_7_o_equal_102_o> created at line 680
    Found 32-bit comparator equal for signal <M[31]_M_reg_cmp[31]_equal_103_o> created at line 682
    Found 32-bit comparator equal for signal <Pcounter[31]_P[31]_equal_109_o> created at line 692
    Found 16-bit comparator equal for signal <D[15]_Dcounter[15]_equal_112_o> created at line 705
    Found 16-bit comparator equal for signal <MB[15]_MBcounter[15]_equal_115_o> created at line 712
    Found 16-bit comparator lessequal for signal <n0121> created at line 718
    Summary:
	inferred   7 RAM(s).
	inferred   1 Multiplier(s).
	inferred  11 Adder/Subtractor(s).
	inferred 531 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <gpmc_test_top> synthesized.

Synthesizing Unit <UDP_1GbE>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd".
        UDP_TX_DATA_BYTE_LENGTH = 16
        UDP_RX_DATA_BYTE_LENGTH = 37
    Set property "S = TRUE" for signal <Rx_mac_data>.
    Set property "S = TRUE" for signal <Rx_mac_BE>.
    Set property "S = TRUE" for signal <Tx_mac_data>.
    Set property "S = TRUE" for signal <Tx_mac_BE<1>>.
    Set property "S = TRUE" for signal <Tx_mac_BE<0>>.
    Set property "S = TRUE" for signal <ethernet_speed>.
    Set property "S = TRUE" for signal <udp_rx_pkt_data_tmp>.
    Set property "S = TRUE" for signal <Txd>.
    Set property "S = TRUE" for signal <Rxd>.
    Set property "S = TRUE" for signal <calc_checksum>.
    Set property "S = TRUE" for signal <arp_mac>.
    Set property "S = TRUE" for signal <arp_ip>.
    Set property "S = TRUE" for signal <Rx_mac_ra>.
    Set property "S = TRUE" for signal <Rx_mac_rd>.
    Set property "S = TRUE" for signal <Rx_mac_pa>.
    Set property "S = TRUE" for signal <Rx_mac_sop>.
    Set property "S = TRUE" for signal <Rx_mac_eop>.
    Set property "S = TRUE" for signal <Tx_mac_wa>.
    Set property "S = TRUE" for signal <Tx_mac_wr>.
    Set property "S = TRUE" for signal <Tx_mac_sop>.
    Set property "S = TRUE" for signal <Tx_mac_eop>.
    Set property "S = TRUE" for signal <Rx_clk>.
    Set property "S = TRUE" for signal <Tx_clk>.
    Set property "S = TRUE" for signal <Tx_er>.
    Set property "S = TRUE" for signal <Tx_en>.
    Set property "S = TRUE" for signal <Rx_er>.
    Set property "S = TRUE" for signal <Rx_dv>.
    Set property "S = TRUE" for signal <LED_sig>.
    Set property "S = TRUE" for signal <packet_valid>.
    Set property "S = TRUE" for signal <LED_data>.
    Set property "S = TRUE" for signal <arp_valid>.
    Set property "S = TRUE" for signal <arp_send>.
    Set property "S = TRUE" for signal <arp_clear>.
WARNING:Xst:647 - Input <sys_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <Rx_mac_BE> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <Pkg_lgth_fifo_data> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <CD_out> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <Prsd> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <Pkg_lgth_fifo_ra> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <LinkFail> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <Nvalid> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <WCtrlDataStart> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <RStatStart> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 440: Output port <UpdateMIIRX_DATAReg> of the instance <Ethernet_MAC_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 550: Output port <ready> of the instance <calc_ipv4_checksum_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/ip/UDP_1GbE.vhd" line 1076: Output port <ASYNC_OUT> of the instance <vio_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ila_data0<299:7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ila_data1<63:27>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <trig0<7:3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <trig1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CD_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_rst0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Pkg_lgth_fifo_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <packet_valid>.
    Found 1-bit register for signal <Rx_mac_rd_sig>.
    Found 1-bit register for signal <arp_send>.
    Found 48-bit register for signal <arp_mac>.
    Found 32-bit register for signal <arp_ip>.
    Found 48-bit register for signal <dst_mac_addr_r>.
    Found 1-bit register for signal <arp_valid>.
    Found 1-bit register for signal <arp_valid_response>.
    Found 1-bit register for signal <arp_valid_response_recieved>.
    Found 32-bit register for signal <counter_rx>.
    Found 1-bit register for signal <packet_vld>.
    Found 296-bit register for signal <udp_rx_pkt_data_tmp>.
    Found 296-bit register for signal <Z_9_o_dff_586_OUT>.
    Found 1-bit register for signal <udp_rx_rdy>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_632>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_633>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_634>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_635>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_636>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_637>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_638>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_639>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_640>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_641>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_642>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_643>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_644>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_645>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_646>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_647>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_648>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_649>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_650>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_651>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_652>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_653>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_654>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_655>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_656>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_657>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_658>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_659>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_660>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_661>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_662>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_663>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_664>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_665>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_666>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_667>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_668>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_669>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_670>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_671>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_672>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_673>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_674>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_675>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_676>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_677>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_678>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_679>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_680>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_681>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_682>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_683>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_684>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_685>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_686>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_687>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_688>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_689>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_690>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_691>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_692>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_693>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_694>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_695>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_696>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_697>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_698>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_699>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_700>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_701>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_702>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_703>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_704>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_705>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_706>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_707>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_708>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_709>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_710>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_711>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_712>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_713>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_714>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_715>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_716>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_717>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_718>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_719>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_720>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_721>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_722>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_723>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_724>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_725>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_726>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_727>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_728>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_729>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_730>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_731>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_732>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_733>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_734>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_735>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_736>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_737>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_738>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_739>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_740>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_741>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_742>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_743>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_744>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_745>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_746>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_747>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_748>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_749>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_750>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_751>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_752>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_753>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_754>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_755>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_756>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_757>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_758>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_759>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_760>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_761>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_762>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_763>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_764>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_765>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_766>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_767>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_768>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_769>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_770>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_771>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_772>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_773>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_774>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_775>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_776>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_777>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_778>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_779>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_780>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_781>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_782>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_783>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_784>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_785>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_786>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_787>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_788>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_789>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_790>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_791>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_792>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_793>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_794>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_795>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_796>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_797>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_798>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_799>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_800>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_801>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_802>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_803>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_804>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_805>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_806>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_807>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_808>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_809>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_810>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_811>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_812>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_813>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_814>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_815>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_816>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_817>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_818>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_819>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_820>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_821>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_822>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_823>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_824>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_825>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_826>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_827>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_828>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_829>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_830>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_831>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_832>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_833>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_834>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_835>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_836>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_837>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_838>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_839>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_840>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_841>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_842>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_843>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_844>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_845>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_846>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_847>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_848>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_849>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_850>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_851>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_852>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_853>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_854>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_855>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_856>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_857>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_858>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_859>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_860>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_861>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_862>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_863>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_864>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_865>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_866>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_867>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_868>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_869>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_870>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_871>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_872>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_873>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_874>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_875>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_876>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_877>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_878>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_879>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_880>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_881>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_882>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_883>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_884>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_885>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_886>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_887>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_888>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_889>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_890>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_891>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_892>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_893>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_894>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_895>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_896>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_897>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_898>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_899>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_900>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_901>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_902>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_903>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_904>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_905>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_906>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_907>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_908>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_909>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_910>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_911>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_912>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_913>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_914>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_915>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_916>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_917>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_918>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_919>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_920>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_921>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_922>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_923>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_924>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_925>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_926>.
    Found 1-bit register for signal <GND_9_o_clk_100mhz_DFF_927>.
    Found 1-bit register for signal <Tx_mac_wr>.
    Found 1-bit register for signal <Tx_mac_sop>.
    Found 1-bit register for signal <Tx_mac_eop>.
    Found 4-bit register for signal <counter_ethernet>.
    Found 32-bit register for signal <counter_ethernet_delay>.
    Found 1-bit register for signal <arp_clear>.
    Found 3-bit register for signal <tx_state>.
    Found 2-bit register for signal <Z_9_o_dff_648_OUT>.
    Found 32-bit register for signal <Tx_mac_data>.
    Found 1-bit register for signal <mac_init_ok>.
    Found 1-bit register for signal <config_checked_clk_100mhz_DFF_933>.
    Found 28-bit register for signal <config_delay_count>.
    Found 5-bit register for signal <config_state>.
    Found 16-bit register for signal <CtrlData>.
    Found 5-bit register for signal <Rgad>.
    Found 1-bit register for signal <NoPre>.
    Found 1-bit register for signal <WCtrlData>.
    Found 1-bit register for signal <RStat>.
    Found 1-bit register for signal <ScanStat>.
    Found 1-bit register for signal <config_checked>.
    Found 4-bit register for signal <counter_ethernet_rec>.
    Found 3-bit register for signal <state_ethernet>.
INFO:Xst:1799 - State arp is never reached in FSM <state_ethernet>.
INFO:Xst:1799 - State arp_wait is never reached in FSM <state_ethernet>.
INFO:Xst:1799 - State wait_state1 is never reached in FSM <state_ethernet>.
INFO:Xst:1799 - State send_udp is never reached in FSM <state_ethernet>.
    Found finite state machine <FSM_1> for signal <state_ethernet>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_100mhz (rising_edge)                       |
    | Power Up State     | wait_state2                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <config_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_100mhz (rising_edge)                       |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter_ethernet_rec[3]_GND_9_o_add_3_OUT> created at line 589.
    Found 32-bit adder for signal <counter_rx[31]_GND_9_o_add_576_OUT> created at line 725.
    Found 32-bit adder for signal <counter_ethernet_delay[31]_GND_9_o_add_601_OUT> created at line 877.
    Found 4-bit adder for signal <counter_ethernet[3]_GND_9_o_add_612_OUT> created at line 909.
    Found 28-bit adder for signal <config_delay_count[27]_GND_9_o_add_696_OUT> created at line 962.
    Found 10-bit subtractor for signal <GND_9_o_counter_rx[26]_sub_346_OUT<9:0>> created at line 720.
    Found 16x32-bit Read Only RAM for signal <counter_ethernet[3]_X_9_o_wide_mux_595_OUT>
    Found 32-bit 15-to-1 multiplexer for signal <counter_ethernet[3]_X_9_o_wide_mux_616_OUT> created at line 917.
    Found 1-bit tristate buffer for signal <GIGE_MDIO> created at line 542
    Found 1-bit tristate buffer for signal <Mdi> created at line 544
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<295>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<294>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<293>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<292>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<291>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<290>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<289>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<288>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<287>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<286>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<285>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<284>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<283>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<282>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<281>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<280>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<279>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<278>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<277>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<276>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<275>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<274>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<273>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<272>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<271>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<270>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<269>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<268>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<267>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<266>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<265>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<264>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<263>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<262>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<261>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<260>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<259>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<258>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<257>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<256>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<255>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<254>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<253>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<252>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<251>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<250>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<249>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<248>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<247>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<246>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<245>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<244>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<243>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<242>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<241>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<240>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<239>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<238>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<237>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<236>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<235>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<234>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<233>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<232>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<231>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<230>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<229>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<228>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<227>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<226>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<225>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<224>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<223>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<222>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<221>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<220>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<219>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<218>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<217>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<216>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<215>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<214>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<213>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<212>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<211>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<210>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<209>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<208>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<207>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<206>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<205>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<204>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<203>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<202>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<201>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<200>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<199>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<198>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<197>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<196>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<195>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<194>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<193>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<192>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<191>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<190>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<189>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<188>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<187>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<186>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<185>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<184>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<183>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<182>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<181>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<180>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<179>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<178>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<177>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<176>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<175>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<174>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<173>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<172>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<171>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<170>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<169>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<168>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<167>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<166>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<165>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<164>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<163>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<162>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<161>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<160>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<159>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<158>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<157>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<156>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<155>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<154>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<153>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<152>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<151>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<150>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<149>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<148>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<147>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<146>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<145>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<144>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<143>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<142>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<141>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<140>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<139>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<138>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<137>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<136>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<135>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<134>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<133>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<132>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<131>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<130>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<129>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<128>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<127>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<126>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<125>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<124>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<123>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<122>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<121>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<120>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<119>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<118>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<117>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<116>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<115>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<114>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<113>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<112>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<111>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<110>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<109>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<108>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<107>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<106>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<105>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<104>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<103>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<102>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<101>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<100>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<99>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<98>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<97>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<96>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<95>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<94>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<93>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<92>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<91>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<90>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<89>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<88>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<87>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<86>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<85>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<84>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<83>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<82>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<81>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<80>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<79>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<78>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<77>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<76>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<75>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<74>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<73>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<72>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<71>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<70>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<69>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<68>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<67>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<66>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<65>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<64>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<63>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<62>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<61>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<60>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<59>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<58>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<57>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<56>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<55>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<54>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<53>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<52>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<51>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<50>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<49>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<48>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<47>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<46>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<45>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<44>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<43>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<42>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<41>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<40>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<39>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<38>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<37>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<36>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<35>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<34>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<33>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<32>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<31>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<30>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<29>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<28>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<27>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<26>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<25>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<24>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<23>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<22>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<21>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<20>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<19>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<18>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<17>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<16>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<15>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<14>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<13>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<12>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<11>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<10>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<9>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<8>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<7>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<6>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<5>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<4>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<3>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<2>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<1>> created at line 700
    Found 1-bit tristate buffer for signal <udp_rx_pkt_data<0>> created at line 700
    Found 1-bit tristate buffer for signal <Tx_mac_BE<1>> created at line 743
    Found 1-bit tristate buffer for signal <Tx_mac_BE<0>> created at line 743
    Found 32-bit comparator greater for signal <GND_9_o_counter_rx[31]_LessThan_74_o> created at line 714
    Found 32-bit comparator greater for signal <GND_9_o_counter_rx[31]_LessThan_75_o> created at line 716
    Found 32-bit comparator greater for signal <GND_9_o_counter_ethernet_delay[31]_LessThan_601_o> created at line 876
    Found 4-bit comparator greater for signal <counter_ethernet[3]_PWR_9_o_LessThan_606_o> created at line 896
    Found 4-bit comparator greater for signal <counter_ethernet[3]_PWR_9_o_LessThan_612_o> created at line 908
    Found 28-bit comparator greater for signal <config_delay_count[27]_PWR_9_o_LessThan_696_o> created at line 961
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal Rx_mac_data may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal packet_valid may hinder XST clustering optimizations.
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 1193 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 785 Multiplexer(s).
	inferred 300 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <UDP_1GbE> synthesized.

Synthesizing Unit <MAC_top>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v".
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v" line 318: Output port <wr_count> of the instance <U_rx_pkg_lgth_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v" line 318: Output port <rd_count> of the instance <U_rx_pkg_lgth_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v" line 318: Output port <full> of the instance <U_rx_pkg_lgth_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v" line 318: Output port <almost_full> of the instance <U_rx_pkg_lgth_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v" line 318: Output port <rd_ack> of the instance <U_rx_pkg_lgth_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_top.v" line 318: Output port <wr_ack> of the instance <U_rx_pkg_lgth_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_pkg_lgth_fifo_wr_tmp_pl1>.
    Found 1-bit register for signal <rx_pkg_lgth_fifo_wr>.
    Found 1-bit register for signal <rx_pkg_lgth_fifo_wr_tmp>.
    Found 17-bit subtractor for signal <GND_11_o_GND_11_o_sub_2_OUT> created at line 319.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MAC_top> synthesized.

Synthesizing Unit <MAC_rx>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx.v".
WARNING:Xst:647 - Input <MAC_add_prom_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MAC_add_prom_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <broadcast_bucket_depth> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <broadcast_bucket_interval> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MAC_rx_add_chk_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MAC_add_prom_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <broadcast_filter_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx.v" line 119: Output port <MAC_add_en> of the instance <U_MAC_rx_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx.v" line 119: Output port <broadcast_ptr> of the instance <U_MAC_rx_ctrl> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MAC_rx> synthesized.

Synthesizing Unit <MAC_rx_ctrl>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_ctrl.v".
        State_idle = 4'b0000
        State_preamble = 4'b0001
        State_SFD = 4'b0010
        State_data = 4'b0011
        State_checkCRC = 4'b0100
        State_OkEnd = 4'b0111
        State_drop = 4'b1000
        State_ErrEnd = 4'b1001
        State_CRCErrEnd = 4'b1010
        State_FFFullDrop = 4'b1011
        State_FFFullErrEnd = 4'b1100
        State_IFG = 4'b1101
        Pause_idle = 4'b0000
        Pause_pre_syn = 4'b0001
        Pause_quanta_hi = 4'b0010
        Pause_quanta_lo = 4'b0011
        Pause_syn = 4'b0100
    Set property "syn_keep = 1" for signal <Current_state>.
    Set property "syn_keep = 1" for signal <Pause_current>.
    Found 1-bit register for signal <RxErr>.
    Found 1-bit register for signal <Rx_apply_rmon_tmp>.
    Found 1-bit register for signal <Rx_apply_rmon_tmp_pl1>.
    Found 1-bit register for signal <Rx_apply_rmon>.
    Found 1-bit register for signal <broadcast_ptr>.
    Found 1-bit register for signal <pause_quanta_val_tmp>.
    Found 1-bit register for signal <pause_quanta_val>.
    Found 1-bit register for signal <pause_frame_ptr>.
    Found 1-bit register for signal <Crs_dv>.
    Found 8-bit register for signal <RxD>.
    Found 8-bit register for signal <RxD_dl1>.
    Found 8-bit register for signal <pause_quanta_h>.
    Found 4-bit register for signal <Current_state>.
    Found 4-bit register for signal <Pause_current>.
    Found 6-bit register for signal <IFG_counter>.
    Found 16-bit register for signal <Frame_length_counter>.
    Found 16-bit register for signal <pause_quanta>.
    Found 3-bit register for signal <Rx_pkt_err_type_rmon>.
    Found 3-bit register for signal <Rx_pkt_type_rmon>.
    Found 7-bit subtractor for signal <GND_13_o_GND_13_o_sub_21_OUT> created at line 274.
    Found 16-bit subtractor for signal <Rx_pkt_length_rmon> created at line 355.
    Found 6-bit adder for signal <IFG_counter[5]_GND_13_o_add_25_OUT> created at line 290.
    Found 16-bit adder for signal <Frame_length_counter[15]_GND_13_o_add_41_OUT> created at line 341.
    Found 4-bit 15-to-1 multiplexer for signal <Next_state> created at line 214.
    Found 32-bit comparator equal for signal <GND_13_o_GND_13_o_equal_22_o> created at line 274
    Found 16-bit comparator greater for signal <Too_short> created at line 344
    Found 16-bit comparator greater for signal <Too_long> created at line 350
    Found 16-bit comparator lessequal for signal <n0081> created at line 417
    Found 16-bit comparator lessequal for signal <n0083> created at line 417
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <MAC_rx_ctrl> synthesized.

Synthesizing Unit <MAC_rx_FF>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v".
        State_byte3 = 4'b0000
        State_byte2 = 4'b0001
        State_byte1 = 4'b0010
        State_byte0 = 4'b0011
        State_be0 = 4'b0100
        State_be3 = 4'b0101
        State_be2 = 4'b0110
        State_be1 = 4'b0111
        State_err_end = 4'b1000
        State_idle = 4'b1001
        SYS_read = 3'b000
        SYS_pause = 3'b001
        SYS_wait_end = 3'b010
        SYS_idle = 3'b011
        FF_emtpy_err = 3'b100
    Set property "syn_keep = 1" for signal <Current_state>.
    Set property "syn_keep = 1" for signal <Current_state_SYS>.
    Set property "syn_keep = 1" for signal <Packet_number_inFF>.
    Set property "syn_keep = 1" for signal <Empty>.
WARNING:Xst:2898 - Port 'data_b', unconnected in block instance 'U_duram', is tied to GND.
WARNING:Xst:2898 - Port 'wren_b', unconnected in block instance 'U_duram', is tied to GND.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/MAC_rx_FF.v" line 724: Output port <q_a> of the instance <U_duram> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Empty>.
    Found 1-bit register for signal <Full>.
    Found 1-bit register for signal <Almost_full>.
    Found 1-bit register for signal <Add_wr_jump_tmp>.
    Found 1-bit register for signal <Add_wr_jump_tmp_pl1>.
    Found 1-bit register for signal <Add_wr_jump>.
    Found 1-bit register for signal <Fifo_data_en_dl1>.
    Found 1-bit register for signal <Wr_en_ptr>.
    Found 1-bit register for signal <Wr_en>.
    Found 1-bit register for signal <Packet_number_add_tmp>.
    Found 1-bit register for signal <Packet_number_add_tmp_dl1>.
    Found 1-bit register for signal <Packet_number_add_tmp_dl2>.
    Found 1-bit register for signal <Packet_number_add>.
    Found 1-bit register for signal <Packet_number_add_dl1>.
    Found 1-bit register for signal <Packet_number_add_dl2>.
    Found 1-bit register for signal <Rx_mac_ra>.
    Found 1-bit register for signal <Add_wr_jump_rd_pl1>.
    Found 1-bit register for signal <Rx_mac_pa_tmp>.
    Found 1-bit register for signal <Rx_mac_pa>.
    Found 1-bit register for signal <Rx_mac_sop_tmp>.
    Found 1-bit register for signal <Rx_mac_sop_tmp_dl1>.
    Found 1-bit register for signal <Rx_mac_sop>.
    Found 9-bit register for signal <Add_wr_reg>.
    Found 9-bit register for signal <Add_wr_gray>.
    Found 9-bit register for signal <Add_rd_gray_dl1>.
    Found 9-bit register for signal <Add_rd_ungray>.
    Found 9-bit register for signal <Add_wr>.
    Found 9-bit register for signal <Add_rd>.
    Found 9-bit register for signal <Add_rd_pl1>.
    Found 9-bit register for signal <Add_rd_gray>.
    Found 9-bit register for signal <Add_wr_gray_dl1>.
    Found 9-bit register for signal <Add_wr_ungray>.
    Found 8-bit register for signal <Fifo_data_dl1>.
    Found 8-bit register for signal <Fifo_data_byte3>.
    Found 8-bit register for signal <Fifo_data_byte2>.
    Found 8-bit register for signal <Fifo_data_byte1>.
    Found 36-bit register for signal <Din_tmp_reg>.
    Found 36-bit register for signal <Din>.
    Found 3-bit register for signal <Current_state_SYS>.
    Found 6-bit register for signal <Packet_number_inFF>.
    Found 5-bit register for signal <Fifo_data_count>.
    Found 5-bit register for signal <Rx_Hwmark_pl>.
    Found 5-bit register for signal <Rx_Lwmark_pl>.
    Found 35-bit register for signal <Dout_dl1>.
    Found 4-bit register for signal <Current_state>.
    Found 5-bit subtractor for signal <Add_wr_ungray[8]_Add_rd[8]_sub_85_OUT> created at line 583.
    Found 9-bit adder for signal <Add_wr_pluse> created at line 301.
    Found 9-bit adder for signal <Add_wr_pluse4> created at line 302.
    Found 9-bit adder for signal <Add_wr_pluse3> created at line 303.
    Found 9-bit adder for signal <Add_wr_pluse2> created at line 304.
    Found 6-bit adder for signal <Packet_number_inFF[5]_GND_14_o_add_78_OUT> created at line 575.
    Found 9-bit adder for signal <Add_rd[8]_GND_14_o_add_93_OUT> created at line 611.
    Found 6-bit subtractor for signal <GND_14_o_GND_14_o_sub_81_OUT<5:0>> created at line 577.
    Found 3-bit 7-to-1 multiplexer for signal <Next_state_SYS> created at line 514.
    Found 36-bit 4-to-1 multiplexer for signal <_n0384> created at line 146.
    Found 9-bit comparator equal for signal <Add_wr_pluse[8]_Add_rd_ungray[8]_equal_26_o> created at line 311
    Found 9-bit comparator equal for signal <Add_wr_pluse4[8]_Add_rd_ungray[8]_equal_27_o> created at line 319
    Found 9-bit comparator equal for signal <Add_wr_pluse3[8]_Add_rd_ungray[8]_equal_28_o> created at line 320
    Found 9-bit comparator equal for signal <Add_wr_pluse2[8]_Add_rd_ungray[8]_equal_29_o> created at line 321
    Found 5-bit comparator lessequal for signal <n0174> created at line 600
    Found 6-bit comparator lessequal for signal <n0177> created at line 602
    Found 5-bit comparator lessequal for signal <n0179> created at line 602
    Found 9-bit comparator not equal for signal <Add_rd_pl1[8]_Add_rd[8]_equal_98_o> created at line 620
    Found 9-bit comparator equal for signal <Add_rd[8]_Add_wr_ungray[8]_equal_103_o> created at line 662
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 279 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  66 Multiplexer(s).
Unit <MAC_rx_FF> synthesized.

Synthesizing Unit <duram_1>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v".
        DATA_WIDTH = 36
        ADDR_WIDTH = 9
        BLK_RAM_TYPE = "M4K"
        ADDR_DEPTH = 512
WARNING:Xst:647 - Input <data_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wren_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <q_a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <duram_1> synthesized.

Synthesizing Unit <CRC_chk>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_rx/CRC_chk.v".
    Found 32-bit register for signal <CRC_reg>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CRC_chk> synthesized.

Synthesizing Unit <MAC_tx>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx.v".
WARNING:Xst:647 - Input <MAC_add_prom_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MAC_add_prom_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MAC_add_prom_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx.v" line 130: Output port <MAC_tx_addr_rd> of the instance <U_MAC_tx_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx.v" line 130: Output port <MAC_tx_addr_init> of the instance <U_MAC_tx_ctrl> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MAC_tx> synthesized.

Synthesizing Unit <MAC_tx_ctrl>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_Ctrl.v".
        StateIdle = 4'b0000
        StatePreamble = 4'b0001
        StateSFD = 4'b0010
        StateData = 4'b0011
        StatePause = 4'b0100
        StatePAD = 4'b0101
        StateFCS = 4'b0110
        StateIFG = 4'b0111
        StateJam = 4'b1000
        StateBackOff = 4'b1001
        StateJamDrop = 4'b1010
        StateFFEmptyDrop = 4'b1011
        StateSwitchNext = 4'b1100
        StateDefer = 4'b1101
        StateSendPauseFrame = 4'b1110
        StateIdle2 = 5'b01111
        StateIdle3 = 5'b10000
    Set property "syn_keep = 1" for signal <Current_state>.
WARNING:Xst:647 - Input <Fifo_da> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <PktDrpEvenPtr>.
    Found 1-bit register for signal <TxEn>.
    Found 1-bit register for signal <Tx_apply_rmon_tmp>.
    Found 1-bit register for signal <Tx_apply_rmon_tmp_pl1>.
    Found 1-bit register for signal <Tx_apply_rmon>.
    Found 1-bit register for signal <MAC_header_slot_tmp>.
    Found 1-bit register for signal <MAC_header_slot>.
    Found 1-bit register for signal <MAC_tx_addr_rd>.
    Found 1-bit register for signal <pause_quanta_sub>.
    Found 1-bit register for signal <xoff_gen_complete>.
    Found 1-bit register for signal <xon_gen_complete>.
    Found 1-bit register for signal <pause_frame_send_en_dl1>.
    Found 16-bit register for signal <pause_quanta_set_dl1>.
    Found 16-bit register for signal <Tx_pkt_length_rmon>.
    Found 8-bit register for signal <pause_counter>.
    Found 8-bit register for signal <IPLengthCounter>.
    Found 8-bit register for signal <JamCounter>.
    Found 8-bit register for signal <TxD>.
    Found 4-bit register for signal <RetryCnt>.
    Found 6-bit register for signal <IFG_counter>.
    Found 5-bit register for signal <Preamble_counter>.
    Found 3-bit register for signal <Tx_pkt_err_type_rmon>.
    Found 3-bit register for signal <Tx_pkt_type_rmon>.
    Found 5-bit register for signal <Current_state>.
    Found 7-bit subtractor for signal <GND_21_o_GND_21_o_sub_21_OUT> created at line 277.
    Found 8-bit adder for signal <pause_counter[7]_GND_21_o_add_2_OUT> created at line 243.
    Found 8-bit adder for signal <IPLengthCounter[7]_GND_21_o_add_10_OUT> created at line 251.
    Found 8-bit adder for signal <JamCounter[7]_GND_21_o_add_60_OUT> created at line 379.
    Found 4-bit adder for signal <RetryCnt[3]_GND_21_o_add_67_OUT> created at line 388.
    Found 6-bit adder for signal <IFG_counter[5]_GND_21_o_add_72_OUT> created at line 396.
    Found 5-bit adder for signal <Preamble_counter[4]_GND_21_o_add_76_OUT> created at line 404.
    Found 16-bit adder for signal <Tx_pkt_length_rmon[15]_GND_21_o_add_135_OUT> created at line 538.
    Found 32-bit comparator equal for signal <GND_21_o_GND_21_o_equal_22_o> created at line 277
    Found 8-bit comparator lessequal for signal <n0056> created at line 332
    Found 4-bit comparator greater for signal <n0060> created at line 337
    Found 16-bit comparator lessequal for signal <n0177> created at line 602
    Found 16-bit comparator lessequal for signal <n0179> created at line 602
    Found 16-bit comparator lessequal for signal <n0182> created at line 611
    Found 16-bit comparator lessequal for signal <n0184> created at line 611
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <MAC_tx_ctrl> synthesized.

Synthesizing Unit <CRC_gen>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/CRC_gen.v".
    Found 32-bit register for signal <CRC_reg>.
    Found 4-bit register for signal <Counter>.
    Found 4-bit adder for signal <Counter[3]_GND_23_o_add_6_OUT> created at line 155.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <CRC_gen> synthesized.

Synthesizing Unit <flow_ctrl>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/flow_ctrl.v".
    Found 1-bit register for signal <xoff_cpu_dl2>.
    Found 1-bit register for signal <xon_cpu_dl1>.
    Found 1-bit register for signal <xon_cpu_dl2>.
    Found 1-bit register for signal <pause_quanta_val_dl1>.
    Found 1-bit register for signal <pause_quanta_val_dl2>.
    Found 1-bit register for signal <tx_pause_en_dl1>.
    Found 1-bit register for signal <tx_pause_en_dl2>.
    Found 1-bit register for signal <xoff_gen>.
    Found 1-bit register for signal <xon_gen>.
    Found 1-bit register for signal <pause_apply>.
    Found 1-bit register for signal <xoff_cpu_dl1>.
    Found 16-bit register for signal <pause_quanta_dl1>.
    Found 16-bit register for signal <pause_quanta_counter>.
    Found 16-bit subtractor for signal <GND_25_o_GND_25_o_sub_3_OUT<15:0>> created at line 190.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <flow_ctrl> synthesized.

Synthesizing Unit <MAC_tx_FF>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v".
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
        MAC_byte3 = 4'b0000
        MAC_byte2 = 4'b0001
        MAC_byte1 = 4'b0010
        MAC_byte0 = 4'b0011
        MAC_wait_finish = 4'b0100
        MAC_retry = 4'b1000
        MAC_idle = 4'b1001
        MAC_FFEmpty = 4'b1010
        MAC_FFEmpty_drop = 4'b1011
        MAC_pkt_sub = 4'b1100
        MAC_FF_Err = 4'b1101
        SYS_idle = 4'b0000
        SYS_WaitSop = 4'b0001
        SYS_SOP = 4'b0010
        SYS_MOP = 4'b0011
        SYS_DROP = 4'b0100
        SYS_EOP_ok = 4'b0101
        SYS_FFEmpty = 4'b0110
        SYS_EOP_err = 4'b0111
        SYS_SOP_err = 4'b1000
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "KEEP = TRUE" for signal <Fifo_data_count>.
    Set property "syn_keep = 1" for signal <Packet_number_inFF>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "KEEP = TRUE" for signal <Tx_Hwmark_pl>.
    Set property "KEEP = TRUE" for signal <Tx_Lwmark_pl>.
    Set property "syn_keep = 1" for signal <Full>.
    Set property "syn_keep = 1" for signal <AlmostFull>.
    Set property "syn_keep = 1" for signal <Empty>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_keep = 1" for signal <Fifo_ra>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_keep = 1" for signal <Dout_reg_en>.
    Set property "syn_keep = 1" for signal <Add_rd_add>.
WARNING:Xst:2898 - Port 'data_b', unconnected in block instance 'U_duram', is tied to GND.
WARNING:Xst:2898 - Port 'wren_b', unconnected in block instance 'U_duram', is tied to GND.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/MAC_tx_FF.v" line 785: Output port <q_a> of the instance <U_duram> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Empty>.
    Found 1-bit register for signal <Tx_mac_wr_dl1>.
    Found 1-bit register for signal <Add_rd_jump_wr_pl1>.
    Found 1-bit register for signal <AlmostFull>.
    Found 1-bit register for signal <Packet_number_sub_dl1>.
    Found 1-bit register for signal <Packet_number_sub_dl2>.
    Found 1-bit register for signal <Packet_number_sub_edge>.
    Found 1-bit register for signal <Packet_number_add>.
    Found 1-bit register for signal <Add_rd_reg_rdy_dl1>.
    Found 1-bit register for signal <Add_rd_reg_rdy_dl2>.
    Found 1-bit register for signal <Fifo_ra_tmp>.
    Found 1-bit register for signal <Tx_mac_wa>.
    Found 1-bit register for signal <Fifo_ra>.
    Found 1-bit register for signal <Pkt_sub_apply_tmp>.
    Found 1-bit register for signal <Pkt_sub_apply>.
    Found 1-bit register for signal <Add_rd_reg_rdy_tmp>.
    Found 1-bit register for signal <Add_rd_reg_rdy>.
    Found 1-bit register for signal <Add_rd_jump_tmp>.
    Found 1-bit register for signal <Add_rd_jump_tmp_pl1>.
    Found 1-bit register for signal <Add_rd_jump>.
    Found 1-bit register for signal <Fifo_da>.
    Found 1-bit register for signal <Fifo_data_err_empty>.
    Found 32-bit register for signal <Tx_mac_data_dl1>.
    Found 2-bit register for signal <Tx_mac_BE_dl1>.
    Found 9-bit register for signal <Add_wr_gray>.
    Found 9-bit register for signal <Add_rd_gray_dl1>.
    Found 9-bit register for signal <Add_rd_ungray>.
    Found 9-bit register for signal <Add_wr>.
    Found 9-bit register for signal <Add_rd_reg_dl1>.
    Found 9-bit register for signal <Add_rd_gray>.
    Found 9-bit register for signal <Add_wr_gray_dl1>.
    Found 9-bit register for signal <Add_wr_ungray>.
    Found 9-bit register for signal <Add_rd_reg>.
    Found 9-bit register for signal <Add_rd>.
    Found 6-bit register for signal <Packet_number_inFF>.
    Found 6-bit register for signal <Packet_number_inFF_reg>.
    Found 5-bit register for signal <Fifo_data_count>.
    Found 5-bit register for signal <Tx_Hwmark_pl>.
    Found 5-bit register for signal <Tx_Lwmark_pl>.
    Found 36-bit register for signal <Dout_dl1>.
    Found 36-bit register for signal <Dout_reg>.
    Found 4-bit register for signal <Current_state_MAC_reg>.
    Found 4-bit register for signal <Current_state_SYS>.
    Found 4-bit register for signal <Current_state_MAC>.
    Found finite state machine <FSM_2> for signal <Current_state_SYS>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk_SYS (rising_edge)                          |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <Current_state_MAC>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 38                                             |
    | Inputs             | 6                                              |
    | Outputs            | 13                                             |
    | Clock              | Clk_MAC (rising_edge)                          |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 1001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <Packet_number_inFF[5]_GND_26_o_sub_42_OUT> created at line 400.
    Found 5-bit subtractor for signal <Add_wr[8]_Add_rd_ungray[8]_sub_49_OUT> created at line 433.
    Found 5-bit subtractor for signal <Add_wr[8]_Add_rd_reg_dl1[8]_sub_50_OUT> created at line 435.
    Found 9-bit adder for signal <Add_wr_pluse_pluse> created at line 341.
    Found 9-bit adder for signal <Add_wr_pluse> created at line 361.
    Found 6-bit adder for signal <Packet_number_inFF[5]_GND_26_o_add_40_OUT> created at line 398.
    Found 9-bit adder for signal <Add_rd[8]_GND_26_o_add_96_OUT> created at line 693.
    Found 8-bit 4-to-1 multiplexer for signal <_n0341> created at line 90.
    Found 9-bit comparator equal for signal <Full> created at line 344
    Found 9-bit comparator equal for signal <Add_wr_pluse_pluse[8]_Add_rd_ungray[8]_equal_35_o> created at line 352
    Found 6-bit comparator lessequal for signal <n0086> created at line 441
    Found 5-bit comparator lessequal for signal <n0088> created at line 441
    Found 5-bit comparator greater for signal <n0094> created at line 461
    Found 5-bit comparator lessequal for signal <Fifo_data_count[4]_Tx_Lwmark_pl[4]_LessThan_58_o> created at line 463
    Found 9-bit comparator equal for signal <Add_rd[8]_Add_wr_ungray[8]_equal_88_o> created at line 625
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 249 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <MAC_tx_FF> synthesized.

Synthesizing Unit <Ramdon_gen>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/MAC_tx/Ramdon_gen.v".
    Found 1-bit register for signal <Random_time_meet>.
    Found 8-bit register for signal <Slot_time_counter>.
    Found 10-bit register for signal <Ramdom_counter>.
    Found 10-bit register for signal <Random_sequence>.
    Found 8-bit adder for signal <Slot_time_counter[7]_GND_28_o_add_9_OUT> created at line 100.
    Found 10-bit subtractor for signal <GND_28_o_GND_28_o_sub_16_OUT<9:0>> created at line 108.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Ramdon_gen> synthesized.

Synthesizing Unit <afifo>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v".
        DATA_WIDTH = 16
        ADDR_WIDTH = 8
        COUNT_DATA_WIDTH = 8
        ALMOST_FULL_DEPTH = 8
    Set property "syn_keep = 1" for signal <wr_count>.
    Set property "syn_keep = 1" for signal <rd_count>.
    Set property "syn_keep = 1" for signal <full>.
WARNING:Xst:2898 - Port 'data_b', unconnected in block instance 'U_duram', is tied to GND.
WARNING:Xst:2898 - Port 'wren_b', unconnected in block instance 'U_duram', is tied to GND.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/afifo.v" line 276: Output port <q_a> of the instance <U_duram> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <almost_full>.
    Found 8-bit register for signal <wr_count>.
    Found 8-bit register for signal <Add_rd>.
    Found 8-bit register for signal <Add_wr_gray_dl1>.
    Found 8-bit register for signal <Add_wr_ungray>.
    Found 8-bit register for signal <Add_wr_gray>.
    Found 1-bit register for signal <empty>.
    Found 8-bit subtractor for signal <rd_count> created at line 191.
    Found 8-bit adder for signal <Add_wr_pluse> created at line 100.
    Found 8-bit comparator lessequal for signal <n0028> created at line 123
    Found 8-bit comparator equal for signal <n0061> created at line 264
    WARNING:Xst:2404 -  FFs/Latches <rd_ack<0:0>> (without init value) have a constant value of 0 in block <afifo>.
    WARNING:Xst:2404 -  FFs/Latches <Add_rd_gray<7:0>> (without init value) have a constant value of 0 in block <afifo>.
    WARNING:Xst:2404 -  FFs/Latches <Add_rd_gray_dl1<7:0>> (without init value) have a constant value of 0 in block <afifo>.
    WARNING:Xst:2404 -  FFs/Latches <Add_rd_ungray<7:0>> (without init value) have a constant value of 0 in block <afifo>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal wr_count may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <afifo> synthesized.

Synthesizing Unit <duram_2>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v".
        DATA_WIDTH = 16
        ADDR_WIDTH = 8
        BLK_RAM_TYPE = "AUTO"
        ADDR_DEPTH = 256
WARNING:Xst:647 - Input <data_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wren_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <q_a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <duram_2> synthesized.

Synthesizing Unit <RMON>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON.v".
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON.v" line 112: Output port <Reg_drop_apply> of the instance <U_0_Rx_RMON_addr_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON.v" line 128: Output port <Reg_drop_apply> of the instance <U_0_Tx_RMON_addr_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON.v" line 168: Output port <Douta> of the instance <U_Rx_RMON_dpram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <RMON> synthesized.

Synthesizing Unit <RMON_addr_gen>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON/RMON_addr_gen.v".
        StateIdle = 4'b0000
        StatePktLength = 4'b0001
        StatePktNumber = 4'b0010
        StatePktType = 4'b0011
        StatePktRange = 4'b0100
    Found 1-bit register for signal <Apply_rmon_dl1>.
    Found 1-bit register for signal <Apply_rmon_dl2>.
    Found 1-bit register for signal <Reg_drop_apply>.
    Found 16-bit register for signal <Pkt_length_rmon_dl1>.
    Found 16-bit register for signal <PktLengthReg>.
    Found 3-bit register for signal <Pkt_err_type_rmon_dl1>.
    Found 3-bit register for signal <PktTypeReg>.
    Found 3-bit register for signal <PktErrTypeReg>.
    Found 3-bit register for signal <Pkt_type_rmon_dl1>.
    Found 4-bit register for signal <CurrentState>.
    Found 5-bit register for signal <Reg_addr>.
    Found finite state machine <FSM_4> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit comparator greater for signal <PktLengthReg[15]_GND_34_o_LessThan_33_o> created at line 243
    Found 16-bit comparator greater for signal <PktLengthReg[15]_GND_34_o_LessThan_35_o> created at line 247
    Found 16-bit comparator greater for signal <PktLengthReg[15]_GND_34_o_LessThan_36_o> created at line 249
    Found 16-bit comparator greater for signal <PktLengthReg[15]_GND_34_o_LessThan_37_o> created at line 251
    Found 16-bit comparator greater for signal <PktLengthReg[15]_GND_34_o_LessThan_38_o> created at line 253
    Found 16-bit comparator greater for signal <PktLengthReg[15]_GND_34_o_LessThan_39_o> created at line 255
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RMON_addr_gen> synthesized.

Synthesizing Unit <RMON_CTRL>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON/RMON_ctrl.v".
        StateCPU = 4'b0000
        StateMAC0 = 4'b0001
        StateMAC1 = 4'b0010
    Found 1-bit register for signal <CPU_rd_apply_dl1>.
    Found 1-bit register for signal <CPU_rd_apply_dl2>.
    Found 1-bit register for signal <CPU_rd_apply_reg>.
    Found 4-bit register for signal <CurrentState_reg>.
    Found 4-bit register for signal <CurrentState>.
    Found 5-bit register for signal <StepCounter>.
    Found 32-bit register for signal <Dina>.
    Found 32-bit register for signal <CPU_rd_dout>.
    Found finite state machine <FSM_5> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <StepCounter[4]_GND_35_o_add_21_OUT> created at line 183.
    Found 32-bit adder for signal <Douta[31]_GND_35_o_add_44_OUT> created at line 234.
    Found 32-bit adder for signal <Douta[31]_GND_35_o_add_45_OUT> created at line 235.
    Found 32-bit 4-to-1 multiplexer for signal <CurrentState[3]_Douta[31]_select_50_OUT> created at line 233.
    Found 6-bit 4-to-1 multiplexer for signal <Addra> created at line 89.
    Found 4-bit comparator equal for signal <n0020> created at line 180
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RMON_CTRL> synthesized.

Synthesizing Unit <RMON_dpram>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/RMON/RMON_dpram.v".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <RMON_dpram> synthesized.

Synthesizing Unit <duram_3>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/duram.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 6
        BLK_RAM_TYPE = "M4K"
        ADDR_DEPTH = 64
WARNING:Xst:647 - Input <data_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wren_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <q_a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <duram_3> synthesized.

Synthesizing Unit <Phy_int>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/Phy_int.v".
    Set property "KEEP = TRUE" for signal <Rxd_dl1>.
    Set property "KEEP = TRUE" for signal <Rxd_dl2>.
WARNING:Xst:647 - Input <Speed<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MTxEn_dl1>.
    Found 1-bit register for signal <Tx_odd_data_ptr>.
    Found 1-bit register for signal <Tx_en>.
    Found 1-bit register for signal <Rx_er_dl1>.
    Found 1-bit register for signal <Rx_dv_dl1>.
    Found 1-bit register for signal <Rx_dv_dl2>.
    Found 1-bit register for signal <Crs_dl1>.
    Found 1-bit register for signal <MCrs_dv>.
    Found 1-bit register for signal <Rx_odd_data_ptr>.
    Found 8-bit register for signal <Txd>.
    Found 8-bit register for signal <Rxd_dl1>.
    Found 8-bit register for signal <Rxd_dl2>.
    Found 8-bit register for signal <MRxD>.
    Found 8-bit register for signal <MTxD_dl1>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <Phy_int> synthesized.

Synthesizing Unit <Clk_ctrl>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/Clk_ctrl.v".
WARNING:Xst:647 - Input <Speed<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Clk_ctrl> synthesized.

Synthesizing Unit <CLK_DIV2>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/CLK_DIV2.v".
    Found 1-bit register for signal <OUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CLK_DIV2> synthesized.

Synthesizing Unit <CLK_SWITCH>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/TECH/xilinx/CLK_SWITCH.v".
    Summary:
	no macro.
Unit <CLK_SWITCH> synthesized.

Synthesizing Unit <eth_miim>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/eth_miim.v".
        Tp = 1
    Found 1-bit register for signal <EndBusy>.
    Found 1-bit register for signal <UpdateMIIRX_DATAReg>.
    Found 1-bit register for signal <WCtrlData_q1>.
    Found 1-bit register for signal <WCtrlData_q2>.
    Found 1-bit register for signal <WCtrlData_q3>.
    Found 1-bit register for signal <RStat_q1>.
    Found 1-bit register for signal <RStat_q2>.
    Found 1-bit register for signal <RStat_q3>.
    Found 1-bit register for signal <ScanStat_q1>.
    Found 1-bit register for signal <ScanStat_q2>.
    Found 1-bit register for signal <SyncStatMdcEn>.
    Found 1-bit register for signal <WCtrlDataStart>.
    Found 1-bit register for signal <WCtrlDataStart_q>.
    Found 1-bit register for signal <RStatStart>.
    Found 1-bit register for signal <Nvalid>.
    Found 1-bit register for signal <WCtrlDataStart_q1>.
    Found 1-bit register for signal <WCtrlDataStart_q2>.
    Found 1-bit register for signal <RStatStart_q1>.
    Found 1-bit register for signal <RStatStart_q2>.
    Found 1-bit register for signal <InProgress_q1>.
    Found 1-bit register for signal <InProgress_q2>.
    Found 1-bit register for signal <InProgress_q3>.
    Found 1-bit register for signal <LatchByte0_d>.
    Found 1-bit register for signal <LatchByte1_d>.
    Found 1-bit register for signal <Busy>.
    Found 1-bit register for signal <InProgress>.
    Found 1-bit register for signal <WriteOp>.
    Found 1-bit register for signal <EndBusy_d>.
    Found 2-bit register for signal <LatchByte>.
    Found 7-bit register for signal <BitCounter>.
    Found 7-bit adder for signal <BitCounter[6]_GND_44_o_add_3_OUT> created at line 441.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <eth_miim> synthesized.

Synthesizing Unit <eth_clockgen>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/miim/eth_clockgen.v".
        Tp = 1
    Found 1-bit register for signal <Mdc>.
    Found 8-bit register for signal <Counter>.
    Found 8-bit subtractor for signal <CounterPreset> created at line 101.
    Found 8-bit subtractor for signal <Counter[7]_GND_45_o_sub_4_OUT> created at line 116.
    Found 8-bit comparator greater for signal <Divider[7]_GND_45_o_LessThan_1_o> created at line 100
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <eth_clockgen> synthesized.

Synthesizing Unit <eth_shiftreg>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/miim/eth_shiftreg.v".
        Tp = 1
    Found 1-bit register for signal <LinkFail>.
    Found 16-bit register for signal <Prsd>.
    Found 8-bit register for signal <ShiftReg>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <eth_shiftreg> synthesized.

Synthesizing Unit <eth_outputcontrol>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/miim/eth_outputcontrol.v".
        Tp = 1
    Found 1-bit register for signal <MdoEn_d>.
    Found 1-bit register for signal <MdoEn>.
    Found 1-bit register for signal <Mdo_2d>.
    Found 1-bit register for signal <Mdo_d>.
    Found 1-bit register for signal <Mdo>.
    Found 1-bit register for signal <MdoEn_2d>.
    Found 7-bit comparator greater for signal <GND_48_o_BitCounter[6]_LessThan_1_o> created at line 112
    Found 7-bit comparator greater for signal <BitCounter[6]_GND_48_o_LessThan_4_o> created at line 113
    Found 7-bit comparator greater for signal <BitCounter[6]_GND_48_o_LessThan_7_o> created at line 150
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <eth_outputcontrol> synthesized.

Synthesizing Unit <Reg_int>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v".
    Found 16-bit register for signal <CD_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Reg_int> synthesized.

Synthesizing Unit <RegCPUData>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/reg_int.v".
WARNING:Xst:647 - Input <CA_reg<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RegOut<15>>.
    Found 1-bit register for signal <RegOut<14>>.
    Found 1-bit register for signal <RegOut<13>>.
    Found 1-bit register for signal <RegOut<12>>.
    Found 1-bit register for signal <RegOut<11>>.
    Found 1-bit register for signal <RegOut<10>>.
    Found 1-bit register for signal <RegOut<9>>.
    Found 1-bit register for signal <RegOut<8>>.
    Found 1-bit register for signal <RegOut<7>>.
    Found 1-bit register for signal <RegOut<6>>.
    Found 1-bit register for signal <RegOut<5>>.
    Found 1-bit register for signal <RegOut<4>>.
    Found 1-bit register for signal <RegOut<3>>.
    Found 1-bit register for signal <RegOut<2>>.
    Found 1-bit register for signal <RegOut<1>>.
    Found 1-bit register for signal <RegOut<0>>.
    Found 7-bit comparator equal for signal <CA_reg[7]_CA_reg_set[6]_equal_1_o> created at line 179
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <RegCPUData> synthesized.

Synthesizing Unit <calc_ipv4_checksum>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/OpenCores_MAC/calc_ipv4_checksum.vhd".
WARNING:Xst:647 - Input <data<111:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <checksum>.
    Found 1-bit register for signal <ready>.
    Found 18-bit adder for signal <n0069[17:0]> created at line 88.
    Found 19-bit adder for signal <n0072[18:0]> created at line 88.
    Found 20-bit adder for signal <n0075[19:0]> created at line 88.
    Found 21-bit adder for signal <n0078[20:0]> created at line 88.
    Found 22-bit adder for signal <BUS_0006_GND_62_o_add_15_OUT> created at line 88.
    Found 24-bit adder for signal <n0085[23:0]> created at line 88.
    Found 25-bit adder for signal <n0088[24:0]> created at line 88.
    Found 26-bit adder for signal <n0091> created at line 88.
    Found 16-bit adder for signal <BUS_0009_GND_62_o_add_19_OUT> created at line 91.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <calc_ipv4_checksum> synthesized.

Synthesizing Unit <clk_manager>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/clk_manager/clk_manager.vhd".
WARNING:Xst:653 - Signal <RESET> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <clk_manager> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "/home/fpgaadmin/Documents/NeXtRAD-TCU/NeXtRAD-TCU-Controller/pcores/rtl/spartan6/dcm.vhd".
    Summary:
	no macro.
Unit <dcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x1-bit single-port Read Only RAM                    : 1
 16x32-bit single-port Read Only RAM                   : 1
 256x16-bit dual-port RAM                              : 6
# Multipliers                                          : 1
 8x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 61
 10-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 28-bit adder                                          : 1
 32-bit adder                                          : 6
 4-bit adder                                           : 4
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit addsub                                          : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 11
 8-bit subtractor                                      : 2
 9-bit adder                                           : 8
# Registers                                            : 1126
 1-bit register                                        : 981
 10-bit register                                       : 2
 128-bit register                                      : 1
 16-bit register                                       : 28
 2-bit register                                        : 3
 26-bit register                                       : 1
 28-bit register                                       : 1
 296-bit register                                      : 2
 3-bit register                                        : 15
 32-bit register                                       : 13
 35-bit register                                       : 1
 36-bit register                                       : 4
 4-bit register                                        : 9
 48-bit register                                       : 2
 5-bit register                                        : 12
 6-bit register                                        : 5
 7-bit register                                        : 1
 8-bit register                                        : 25
 9-bit register                                        : 20
# Comparators                                          : 91
 11-bit comparator equal                               : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 14
 16-bit comparator lessequal                           : 7
 28-bit comparator greater                             : 1
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 3
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator lessequal                            : 2
 7-bit comparator equal                                : 32
 7-bit comparator greater                              : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 2
 9-bit comparator equal                                : 8
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 1050
 1-bit 2-to-1 multiplexer                              : 831
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 46
 2-bit 2-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 16
 36-bit 2-to-1 multiplexer                             : 1
 36-bit 4-to-1 multiplexer                             : 1
 4-bit 15-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 47
 48-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 56
 6-bit 2-to-1 multiplexer                              : 2
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 17
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 316
 1-bit tristate buffer                                 : 316
# FSMs                                                 : 7
# Xors                                                 : 183
 1-bit xor2                                            : 145
 1-bit xor3                                            : 32
 1-bit xor4                                            : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <pcores/rtl/spartan6/ila1.ngc>.
Reading core <pcores/rtl/spartan6/ila0.ngc>.
Reading core <pcores/rtl/spartan6/icon.ngc>.
Reading core <pcores/rtl/spartan6/vio.ngc>.
Loading core <ila1> for timing and area information for instance <ila1_inst>.
Loading core <ila0> for timing and area information for instance <ila0_inst>.
Loading core <icon> for timing and area information for instance <icon_inst>.
Loading core <vio> for timing and area information for instance <vio_inst>.
WARNING:Xst:1290 - Hierarchical block <U_0_008> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_009> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_010> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_014> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_015> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_016> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_017> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_018> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_019> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_0_020> is unconnected in block <U_Reg_int>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Add_rd_pl1_8> in Unit <U_MAC_rx_FF> is equivalent to the following FF/Latch, which will be removed : <Add_rd_gray_8> 
INFO:Xst:2261 - The FF/Latch <CurrentState_reg_2> in Unit <U_RMON_CTRL> is equivalent to the following FF/Latch, which will be removed : <CurrentState_reg_3> 
INFO:Xst:2261 - The FF/Latch <CtrlData_1> in Unit <UDP_1GbE_inst> is equivalent to the following 10 FFs/Latches, which will be removed : <CtrlData_2> <CtrlData_3> <CtrlData_4> <CtrlData_7> <CtrlData_8> <CtrlData_9> <CtrlData_12> <CtrlData_13> <CtrlData_14> <CtrlData_15> 
INFO:Xst:2261 - The FF/Latch <Rgad_0> in Unit <UDP_1GbE_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <Rgad_1> <Rgad_3> 
INFO:Xst:2261 - The FF/Latch <Rgad_2> in Unit <UDP_1GbE_inst> is equivalent to the following FF/Latch, which will be removed : <Rgad_4> 
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_95> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_94> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_93> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_92> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_91> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_90> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_89> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_88> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_87> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_86> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_85> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_84> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_83> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_82> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_81> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_80> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_79> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_78> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_77> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_76> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_75> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_74> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_73> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_72> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_71> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_70> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_69> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_68> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_67> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_66> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_65> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_127> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_126> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_125> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_124> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_123> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_122> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_121> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_120> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_119> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_118> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_117> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_116> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_115> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_114> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_113> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_112> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_111> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_110> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_109> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_108> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_107> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_106> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_105> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_104> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_103> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_102> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_101> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_100> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_99> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_98> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_97> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_96> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_15> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_14> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_13> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_12> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_11> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_10> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_9> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_7> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_6> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_5> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_4> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_3> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_2> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_1> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_0> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CtrlData_1> (without init value) has a constant value of 0 in block <UDP_1GbE_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Rgad_2> (without init value) has a constant value of 1 in block <UDP_1GbE_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Rgad_0> (without init value) has a constant value of 0 in block <UDP_1GbE_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ScanStat> (without init value) has a constant value of 0 in block <UDP_1GbE_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NoPre> (without init value) has a constant value of 0 in block <UDP_1GbE_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CurrentState_reg_2> (without init value) has a constant value of 0 in block <U_RMON_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_7> (without init value) has a constant value of 0 in block <U_rx_pkg_lgth_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_6> (without init value) has a constant value of 0 in block <U_rx_pkg_lgth_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_5> (without init value) has a constant value of 0 in block <U_rx_pkg_lgth_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_4> (without init value) has a constant value of 0 in block <U_rx_pkg_lgth_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_3> (without init value) has a constant value of 0 in block <U_rx_pkg_lgth_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_2> (without init value) has a constant value of 0 in block <U_rx_pkg_lgth_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_1> (without init value) has a constant value of 0 in block <U_rx_pkg_lgth_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_0> (without init value) has a constant value of 0 in block <U_rx_pkg_lgth_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ScanStat_q1> (without init value) has a constant value of 0 in block <U_eth_miim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_64> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_63> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_62> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_61> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_60> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_59> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_58> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_57> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_56> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_55> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_54> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_53> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_52> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_51> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_50> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_49> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_48> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_1> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ScanStat_q2> (without init value) has a constant value of 0 in block <U_eth_miim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_0> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_2> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_3> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_4> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_5> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_6> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_7> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_9> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_10> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_11> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_12> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_13> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_14> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_15> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SyncStatMdcEn> (without init value) has a constant value of 0 in block <U_eth_miim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Add_rd_reg_dl1_0> of sequential type is unconnected in block <U_MAC_tx_FF>.
WARNING:Xst:2677 - Node <Add_rd_reg_dl1_1> of sequential type is unconnected in block <U_MAC_tx_FF>.
WARNING:Xst:2677 - Node <Add_rd_reg_dl1_2> of sequential type is unconnected in block <U_MAC_tx_FF>.
WARNING:Xst:2677 - Node <Add_rd_reg_dl1_3> of sequential type is unconnected in block <U_MAC_tx_FF>.
WARNING:Xst:2677 - Node <Din_tmp_reg_32> of sequential type is unconnected in block <U_MAC_rx_FF>.
WARNING:Xst:2677 - Node <Din_tmp_reg_33> of sequential type is unconnected in block <U_MAC_rx_FF>.
WARNING:Xst:2677 - Node <Din_tmp_reg_34> of sequential type is unconnected in block <U_MAC_rx_FF>.
WARNING:Xst:2677 - Node <Din_tmp_reg_35> of sequential type is unconnected in block <U_MAC_rx_FF>.
WARNING:Xst:2677 - Node <gpmc_address_8> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_9> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_10> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_11> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_12> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_13> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_14> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_15> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_16> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_17> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_18> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_19> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_20> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_21> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2404 -  FFs/Latches <udp_tx_pkt_data<127:124>> (without init value) have a constant value of 0 in block <gpmc_test_top>.
WARNING:Xst:2404 -  FFs/Latches <CtrlData<15:12>> (without init value) have a constant value of 0 in block <UDP_1GbE>.
WARNING:Xst:2404 -  FFs/Latches <CD_out<15:5>> (without init value) have a constant value of 0 in block <Reg_int>.

Synthesizing (advanced) Unit <CRC_gen>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <CRC_gen> synthesized (advanced).

Synthesizing (advanced) Unit <MAC_rx_FF>.
The following registers are absorbed into counter <Add_rd>: 1 register on signal <Add_rd>.
Unit <MAC_rx_FF> synthesized (advanced).

Synthesizing (advanced) Unit <MAC_rx_ctrl>.
The following registers are absorbed into counter <IFG_counter>: 1 register on signal <IFG_counter>.
The following registers are absorbed into counter <Frame_length_counter>: 1 register on signal <Frame_length_counter>.
Unit <MAC_rx_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <MAC_tx_FF>.
The following registers are absorbed into counter <Add_rd>: 1 register on signal <Add_rd>.
The following registers are absorbed into counter <Add_wr>: 1 register on signal <Add_wr>.
Unit <MAC_tx_FF> synthesized (advanced).

Synthesizing (advanced) Unit <MAC_tx_ctrl>.
The following registers are absorbed into counter <pause_counter>: 1 register on signal <pause_counter>.
The following registers are absorbed into counter <IFG_counter>: 1 register on signal <IFG_counter>.
The following registers are absorbed into counter <JamCounter>: 1 register on signal <JamCounter>.
The following registers are absorbed into counter <Preamble_counter>: 1 register on signal <Preamble_counter>.
The following registers are absorbed into counter <Tx_pkt_length_rmon>: 1 register on signal <Tx_pkt_length_rmon>.
The following registers are absorbed into counter <IPLengthCounter>: 1 register on signal <IPLengthCounter>.
The following registers are absorbed into counter <RetryCnt>: 1 register on signal <RetryCnt>.
Unit <MAC_tx_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <RMON_CTRL>.
The following registers are absorbed into counter <StepCounter>: 1 register on signal <StepCounter>.
Unit <RMON_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <Ramdon_gen>.
The following registers are absorbed into counter <Slot_time_counter>: 1 register on signal <Slot_time_counter>.
The following registers are absorbed into counter <Ramdom_counter>: 1 register on signal <Ramdom_counter>.
Unit <Ramdon_gen> synthesized (advanced).

Synthesizing (advanced) Unit <UDP_1GbE>.
The following registers are absorbed into counter <counter_rx>: 1 register on signal <counter_rx>.
The following registers are absorbed into counter <config_delay_count>: 1 register on signal <config_delay_count>.
The following registers are absorbed into counter <counter_ethernet_rec>: 1 register on signal <counter_ethernet_rec>.
INFO:Xst:3231 - The small RAM <Mram_counter_ethernet[3]_X_9_o_wide_mux_595_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_ethernet> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UDP_1GbE> synthesized (advanced).

Synthesizing (advanced) Unit <afifo>.
Unit <afifo> synthesized (advanced).

Synthesizing (advanced) Unit <calc_ipv4_checksum>.
	The following adders/subtractors are grouped into adder tree <Madd_n00911> :
 	<Madd_n0069[17:0]> in block <calc_ipv4_checksum>, 	<Madd_n0072[18:0]> in block <calc_ipv4_checksum>, 	<Madd_n0075[19:0]> in block <calc_ipv4_checksum>, 	<Madd_n0078[20:0]> in block <calc_ipv4_checksum>, 	<Madd_BUS_0006_GND_62_o_add_15_OUT> in block <calc_ipv4_checksum>, 	<Madd_n0085[23:0]> in block <calc_ipv4_checksum>, 	<Madd_n0088[24:0]> in block <calc_ipv4_checksum>, 	<Madd_n0091> in block <calc_ipv4_checksum>.
Unit <calc_ipv4_checksum> synthesized (advanced).

Synthesizing (advanced) Unit <flow_ctrl>.
The following registers are absorbed into counter <pause_quanta_counter>: 1 register on signal <pause_quanta_counter>.
Unit <flow_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <gpmc_test_top>.
The following registers are absorbed into counter <tx_delay_cnt>: 1 register on signal <tx_delay_cnt>.
The following registers are absorbed into counter <MBcounter>: 1 register on signal <MBcounter>.
The following registers are absorbed into counter <Dcounter>: 1 register on signal <Dcounter>.
The following registers are absorbed into counter <Pcounter>: 1 register on signal <Pcounter>.
The following registers are absorbed into counter <M>: 1 register on signal <M>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
INFO:Xst:3226 - The RAM <Mram_reg_bank1> will be implemented as a BLOCK RAM, absorbing the following register(s): <D>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <gpmc_clk_i_b>  | rise     |
    |     weA            | connected to signal <GND_7_o_GND_7_o_MUX_3785_o_0_1> | high     |
    |     addrA          | connected to signal <gpmc_address>  |          |
    |     diA            | connected to signal <gpmc_d>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk_100MHz_ext> | rise     |
    |     addrB          | connected to signal <PC[7]_GND_7_o_add_73_OUT> |          |
    |     doB            | connected to signal <D>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_reg_bank3> will be implemented as a BLOCK RAM, absorbing the following register(s): <P>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <gpmc_clk_i_b>  | rise     |
    |     weA            | connected to signal <GND_7_o_GND_7_o_MUX_3785_o_0_3> | high     |
    |     addrA          | connected to signal <gpmc_address>  |          |
    |     diA            | connected to signal <gpmc_d>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk_100MHz_ext> | rise     |
    |     addrB          | connected to signal <PC[7]_GND_7_o_add_77_OUT> |          |
    |     doB            | connected to signal <P>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_reg_bank2> will be implemented as a BLOCK RAM, absorbing the following register(s): <P_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <gpmc_clk_i_b>  | rise     |
    |     weA            | connected to signal <GND_7_o_GND_7_o_MUX_3785_o_0_2> | high     |
    |     addrA          | connected to signal <gpmc_address>  |          |
    |     diA            | connected to signal <gpmc_d>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk_100MHz_ext> | rise     |
    |     addrB          | connected to signal <PC[7]_GND_7_o_add_75_OUT> |          |
    |     doB            | connected to signal <P>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_gpmc_address[25]_GND_7_o_Mux_15_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <gpmc_address>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_bank> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <gpmc_clk_i_b>  | rise     |
    |     weA            | connected to signal <GND_7_o_GND_7_o_MUX_3785_o_0_0> | high     |
    |     addrA          | connected to signal <gpmc_address>  |          |
    |     diA            | connected to signal <gpmc_d>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     addrB          | connected to signal <PC>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_bank4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <gpmc_clk_i_b>  | rise     |
    |     weA            | connected to signal <GND_7_o_GND_7_o_MUX_3785_o_0_4> | high     |
    |     addrA          | connected to signal <gpmc_address>  |          |
    |     diA            | connected to signal <gpmc_d>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     addrB          | connected to signal <PC[7]_GND_7_o_add_79_OUT> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_bank5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <gpmc_clk_i_b>  | rise     |
    |     weA            | connected to signal <GND_7_o_GND_7_o_MUX_3785_o_0_5> | high     |
    |     addrA          | connected to signal <gpmc_address>  |          |
    |     diA            | connected to signal <gpmc_d>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     addrB          | connected to signal <PC[7]_GND_7_o_add_91_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gpmc_test_top> synthesized (advanced).
WARNING:Xst:2677 - Node <Add_rd_reg_dl1_0> of sequential type is unconnected in block <MAC_tx_FF>.
WARNING:Xst:2677 - Node <Add_rd_reg_dl1_1> of sequential type is unconnected in block <MAC_tx_FF>.
WARNING:Xst:2677 - Node <Add_rd_reg_dl1_2> of sequential type is unconnected in block <MAC_tx_FF>.
WARNING:Xst:2677 - Node <Add_rd_reg_dl1_3> of sequential type is unconnected in block <MAC_tx_FF>.
WARNING:Xst:2677 - Node <Din_tmp_reg_32> of sequential type is unconnected in block <MAC_rx_FF>.
WARNING:Xst:2677 - Node <Din_tmp_reg_33> of sequential type is unconnected in block <MAC_rx_FF>.
WARNING:Xst:2677 - Node <Din_tmp_reg_34> of sequential type is unconnected in block <MAC_rx_FF>.
WARNING:Xst:2677 - Node <Din_tmp_reg_35> of sequential type is unconnected in block <MAC_rx_FF>.
WARNING:Xst:2677 - Node <gpmc_address_8> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_9> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_10> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_11> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_12> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_13> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_14> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_15> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_16> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_17> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_18> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_19> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_20> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <gpmc_address_21> of sequential type is unconnected in block <gpmc_test_top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x1-bit single-port distributed Read Only RAM        : 1
 16x32-bit single-port distributed Read Only RAM       : 1
 256x16-bit dual-port block RAM                        : 3
 256x16-bit dual-port distributed RAM                  : 3
# Multipliers                                          : 1
 8x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 28
 10-bit subtractor                                     : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit addsub                                          : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 6
 8-bit subtractor                                      : 2
 9-bit adder                                           : 6
# Adder Trees                                          : 1
 26-bit / 9-inputs adder tree                          : 1
# Counters                                             : 25
 10-bit down counter                                   : 1
 16-bit down counter                                   : 1
 16-bit up counter                                     : 4
 28-bit up counter                                     : 1
 32-bit up counter                                     : 4
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 2
 8-bit up counter                                      : 4
 9-bit up counter                                      : 3
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 3041
 Flip-Flops                                            : 3041
# Comparators                                          : 89
 11-bit comparator equal                               : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 14
 16-bit comparator lessequal                           : 5
 28-bit comparator greater                             : 1
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 3
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator lessequal                            : 2
 7-bit comparator equal                                : 32
 7-bit comparator greater                              : 3
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 2
 9-bit comparator equal                                : 8
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 1562
 1-bit 2-to-1 multiplexer                              : 1396
 16-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 15
 36-bit 2-to-1 multiplexer                             : 1
 36-bit 4-to-1 multiplexer                             : 1
 4-bit 15-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 45
 48-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 54
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 7
# Xors                                                 : 183
 1-bit xor2                                            : 145
 1-bit xor3                                            : 32
 1-bit xor4                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <udp_rx_rdy> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoPre> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ScanStat> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Rgad_0> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Rgad_1> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Rgad_2> (without init value) has a constant value of 1 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Rgad_3> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Rgad_4> (without init value) has a constant value of 1 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CtrlData_1> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CtrlData_2> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CtrlData_3> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CtrlData_4> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CtrlData_7> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CtrlData_8> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CtrlData_9> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Add_rd_0> (without init value) has a constant value of 0 in block <afifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_rd_1> (without init value) has a constant value of 0 in block <afifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_rd_2> (without init value) has a constant value of 0 in block <afifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_rd_3> (without init value) has a constant value of 0 in block <afifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_rd_4> (without init value) has a constant value of 0 in block <afifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_rd_5> (without init value) has a constant value of 0 in block <afifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_rd_6> (without init value) has a constant value of 0 in block <afifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Add_rd_7> (without init value) has a constant value of 0 in block <afifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CurrentState_reg_2> (without init value) has a constant value of 0 in block <RMON_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CurrentState_reg_3> (without init value) has a constant value of 0 in block <RMON_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_96> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_95> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_94> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_93> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_92> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_91> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_90> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_89> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_88> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_87> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_86> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_85> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_84> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_83> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_82> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_81> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_80> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_79> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_78> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_77> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_76> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_75> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_74> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_73> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_72> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_71> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_123> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_122> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_121> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_120> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_119> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_118> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_117> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_116> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_115> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_114> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_113> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_112> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_111> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_110> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_109> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_108> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_107> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_106> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_105> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_104> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_103> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_102> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_101> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_100> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_99> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_98> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_97> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_51> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_50> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_49> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_48> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_15> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_14> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_13> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_12> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_11> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_10> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_9> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_7> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_6> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_5> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_4> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_3> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_2> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_1> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pol_0> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_70> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_69> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_68> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_67> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_66> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_65> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_64> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_63> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_62> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_61> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_60> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_59> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_58> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_57> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_56> (without init value) has a constant value of 1 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_52> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_53> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_54> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_pkt_data_55> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_15> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_14> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_13> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_12> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_11> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_10> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_9> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_7> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_6> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_5> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_4> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_0> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_1> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_2> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_pkt_data_3> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GND_9_o_clk_100mhz_DFF_633> in Unit <UDP_1GbE> is equivalent to the following 295 FFs/Latches, which will be removed : <GND_9_o_clk_100mhz_DFF_632> <GND_9_o_clk_100mhz_DFF_636> <GND_9_o_clk_100mhz_DFF_634> <GND_9_o_clk_100mhz_DFF_635> <GND_9_o_clk_100mhz_DFF_637> <GND_9_o_clk_100mhz_DFF_638> <GND_9_o_clk_100mhz_DFF_641> <GND_9_o_clk_100mhz_DFF_639> <GND_9_o_clk_100mhz_DFF_640> <GND_9_o_clk_100mhz_DFF_644> <GND_9_o_clk_100mhz_DFF_642> <GND_9_o_clk_100mhz_DFF_643> <GND_9_o_clk_100mhz_DFF_647> <GND_9_o_clk_100mhz_DFF_645> <GND_9_o_clk_100mhz_DFF_646> <GND_9_o_clk_100mhz_DFF_648> <GND_9_o_clk_100mhz_DFF_649> <GND_9_o_clk_100mhz_DFF_652> <GND_9_o_clk_100mhz_DFF_650> <GND_9_o_clk_100mhz_DFF_651> <GND_9_o_clk_100mhz_DFF_655> <GND_9_o_clk_100mhz_DFF_653> <GND_9_o_clk_100mhz_DFF_654> <GND_9_o_clk_100mhz_DFF_658> <GND_9_o_clk_100mhz_DFF_656> <GND_9_o_clk_100mhz_DFF_657> <GND_9_o_clk_100mhz_DFF_661> <GND_9_o_clk_100mhz_DFF_659> <GND_9_o_clk_100mhz_DFF_660> <GND_9_o_clk_100mhz_DFF_664>
   <GND_9_o_clk_100mhz_DFF_662> <GND_9_o_clk_100mhz_DFF_663> <GND_9_o_clk_100mhz_DFF_667> <GND_9_o_clk_100mhz_DFF_665> <GND_9_o_clk_100mhz_DFF_666> <GND_9_o_clk_100mhz_DFF_670> <GND_9_o_clk_100mhz_DFF_668> <GND_9_o_clk_100mhz_DFF_669> <GND_9_o_clk_100mhz_DFF_671> <GND_9_o_clk_100mhz_DFF_672> <GND_9_o_clk_100mhz_DFF_675> <GND_9_o_clk_100mhz_DFF_673> <GND_9_o_clk_100mhz_DFF_674> <GND_9_o_clk_100mhz_DFF_678> <GND_9_o_clk_100mhz_DFF_676> <GND_9_o_clk_100mhz_DFF_677> <GND_9_o_clk_100mhz_DFF_681> <GND_9_o_clk_100mhz_DFF_679> <GND_9_o_clk_100mhz_DFF_680> <GND_9_o_clk_100mhz_DFF_682> <GND_9_o_clk_100mhz_DFF_683> <GND_9_o_clk_100mhz_DFF_686> <GND_9_o_clk_100mhz_DFF_684> <GND_9_o_clk_100mhz_DFF_685> <GND_9_o_clk_100mhz_DFF_689> <GND_9_o_clk_100mhz_DFF_687> <GND_9_o_clk_100mhz_DFF_688> <GND_9_o_clk_100mhz_DFF_692> <GND_9_o_clk_100mhz_DFF_690> <GND_9_o_clk_100mhz_DFF_691> <GND_9_o_clk_100mhz_DFF_693> <GND_9_o_clk_100mhz_DFF_694> <GND_9_o_clk_100mhz_DFF_697> <GND_9_o_clk_100mhz_DFF_695> <GND_9_o_clk_100mhz_DFF_696>
   <GND_9_o_clk_100mhz_DFF_700> <GND_9_o_clk_100mhz_DFF_698> <GND_9_o_clk_100mhz_DFF_699> <GND_9_o_clk_100mhz_DFF_703> <GND_9_o_clk_100mhz_DFF_701> <GND_9_o_clk_100mhz_DFF_702> <GND_9_o_clk_100mhz_DFF_706> <GND_9_o_clk_100mhz_DFF_704> <GND_9_o_clk_100mhz_DFF_705> <GND_9_o_clk_100mhz_DFF_709> <GND_9_o_clk_100mhz_DFF_707> <GND_9_o_clk_100mhz_DFF_708> <GND_9_o_clk_100mhz_DFF_712> <GND_9_o_clk_100mhz_DFF_710> <GND_9_o_clk_100mhz_DFF_711> <GND_9_o_clk_100mhz_DFF_715> <GND_9_o_clk_100mhz_DFF_713> <GND_9_o_clk_100mhz_DFF_714> <GND_9_o_clk_100mhz_DFF_716> <GND_9_o_clk_100mhz_DFF_717> <GND_9_o_clk_100mhz_DFF_720> <GND_9_o_clk_100mhz_DFF_718> <GND_9_o_clk_100mhz_DFF_719> <GND_9_o_clk_100mhz_DFF_723> <GND_9_o_clk_100mhz_DFF_721> <GND_9_o_clk_100mhz_DFF_722> <GND_9_o_clk_100mhz_DFF_726> <GND_9_o_clk_100mhz_DFF_724> <GND_9_o_clk_100mhz_DFF_725> <GND_9_o_clk_100mhz_DFF_727> <GND_9_o_clk_100mhz_DFF_728> <GND_9_o_clk_100mhz_DFF_731> <GND_9_o_clk_100mhz_DFF_729> <GND_9_o_clk_100mhz_DFF_730> <GND_9_o_clk_100mhz_DFF_734>
   <GND_9_o_clk_100mhz_DFF_732> <GND_9_o_clk_100mhz_DFF_733> <GND_9_o_clk_100mhz_DFF_737> <GND_9_o_clk_100mhz_DFF_735> <GND_9_o_clk_100mhz_DFF_736> <GND_9_o_clk_100mhz_DFF_738> <GND_9_o_clk_100mhz_DFF_739> <GND_9_o_clk_100mhz_DFF_742> <GND_9_o_clk_100mhz_DFF_740> <GND_9_o_clk_100mhz_DFF_741> <GND_9_o_clk_100mhz_DFF_745> <GND_9_o_clk_100mhz_DFF_743> <GND_9_o_clk_100mhz_DFF_744> <GND_9_o_clk_100mhz_DFF_748> <GND_9_o_clk_100mhz_DFF_746> <GND_9_o_clk_100mhz_DFF_747> <GND_9_o_clk_100mhz_DFF_751> <GND_9_o_clk_100mhz_DFF_749> <GND_9_o_clk_100mhz_DFF_750> <GND_9_o_clk_100mhz_DFF_754> <GND_9_o_clk_100mhz_DFF_752> <GND_9_o_clk_100mhz_DFF_753> <GND_9_o_clk_100mhz_DFF_757> <GND_9_o_clk_100mhz_DFF_755> <GND_9_o_clk_100mhz_DFF_756> <GND_9_o_clk_100mhz_DFF_760> <GND_9_o_clk_100mhz_DFF_758> <GND_9_o_clk_100mhz_DFF_759> <GND_9_o_clk_100mhz_DFF_761> <GND_9_o_clk_100mhz_DFF_762> <GND_9_o_clk_100mhz_DFF_765> <GND_9_o_clk_100mhz_DFF_763> <GND_9_o_clk_100mhz_DFF_764> <GND_9_o_clk_100mhz_DFF_768> <GND_9_o_clk_100mhz_DFF_766>
   <GND_9_o_clk_100mhz_DFF_767> <GND_9_o_clk_100mhz_DFF_771> <GND_9_o_clk_100mhz_DFF_769> <GND_9_o_clk_100mhz_DFF_770> <GND_9_o_clk_100mhz_DFF_772> <GND_9_o_clk_100mhz_DFF_773> <GND_9_o_clk_100mhz_DFF_776> <GND_9_o_clk_100mhz_DFF_774> <GND_9_o_clk_100mhz_DFF_775> <GND_9_o_clk_100mhz_DFF_779> <GND_9_o_clk_100mhz_DFF_777> <GND_9_o_clk_100mhz_DFF_778> <GND_9_o_clk_100mhz_DFF_782> <GND_9_o_clk_100mhz_DFF_780> <GND_9_o_clk_100mhz_DFF_781> <GND_9_o_clk_100mhz_DFF_783> <GND_9_o_clk_100mhz_DFF_784> <GND_9_o_clk_100mhz_DFF_787> <GND_9_o_clk_100mhz_DFF_785> <GND_9_o_clk_100mhz_DFF_786> <GND_9_o_clk_100mhz_DFF_790> <GND_9_o_clk_100mhz_DFF_788> <GND_9_o_clk_100mhz_DFF_789> <GND_9_o_clk_100mhz_DFF_793> <GND_9_o_clk_100mhz_DFF_791> <GND_9_o_clk_100mhz_DFF_792> <GND_9_o_clk_100mhz_DFF_796> <GND_9_o_clk_100mhz_DFF_794> <GND_9_o_clk_100mhz_DFF_795> <GND_9_o_clk_100mhz_DFF_799> <GND_9_o_clk_100mhz_DFF_797> <GND_9_o_clk_100mhz_DFF_798> <GND_9_o_clk_100mhz_DFF_802> <GND_9_o_clk_100mhz_DFF_800> <GND_9_o_clk_100mhz_DFF_801>
   <GND_9_o_clk_100mhz_DFF_805> <GND_9_o_clk_100mhz_DFF_803> <GND_9_o_clk_100mhz_DFF_804> <GND_9_o_clk_100mhz_DFF_806> <GND_9_o_clk_100mhz_DFF_807> <GND_9_o_clk_100mhz_DFF_810> <GND_9_o_clk_100mhz_DFF_808> <GND_9_o_clk_100mhz_DFF_809> <GND_9_o_clk_100mhz_DFF_813> <GND_9_o_clk_100mhz_DFF_811> <GND_9_o_clk_100mhz_DFF_812> <GND_9_o_clk_100mhz_DFF_816> <GND_9_o_clk_100mhz_DFF_814> <GND_9_o_clk_100mhz_DFF_815> <GND_9_o_clk_100mhz_DFF_817> <GND_9_o_clk_100mhz_DFF_818> <GND_9_o_clk_100mhz_DFF_821> <GND_9_o_clk_100mhz_DFF_819> <GND_9_o_clk_100mhz_DFF_820> <GND_9_o_clk_100mhz_DFF_824> <GND_9_o_clk_100mhz_DFF_822> <GND_9_o_clk_100mhz_DFF_823> <GND_9_o_clk_100mhz_DFF_827> <GND_9_o_clk_100mhz_DFF_825> <GND_9_o_clk_100mhz_DFF_826> <GND_9_o_clk_100mhz_DFF_828> <GND_9_o_clk_100mhz_DFF_829> <GND_9_o_clk_100mhz_DFF_832> <GND_9_o_clk_100mhz_DFF_830> <GND_9_o_clk_100mhz_DFF_831> <GND_9_o_clk_100mhz_DFF_835> <GND_9_o_clk_100mhz_DFF_833> <GND_9_o_clk_100mhz_DFF_834> <GND_9_o_clk_100mhz_DFF_838> <GND_9_o_clk_100mhz_DFF_836>
   <GND_9_o_clk_100mhz_DFF_837> <GND_9_o_clk_100mhz_DFF_841> <GND_9_o_clk_100mhz_DFF_839> <GND_9_o_clk_100mhz_DFF_840> <GND_9_o_clk_100mhz_DFF_844> <GND_9_o_clk_100mhz_DFF_842> <GND_9_o_clk_100mhz_DFF_843> <GND_9_o_clk_100mhz_DFF_847> <GND_9_o_clk_100mhz_DFF_845> <GND_9_o_clk_100mhz_DFF_846> <GND_9_o_clk_100mhz_DFF_850> <GND_9_o_clk_100mhz_DFF_848> <GND_9_o_clk_100mhz_DFF_849> <GND_9_o_clk_100mhz_DFF_851> <GND_9_o_clk_100mhz_DFF_852> <GND_9_o_clk_100mhz_DFF_855> <GND_9_o_clk_100mhz_DFF_853> <GND_9_o_clk_100mhz_DFF_854> <GND_9_o_clk_100mhz_DFF_858> <GND_9_o_clk_100mhz_DFF_856> <GND_9_o_clk_100mhz_DFF_857> <GND_9_o_clk_100mhz_DFF_861> <GND_9_o_clk_100mhz_DFF_859> <GND_9_o_clk_100mhz_DFF_860> <GND_9_o_clk_100mhz_DFF_862> <GND_9_o_clk_100mhz_DFF_863> <GND_9_o_clk_100mhz_DFF_866> <GND_9_o_clk_100mhz_DFF_864> <GND_9_o_clk_100mhz_DFF_865> <GND_9_o_clk_100mhz_DFF_869> <GND_9_o_clk_100mhz_DFF_867> <GND_9_o_clk_100mhz_DFF_868> <GND_9_o_clk_100mhz_DFF_872> <GND_9_o_clk_100mhz_DFF_870> <GND_9_o_clk_100mhz_DFF_871>
   <GND_9_o_clk_100mhz_DFF_873> <GND_9_o_clk_100mhz_DFF_874> <GND_9_o_clk_100mhz_DFF_877> <GND_9_o_clk_100mhz_DFF_875> <GND_9_o_clk_100mhz_DFF_876> <GND_9_o_clk_100mhz_DFF_880> <GND_9_o_clk_100mhz_DFF_878> <GND_9_o_clk_100mhz_DFF_879> <GND_9_o_clk_100mhz_DFF_883> <GND_9_o_clk_100mhz_DFF_881> <GND_9_o_clk_100mhz_DFF_882> <GND_9_o_clk_100mhz_DFF_886> <GND_9_o_clk_100mhz_DFF_884> <GND_9_o_clk_100mhz_DFF_885> <GND_9_o_clk_100mhz_DFF_889> <GND_9_o_clk_100mhz_DFF_887> <GND_9_o_clk_100mhz_DFF_888> <GND_9_o_clk_100mhz_DFF_892> <GND_9_o_clk_100mhz_DFF_890> <GND_9_o_clk_100mhz_DFF_891> <GND_9_o_clk_100mhz_DFF_895> <GND_9_o_clk_100mhz_DFF_893> <GND_9_o_clk_100mhz_DFF_894> <GND_9_o_clk_100mhz_DFF_896> <GND_9_o_clk_100mhz_DFF_897> <GND_9_o_clk_100mhz_DFF_900> <GND_9_o_clk_100mhz_DFF_898> <GND_9_o_clk_100mhz_DFF_899> <GND_9_o_clk_100mhz_DFF_903> <GND_9_o_clk_100mhz_DFF_901> <GND_9_o_clk_100mhz_DFF_902> <GND_9_o_clk_100mhz_DFF_906> <GND_9_o_clk_100mhz_DFF_904> <GND_9_o_clk_100mhz_DFF_905> <GND_9_o_clk_100mhz_DFF_907>
   <GND_9_o_clk_100mhz_DFF_908> <GND_9_o_clk_100mhz_DFF_911> <GND_9_o_clk_100mhz_DFF_909> <GND_9_o_clk_100mhz_DFF_910> <GND_9_o_clk_100mhz_DFF_914> <GND_9_o_clk_100mhz_DFF_912> <GND_9_o_clk_100mhz_DFF_913> <GND_9_o_clk_100mhz_DFF_917> <GND_9_o_clk_100mhz_DFF_915> <GND_9_o_clk_100mhz_DFF_916> <GND_9_o_clk_100mhz_DFF_918> <GND_9_o_clk_100mhz_DFF_919> <GND_9_o_clk_100mhz_DFF_922> <GND_9_o_clk_100mhz_DFF_920> <GND_9_o_clk_100mhz_DFF_921> <GND_9_o_clk_100mhz_DFF_925> <GND_9_o_clk_100mhz_DFF_923> <GND_9_o_clk_100mhz_DFF_924> <GND_9_o_clk_100mhz_DFF_926> <GND_9_o_clk_100mhz_DFF_927>
INFO:Xst:2261 - The FF/Latch <Add_rd_pl1_8> in Unit <MAC_rx_FF> is equivalent to the following FF/Latch, which will be removed : <Add_rd_gray_8> 
INFO:Xst:2261 - The FF/Latch <pol_8> in Unit <gpmc_test_top> is equivalent to the following FF/Latch, which will be removed : <x_band_amp_on> 
WARNING:Xst:1710 - FF/Latch <ScanStat_q1> (without init value) has a constant value of 0 in block <eth_miim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ScanStat_q2> (without init value) has a constant value of 0 in block <eth_miim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SyncStatMdcEn> (without init value) has a constant value of 0 in block <eth_miim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LinkFail> (without init value) has a constant value of 0 in block <eth_shiftreg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U_0_034/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_034/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_033/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_029/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_028/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_027/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_025/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_024/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_023/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_022/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_021/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_018/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_017/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_016/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_015/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_015/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_015/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_015/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_015/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_015/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_015/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_015/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_014/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_013/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_012/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_011/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_010/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_009/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_008/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_008/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_008/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_008/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_008/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_008/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_008/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_008/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_007/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_006/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_005/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_004/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_1> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_2> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_3> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_4> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_002/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_001/RegOut_15> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_5> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_7> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_8> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_6> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_9> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_10> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_11> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_12> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_13> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_14> of sequential type is unconnected in block <Reg_int>.
WARNING:Xst:2677 - Node <U_0_000/RegOut_15> of sequential type is unconnected in block <Reg_int>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UDP_1GbE_inst/FSM_1> on signal <state_ethernet[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 arp         | unreached
 arp_wait    | unreached
 idle        | 01
 wait_state  | 11
 wait_state1 | unreached
 send_udp    | unreached
 wait_state2 | 00
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UDP_1GbE_inst/FSM_0> on signal <config_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00011 | 011
 00100 | 100
 00101 | 101
 00110 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/FSM_3> on signal <Current_state_MAC[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 1001  | 1001
 0001  | 0001
 0100  | 0100
 1000  | 1000
 0010  | 0010
 0011  | 0011
 0000  | 0000
 1010  | 1010
 1100  | 1100
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/FSM_2> on signal <Current_state_SYS[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0010  | 001
 0011  | 011
 0101  | 010
 0111  | 110
 1000  | 111
 0100  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/FSM_4> on signal <CurrentState[1:3]> with gray encoding.
Optimizing FSM <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Rx_RMON_addr_gen/FSM_4> on signal <CurrentState[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0011  | 010
 0100  | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/FSM_5> on signal <CurrentState[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0000  | 10
-------------------
WARNING:Xst:2677 - Node <arp_valid_response_recieved> of sequential type is unconnected in block <UDP_1GbE>.
WARNING:Xst:2677 - Node <Mram_reg_bank41> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank42> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank43> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank44> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank47> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank45> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank46> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank48> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank49> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank410> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank411> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank412> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank413> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank414> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank415> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank416> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank423> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank424> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank425> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank426> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank427> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank428> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank429> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank430> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank431> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <Mram_reg_bank432> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:1710 - FF/Latch <Tx_mac_BE_0> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Tx_mac_BE_1> (without init value) has a constant value of 0 in block <UDP_1GbE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Din_34> (without init value) has a constant value of 0 in block <MAC_rx_FF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U_0_015/RegOut_7> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_015/RegOut_6> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_014/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_013/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_012/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_011/RegOut_0> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_010/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_009/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_009/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_009/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_008/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_008/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_008/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_008/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_008/RegOut_4> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_008/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_008/RegOut_7> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_008/RegOut_6> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_007/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_6> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_9> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_10> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_11> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_12> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_13> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_14> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_15> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_018/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_017/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_016/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_016/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_016/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_015/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_015/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_015/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_015/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_015/RegOut_4> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_015/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_6> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_9> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_10> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_11> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_12> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_13> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_14> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_15> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_002/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_001/RegOut_0> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_001/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_001/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_001/RegOut_3> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_001/RegOut_4> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_000/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_000/RegOut_1> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_000/RegOut_2> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_000/RegOut_3> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_000/RegOut_4> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_006/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_006/RegOut_1> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_006/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_006/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_005/RegOut_0> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_004/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_004/RegOut_1> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_004/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_004/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_004/RegOut_4> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_004/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_4> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_7> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_003/RegOut_8> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_4> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_7> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_8> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_6> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_9> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_10> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_11> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_12> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_13> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_14> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_15> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_025/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_025/RegOut_1> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_025/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_025/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_034/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_034/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_034/RegOut_2> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_033/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_029/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_028/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_028/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_028/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_028/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_028/RegOut_4> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_028/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_027/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_027/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_027/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_027/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_027/RegOut_4> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_027/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_027/RegOut_6> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_026/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_7> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_8> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_6> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_9> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_10> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_11> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_12> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_13> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_14> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_15> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_4> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_7> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_019/RegOut_8> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_025/RegOut_4> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_025/RegOut_5> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_024/RegOut_0> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_023/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_023/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_023/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_023/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_023/RegOut_4> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_022/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_022/RegOut_1> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_022/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_022/RegOut_3> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_022/RegOut_4> (without init value) has a constant value of 1 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_021/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_1> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_2> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_3> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U_0_020/RegOut_4> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CD_out_0> (without init value) has a constant value of 0 in block <Reg_int>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <checksum_0> (without init value) has a constant value of 0 in block <calc_ipv4_checksum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_3> (without init value) has a constant value of 0 in block <calc_ipv4_checksum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_6> (without init value) has a constant value of 0 in block <calc_ipv4_checksum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_7> (without init value) has a constant value of 0 in block <calc_ipv4_checksum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_10> (without init value) has a constant value of 0 in block <calc_ipv4_checksum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_11> (without init value) has a constant value of 0 in block <calc_ipv4_checksum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_12> (without init value) has a constant value of 0 in block <calc_ipv4_checksum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PC_0> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U_RMON/U_Rx_RMON_dpram/U_duram/U_RAMB16_S36_S36 in unit MAC_top of type RAMB16_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U_duram/U_RAMB16_S36_S36 in unit MAC_tx_FF of type RAMB16_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U_duram/U_RAMB16_S36_S36 in unit MAC_rx_FF of type RAMB16_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U_duram/U_RAMB16_S36_S36 in unit afifo of type RAMB16_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance clk_manager_inst/dcm_inst/pll_base_inst in unit clk_manager_inst/dcm_inst/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <CtrlData_0> in Unit <UDP_1GbE> is equivalent to the following 4 FFs/Latches, which will be removed : <CtrlData_5> <CtrlData_6> <CtrlData_10> <CtrlData_11> 
INFO:Xst:2261 - The FF/Latch <CD_out_1> in Unit <Reg_int> is equivalent to the following 3 FFs/Latches, which will be removed : <CD_out_2> <CD_out_3> <CD_out_4> 
INFO:Xst:2261 - The FF/Latch <checksum_4> in Unit <calc_ipv4_checksum> is equivalent to the following 7 FFs/Latches, which will be removed : <checksum_5> <checksum_8> <checksum_9> <checksum_13> <checksum_14> <checksum_15> <ready> 
WARNING:Xst:2677 - Node <UDP_1GbE_inst/GND_9_o_clk_100mhz_DFF_633> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/mac_init_ok> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_295> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_294> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_293> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_292> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_291> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_290> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_289> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_288> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_287> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_286> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_285> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_284> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_283> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_282> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_281> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_280> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_279> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_278> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_277> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_276> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_275> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_274> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_273> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_272> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_271> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_270> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_269> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_268> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_267> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_266> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_265> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_264> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_263> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_262> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_261> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_260> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_259> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_258> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_257> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_256> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_255> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_254> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_253> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_252> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_251> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_250> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_249> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_248> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_247> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_246> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_245> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_244> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_243> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_242> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_241> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_240> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_239> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_238> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_237> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_236> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_235> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_234> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_233> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_232> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_231> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_230> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_229> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_228> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_227> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_226> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_225> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_224> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_223> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_222> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_221> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_220> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_219> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_218> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_217> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_216> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_215> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_214> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_213> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_212> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_211> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_210> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_209> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_208> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_207> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_206> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_205> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_204> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_203> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_202> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_201> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_200> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_199> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_198> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_197> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_196> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_195> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_194> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_193> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_192> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_191> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_190> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_189> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_188> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_187> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_186> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_185> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_184> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_183> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_182> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_181> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_180> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_179> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_178> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_177> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_176> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_175> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_174> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_173> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_172> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_171> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_170> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_169> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_168> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_167> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_166> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_165> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_164> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_163> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_162> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_161> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_160> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_159> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_158> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_157> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_156> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_155> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_154> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_153> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_152> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_151> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_150> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_149> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_148> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_147> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_146> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_145> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_144> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_143> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_142> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_141> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_140> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_139> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_138> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_137> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_136> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_135> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_134> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_133> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_132> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_131> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_130> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_129> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_128> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_127> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_126> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_125> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_124> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_123> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_122> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_121> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_120> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_119> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_118> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_117> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_116> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_115> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_114> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_113> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_112> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_111> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_110> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_109> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_108> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_107> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_106> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_105> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_104> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_103> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_102> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_101> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_100> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_99> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_98> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_97> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_96> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_95> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_94> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_93> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_92> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_91> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_90> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_89> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_88> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_87> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_86> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_85> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_84> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_83> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_82> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_81> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_80> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_79> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_78> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_77> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_76> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_75> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_74> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_73> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_72> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_71> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_70> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_69> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_68> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_67> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_66> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_65> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_64> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_63> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_62> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_61> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_60> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_59> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_58> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_57> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_56> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_55> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_54> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_53> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_52> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_51> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_50> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_49> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_48> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_47> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_46> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_45> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_44> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_43> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_42> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_41> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_40> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_39> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_38> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_37> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_36> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_35> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_34> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_33> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_32> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_31> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_30> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_29> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_28> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_27> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_26> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_25> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_24> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_23> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_22> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_21> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_20> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_19> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_18> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_17> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_16> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_15> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_14> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_13> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_12> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_11> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_10> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_9> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_8> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_7> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_6> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_5> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_4> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_3> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_2> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/udp_rx_pkt_data_0> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2042 - Unit gpmc_test_top: 3 internal tristates are replaced by logic (pull-up yes): UDP_1GbE_inst/Mdi, UDP_1GbE_inst/Tx_mac_BE<0>, UDP_1GbE_inst/Tx_mac_BE<1>.

Optimizing unit <gpmc_test_top> ...

Optimizing unit <MAC_top> ...

Optimizing unit <MAC_tx_FF> ...

Optimizing unit <MAC_tx_ctrl> ...

Optimizing unit <flow_ctrl> ...

Optimizing unit <CRC_gen> ...

Optimizing unit <Ramdon_gen> ...

Optimizing unit <Phy_int> ...

Optimizing unit <eth_miim> ...

Optimizing unit <eth_shiftreg> ...

Optimizing unit <eth_clockgen> ...
WARNING:Xst:1710 - FF/Latch <Counter_6> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Counter_7> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Counter_4> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Counter_5> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <eth_outputcontrol> ...

Optimizing unit <MAC_rx_FF> ...
INFO:Xst:2261 - The FF/Latch <Packet_number_add_tmp> in Unit <MAC_rx_FF> is equivalent to the following FF/Latch, which will be removed : <Din_35> 

Optimizing unit <CRC_chk> ...

Optimizing unit <afifo> ...

Optimizing unit <RMON_addr_gen> ...

Optimizing unit <RMON_CTRL> ...

Optimizing unit <calc_ipv4_checksum> ...
WARNING:Xst:2716 - In unit gpmc_test_top, both signals UDP_1GbE_inst/ethernet_speed<1> and UDP_1GbE_inst/ethernet_speed<0> have a KEEP attribute, signal UDP_1GbE_inst/ethernet_speed<0> will be lost.
WARNING:Xst:2716 - In unit gpmc_test_top, both signals UDP_1GbE_inst/calc_checksum<15> and UDP_1GbE_inst/calc_checksum<14> have a KEEP attribute, signal UDP_1GbE_inst/calc_checksum<14> will be lost.
WARNING:Xst:2716 - In unit gpmc_test_top, both signals UDP_1GbE_inst/calc_checksum<12> and UDP_1GbE_inst/calc_checksum<11> have a KEEP attribute, signal UDP_1GbE_inst/calc_checksum<11> will be lost.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_Reg_int/CD_out_1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Fifo_da> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/MAC_tx_addr_rd> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/LatchByte_1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/LatchByte_0> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/WCtrlDataStart_q> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/LatchByte1_d> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/LatchByte0_d> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/UpdateMIIRX_DATAReg> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_15> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_14> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_13> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_12> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_11> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_10> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_9> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_8> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_7> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_6> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_5> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_4> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_3> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_2> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/shftrg/Prsd_0> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/empty> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_ungray_7> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_ungray_6> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_ungray_5> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_ungray_4> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_ungray_3> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_ungray_2> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_ungray_1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_ungray_0> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_dl1_7> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_dl1_6> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_dl1_5> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_dl1_4> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_dl1_3> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_dl1_2> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_dl1_1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_dl1_0> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_7> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_6> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_5> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_4> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_3> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_2> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/Add_wr_gray_0> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_rx_pkg_lgth_fifo/almost_full> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Reg_drop_apply> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Rx_RMON_addr_gen/Reg_drop_apply> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_31> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_30> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_29> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_28> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_27> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_26> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_25> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_24> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_23> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_22> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_21> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_20> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_19> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_18> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_17> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_16> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_15> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_14> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_13> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_12> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_11> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_10> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_9> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_8> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_7> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_6> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_5> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_4> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_3> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_2> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_dout_0> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Crs_dl1> is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_dl1_8> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_dl1_7> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_dl1_6> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_dl1_5> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_dl1_4> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_rdy_dl2> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_rdy_dl1> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_rdy_tmp> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Add_rd_reg_rdy> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:2677 - Node <UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Tx_odd_data_ptr> of sequential type is unconnected in block <gpmc_test_top>.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_13> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_12> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_11> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_10> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_9> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_8> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_7> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_6> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_5> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_4> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_3> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_2> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_1> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_0> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/RetryCnt_3> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/RetryCnt_2> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/Nvalid> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/StepCounter_4> (without init value) has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_31> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_30> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_29> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_28> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_27> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_26> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_25> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_24> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_23> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_22> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_21> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_20> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_19> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_18> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_17> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_16> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_15> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UDP_1GbE_inst/counter_ethernet_delay_14> has a constant value of 0 in block <gpmc_test_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_frame_send_en_dl1> in Unit <gpmc_test_top> is equivalent to the following 18 FFs/Latches, which will be removed : <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_15> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_14> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_13> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_12> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_11> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_10> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_9> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_8> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_7> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_6>
   <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_5> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_4> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_3> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_2> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_1> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/pause_quanta_set_dl1_0> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_flow_ctrl/xoff_cpu_dl1> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_flow_ctrl/xon_cpu_dl1> 
INFO:Xst:2261 - The FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_flow_ctrl/xoff_gen> in Unit <gpmc_test_top> is equivalent to the following FF/Latch, which will be removed : <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_flow_ctrl/xon_gen> 
INFO:Xst:2261 - The FF/Latch <UDP_1GbE_inst/Tx_mac_eop> in Unit <gpmc_test_top> is equivalent to the following FF/Latch, which will be removed : <UDP_1GbE_inst/config_checked_clk_100mhz_DFF_933> 
INFO:Xst:2261 - The FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Lwmark_pl_1> in Unit <gpmc_test_top> is equivalent to the following 6 FFs/Latches, which will be removed : <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Hwmark_pl_2> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Hwmark_pl_0> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Lwmark_pl_3> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Lwmark_pl_2> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Lwmark_pl_0> <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CPU_rd_apply_dl1> 
INFO:Xst:2261 - The FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Lwmark_pl_4> in Unit <gpmc_test_top> is equivalent to the following 3 FFs/Latches, which will be removed : <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Hwmark_pl_4> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Hwmark_pl_3> <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_Hwmark_pl_1> 
INFO:Xst:2261 - The FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/xon_gen_complete> in Unit <gpmc_test_top> is equivalent to the following FF/Latch, which will be removed : <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/xoff_gen_complete> 
INFO:Xst:2261 - The FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_flow_ctrl/xon_cpu_dl2> in Unit <gpmc_test_top> is equivalent to the following FF/Latch, which will be removed : <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_flow_ctrl/xoff_cpu_dl2> 
INFO:Xst:3203 - The FF/Latch <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CurrentState_reg_0> in Unit <gpmc_test_top> is the opposite to the following FF/Latch, which will be removed : <UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_RMON_CTRL/CurrentState_reg_1> 

Mapping all equations...
Building and optimizing final netlist ...
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn to handle IOB=TRUE attribute
Changing polarity of register UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn to handle IOB=TRUE attribute
Found area constraint ratio of 100 (+ 5) on block gpmc_test_top, actual ratio is 4.
Forward register balancing over carry chain UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Msub_Rx_pkt_length_rmon_cy<0>
INFO:Xst:2261 - The FF/Latch <pol_8> in Unit <gpmc_test_top> is equivalent to the following FF/Latch, which will be removed : <l_band_amp_on_BRB0> 
INFO:Xst:2261 - The FF/Latch <UDP_1GbE_inst/Rx_mac_rd_sig> in Unit <gpmc_test_top> is equivalent to the following FF/Latch, which will be removed : <UDP_1GbE_inst/dst_mac_addr_r_2_BRB4> 

Pipelining and Register Balancing Report ...

Processing Unit <gpmc_test_top> :
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/IFG_counter_2 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/IFG_counter_3 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/IFG_counter_0 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/IFG_counter_5 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/IFG_counter_1 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/IFG_counter_4 has(ve) been forward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/GND_21_o_GND_21_o_equal_22_o71_FRB.
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_0 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_0_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_1 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_1_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_10 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_10_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_11 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_11_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_12 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_12_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_13 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_13_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_14 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_14_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_15 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_15_BRB0 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_15_BRB1.
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_16 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_16_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_17 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_17_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_18 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_18_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_19 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_19_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_2 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_2_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_20 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_20_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_21 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_21_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_22 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_22_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_23 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_23_BRB0 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_23_BRB1.
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_3 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_3_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_4 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_4_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_5 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_5_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_6 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_6_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_7 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_7_BRB0 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_7_BRB1.
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_8 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_8_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_9 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Din_tmp_reg_9_BRB0 .
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_BRB0 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_BRB1 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_BRB2 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_BRB3 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_BRB4 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_BRB5.
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1 has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB0 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB1 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB2 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB3 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB4 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB5.
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/MAC_header_slot_tmp has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/MAC_header_slot_tmp_BRB0 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/MAC_header_slot_tmp_BRB1 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/MAC_header_slot_tmp_BRB2 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/MAC_header_slot_tmp_BRB3 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/MAC_header_slot_tmp_BRB4 UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/MAC_header_slot_tmp_BRB5.
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/EndBusy_d has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/EndBusy_d_BRB0 UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/EndBusy_d_BRB1.
	Register(s) UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn_2d has(ve) been backward balanced into : UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn_2d_BRB0 UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn_2d_BRB1 UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn_2d_BRB2 UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn_2d_BRB3 UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn_2d_BRB4 UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn_2d_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_0 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_0_BRB0 UDP_1GbE_inst/Tx_mac_data_0_BRB1 UDP_1GbE_inst/Tx_mac_data_0_BRB2 UDP_1GbE_inst/Tx_mac_data_0_BRB3 UDP_1GbE_inst/Tx_mac_data_0_BRB4 .
	Register(s) UDP_1GbE_inst/Tx_mac_data_1 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_1_BRB0 UDP_1GbE_inst/Tx_mac_data_1_BRB3 UDP_1GbE_inst/Tx_mac_data_1_BRB4 .
	Register(s) UDP_1GbE_inst/Tx_mac_data_10 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_10_BRB0 UDP_1GbE_inst/Tx_mac_data_10_BRB1 UDP_1GbE_inst/Tx_mac_data_10_BRB2.
	Register(s) UDP_1GbE_inst/Tx_mac_data_11 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_11_BRB0 UDP_1GbE_inst/Tx_mac_data_11_BRB2 UDP_1GbE_inst/Tx_mac_data_11_BRB4 UDP_1GbE_inst/Tx_mac_data_11_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_12 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_12_BRB0 UDP_1GbE_inst/Tx_mac_data_12_BRB2 UDP_1GbE_inst/Tx_mac_data_12_BRB3 UDP_1GbE_inst/Tx_mac_data_12_BRB4.
	Register(s) UDP_1GbE_inst/Tx_mac_data_13 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_13_BRB0 UDP_1GbE_inst/Tx_mac_data_13_BRB2 UDP_1GbE_inst/Tx_mac_data_13_BRB3 .
	Register(s) UDP_1GbE_inst/Tx_mac_data_14 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_14_BRB1 UDP_1GbE_inst/Tx_mac_data_14_BRB2 UDP_1GbE_inst/Tx_mac_data_14_BRB3 UDP_1GbE_inst/Tx_mac_data_14_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_15 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_15_BRB0 UDP_1GbE_inst/Tx_mac_data_15_BRB2 UDP_1GbE_inst/Tx_mac_data_15_BRB3 UDP_1GbE_inst/Tx_mac_data_15_BRB4 UDP_1GbE_inst/Tx_mac_data_15_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_16 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_16_BRB0 UDP_1GbE_inst/Tx_mac_data_16_BRB3 UDP_1GbE_inst/Tx_mac_data_16_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_17 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_17_BRB0 UDP_1GbE_inst/Tx_mac_data_17_BRB1 UDP_1GbE_inst/Tx_mac_data_17_BRB4 UDP_1GbE_inst/Tx_mac_data_17_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_18 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_18_BRB2 UDP_1GbE_inst/Tx_mac_data_18_BRB3 UDP_1GbE_inst/Tx_mac_data_18_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_19 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_19_BRB0 UDP_1GbE_inst/Tx_mac_data_19_BRB1 UDP_1GbE_inst/Tx_mac_data_19_BRB3 UDP_1GbE_inst/Tx_mac_data_19_BRB4.
	Register(s) UDP_1GbE_inst/Tx_mac_data_2 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_2_BRB0 UDP_1GbE_inst/Tx_mac_data_2_BRB1 UDP_1GbE_inst/Tx_mac_data_2_BRB2 UDP_1GbE_inst/Tx_mac_data_2_BRB3.
	Register(s) UDP_1GbE_inst/Tx_mac_data_20 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_20_BRB0 UDP_1GbE_inst/Tx_mac_data_20_BRB3 UDP_1GbE_inst/Tx_mac_data_20_BRB4.
	Register(s) UDP_1GbE_inst/Tx_mac_data_21 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_21_BRB2 UDP_1GbE_inst/Tx_mac_data_21_BRB3 UDP_1GbE_inst/Tx_mac_data_21_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_22 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_22_BRB1 UDP_1GbE_inst/Tx_mac_data_22_BRB2 UDP_1GbE_inst/Tx_mac_data_22_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_23 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_23_BRB0 UDP_1GbE_inst/Tx_mac_data_23_BRB2 UDP_1GbE_inst/Tx_mac_data_23_BRB4.
	Register(s) UDP_1GbE_inst/Tx_mac_data_24 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_24_BRB0 UDP_1GbE_inst/Tx_mac_data_24_BRB1 UDP_1GbE_inst/Tx_mac_data_24_BRB2 UDP_1GbE_inst/Tx_mac_data_24_BRB3.
	Register(s) UDP_1GbE_inst/Tx_mac_data_25 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_25_BRB0 UDP_1GbE_inst/Tx_mac_data_25_BRB1 UDP_1GbE_inst/Tx_mac_data_25_BRB2 UDP_1GbE_inst/Tx_mac_data_25_BRB4.
	Register(s) UDP_1GbE_inst/Tx_mac_data_26 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_26_BRB0 UDP_1GbE_inst/Tx_mac_data_26_BRB2 UDP_1GbE_inst/Tx_mac_data_26_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_27 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_27_BRB0 UDP_1GbE_inst/Tx_mac_data_27_BRB3 UDP_1GbE_inst/Tx_mac_data_27_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_28 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_28_BRB1 UDP_1GbE_inst/Tx_mac_data_28_BRB2 UDP_1GbE_inst/Tx_mac_data_28_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_29 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_29_BRB0 UDP_1GbE_inst/Tx_mac_data_29_BRB3 UDP_1GbE_inst/Tx_mac_data_29_BRB4.
	Register(s) UDP_1GbE_inst/Tx_mac_data_3 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_3_BRB0 UDP_1GbE_inst/Tx_mac_data_3_BRB3 UDP_1GbE_inst/Tx_mac_data_3_BRB4 .
	Register(s) UDP_1GbE_inst/Tx_mac_data_30 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_30_BRB0 UDP_1GbE_inst/Tx_mac_data_30_BRB2 UDP_1GbE_inst/Tx_mac_data_30_BRB5.
	Register(s) UDP_1GbE_inst/Tx_mac_data_31 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_31_BRB0 UDP_1GbE_inst/Tx_mac_data_31_BRB2 UDP_1GbE_inst/Tx_mac_data_31_BRB3 UDP_1GbE_inst/Tx_mac_data_31_BRB4.
	Register(s) UDP_1GbE_inst/Tx_mac_data_4 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_4_BRB2 UDP_1GbE_inst/Tx_mac_data_4_BRB3 .
	Register(s) UDP_1GbE_inst/Tx_mac_data_5 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_5_BRB0 UDP_1GbE_inst/Tx_mac_data_5_BRB2 UDP_1GbE_inst/Tx_mac_data_5_BRB4 .
	Register(s) UDP_1GbE_inst/Tx_mac_data_6 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_6_BRB0 UDP_1GbE_inst/Tx_mac_data_6_BRB2 UDP_1GbE_inst/Tx_mac_data_6_BRB4.
	Register(s) UDP_1GbE_inst/Tx_mac_data_7 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_7_BRB0 UDP_1GbE_inst/Tx_mac_data_7_BRB2 UDP_1GbE_inst/Tx_mac_data_7_BRB4 .
	Register(s) UDP_1GbE_inst/Tx_mac_data_8 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_8_BRB0 UDP_1GbE_inst/Tx_mac_data_8_BRB3 .
	Register(s) UDP_1GbE_inst/Tx_mac_data_9 has(ve) been backward balanced into : UDP_1GbE_inst/Tx_mac_data_9_BRB0 UDP_1GbE_inst/Tx_mac_data_9_BRB3 UDP_1GbE_inst/Tx_mac_data_9_BRB4 .
	Register(s) UDP_1GbE_inst/dst_mac_addr_r_15 has(ve) been backward balanced into : UDP_1GbE_inst/dst_mac_addr_r_15_BRB0 .
	Register(s) UDP_1GbE_inst/dst_mac_addr_r_16 has(ve) been backward balanced into : UDP_1GbE_inst/dst_mac_addr_r_16_BRB0 .
	Register(s) UDP_1GbE_inst/dst_mac_addr_r_2 has(ve) been backward balanced into : UDP_1GbE_inst/dst_mac_addr_r_2_BRB0 UDP_1GbE_inst/dst_mac_addr_r_2_BRB1 UDP_1GbE_inst/dst_mac_addr_r_2_BRB2 UDP_1GbE_inst/dst_mac_addr_r_2_BRB3 UDP_1GbE_inst/dst_mac_addr_r_2_BRB5.
	Register(s) UDP_1GbE_inst/dst_mac_addr_r_21 has(ve) been backward balanced into : UDP_1GbE_inst/dst_mac_addr_r_21_BRB0 .
	Register(s) UDP_1GbE_inst/dst_mac_addr_r_23 has(ve) been backward balanced into : UDP_1GbE_inst/dst_mac_addr_r_23_BRB0 .
	Register(s) UDP_1GbE_inst/dst_mac_addr_r_29 has(ve) been backward balanced into : UDP_1GbE_inst/dst_mac_addr_r_29_BRB0 .
	Register(s) UDP_1GbE_inst/dst_mac_addr_r_31 has(ve) been backward balanced into : UDP_1GbE_inst/dst_mac_addr_r_31_BRB0 UDP_1GbE_inst/dst_mac_addr_r_31_BRB1.
	Register(s) UDP_1GbE_inst/dst_mac_addr_r_7 has(ve) been backward balanced into : UDP_1GbE_inst/dst_mac_addr_r_7_BRB0 .
Unit <gpmc_test_top> processed.
Replicating register Psig to handle IOB=TRUE attribute
Replicating register Dsig to handle IOB=TRUE attribute
Replicating register MBsig to handle IOB=TRUE attribute
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_7 to handle IOB=TRUE attribute
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_6 to handle IOB=TRUE attribute
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_5 to handle IOB=TRUE attribute
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_4 to handle IOB=TRUE attribute
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_3 to handle IOB=TRUE attribute
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_2 to handle IOB=TRUE attribute
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_1 to handle IOB=TRUE attribute
Replicating register UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_0 to handle IOB=TRUE attribute

FlipFlop UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/MdoEn has been replicated 1 time(s)
FlipFlop UDP_1GbE_inst/counter_ethernet_rec_0 has been replicated 1 time(s)
FlipFlop UDP_1GbE_inst/counter_ethernet_rec_1 has been replicated 1 time(s)
FlipFlop UDP_1GbE_inst/counter_ethernet_rec_2 has been replicated 1 time(s)
FlipFlop UDP_1GbE_inst/counter_ethernet_rec_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <gpmc_test_top> :
	Found 6-bit shift register for signal <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_Ramdon_gen/Random_sequence_9>.
	Found 2-bit shift register for signal <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB1>.
	Found 2-bit shift register for signal <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB2>.
	Found 2-bit shift register for signal <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB3>.
	Found 2-bit shift register for signal <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB4>.
	Found 2-bit shift register for signal <UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_sop_tmp_dl1_BRB5>.
Unit <gpmc_test_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2090
 Flip-Flops                                            : 2090
# Shift Registers                                      : 6
 2-bit shift register                                  : 5
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : gpmc_test_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3820
#      GND                         : 5
#      INV                         : 70
#      LUT1                        : 263
#      LUT2                        : 282
#      LUT3                        : 304
#      LUT4                        : 399
#      LUT5                        : 304
#      LUT6                        : 1098
#      MUXCY                       : 415
#      MUXCY_L                     : 144
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 37
#      MUXF8                       : 4
#      VCC                         : 5
#      XORCY                       : 487
# FlipFlops/Latches                : 3303
#      FD                          : 819
#      FD_1                        : 297
#      FDC                         : 626
#      FDCE                        : 408
#      FDE                         : 571
#      FDP                         : 53
#      FDPE                        : 81
#      FDR                         : 106
#      FDRE                        : 318
#      FDS                         : 20
#      LDC                         : 2
#      ODDR2                       : 2
# RAMS                             : 157
#      RAM128X1D                   : 70
#      RAMB16BWER                  : 83
#      RAMB8BWER                   : 4
# Shift Registers                  : 446
#      SRL16                       : 364
#      SRL16E                      : 2
#      SRLC16E                     : 22
#      SRLC32E                     : 58
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGMUX                     : 2
# IO Buffers                       : 117
#      IBUF                        : 27
#      IBUFG                       : 3
#      IBUFGDS                     : 1
#      IOBUF                       : 17
#      OBUF                        : 69
# Others                           : 2
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3223  out of  184304     1%  
 Number of Slice LUTs:                 3446  out of  92152     3%  
    Number used as Logic:              2720  out of  92152     2%  
    Number used as Memory:              726  out of  21680     3%  
       Number used as RAM:              280
       Number used as SRL:              446

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4656
   Number with an unused Flip Flop:    1433  out of   4656    30%  
   Number with an unused LUT:          1210  out of   4656    25%  
   Number of fully used LUT-FF pairs:  2013  out of   4656    43%  
   Number of unique control sets:       187

IO Utilization: 
 Number of IOs:                         128
 Number of bonded IOBs:                 118  out of    396    29%  
    IOB Flip Flops/Latches:              80

Specific Feature Utilization:
 Number of Block RAM/FIFO:               85  out of    268    31%  
    Number using Block RAM only:         85
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
Clock Signal                                                                                                | Clock buffer(FF name)                                               | Load  |
------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
gpmc_clk_i                                                                                                  | IBUFG                                                               | 197   |
sys_clk_ext                                                                                                 | IBUFG                                                               | 171   |
sys_clk_P                                                                                                   | IBUFGDS                                                             | 67    |
UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/clkgen/Mdc                                                        | NONE(UDP_1GbE_inst/MDC_ODDR2_inst)                                  | 2     |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0                                                             | BUFG                                                                | 355   |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1                                                             | BUFG                                                                | 2180  |
GIGE_RX_CLK                                                                                                 | IBUFG+BUFGMUX                                                       | 338   |
GIGE_TX_CLK                                                                                                 | IBUF                                                                | 1     |
UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT                                                  | BUFGMUX                                                             | 328   |
UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                              | BUFG                                                                | 352   |
UDP_1GbE_inst/icon_inst/CONTROL1<13>(UDP_1GbE_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
UDP_1GbE_inst/icon_inst/CONTROL0<13>(UDP_1GbE_inst/icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT                                                                      | NONE(UDP_1GbE_inst/icon_inst/U0/U_ICON/U_iDATA_CMD)                 | 1     |
------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.649ns (Maximum Frequency: 93.906MHz)
   Minimum input arrival time before clock: 8.650ns
   Maximum output required time after clock: 5.618ns
   Maximum combinational path delay: 5.474ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gpmc_clk_i'
  Clock period: 5.193ns (frequency: 192.579MHz)
  Total number of paths / destination ports: 1528 / 702
-------------------------------------------------------------------------
Delay:               5.193ns (Levels of Logic = 3)
  Source:            gpmc_address_0 (FF)
  Destination:       gpmc_data_o_0 (FF)
  Source Clock:      gpmc_clk_i rising
  Destination Clock: gpmc_clk_i rising

  Data Path: gpmc_address_0 to gpmc_data_o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             93   0.525   2.383  gpmc_address_0 (gpmc_address_0)
     LUT3:I0->O            1   0.235   0.790  Mmux_gpmc_address[25]_GND_7_o_wide_mux_4_OUT32 (Mmux_gpmc_address[25]_GND_7_o_wide_mux_4_OUT3)
     LUT6:I4->O            1   0.250   0.682  Mmux_gpmc_address[25]_GND_7_o_wide_mux_4_OUT34 (Mmux_gpmc_address[25]_GND_7_o_wide_mux_4_OUT31)
     LUT6:I5->O            1   0.254   0.000  Mmux_gpmc_address[25]_GND_7_o_wide_mux_4_OUT36 (gpmc_address[25]_GND_7_o_wide_mux_4_OUT<0>)
     FDE:D                     0.074          gpmc_data_o_0
    ----------------------------------------
    Total                      5.193ns (1.338ns logic, 3.855ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_ext'
  Clock period: 7.745ns (frequency: 129.115MHz)
  Total number of paths / destination ports: 7429 / 408
-------------------------------------------------------------------------
Delay:               7.745ns (Levels of Logic = 4)
  Source:            PC_7 (FF)
  Destination:       M_0 (FF)
  Source Clock:      sys_clk_ext rising
  Destination Clock: sys_clk_ext rising

  Data Path: PC_7 to M_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            24   0.525   1.380  PC_7 (PC_7)
     LUT6:I5->O            1   0.254   1.137  N_reg[7]_GND_7_o_equal_102_o111_SW1 (N808)
     LUT6:I0->O            1   0.254   0.910  N_reg[7]_GND_7_o_equal_102_o111 (N_reg[7]_GND_7_o_equal_102_o11)
     LUT5:I2->O            3   0.235   0.994  N_reg[7]_GND_7_o_equal_102_o114 (N_reg[7]_GND_7_o_equal_102_o)
     LUT3:I0->O           32   0.235   1.519  _n0719_inv1 (_n0719_inv)
     FDRE:CE                   0.302          M_0
    ----------------------------------------
    Total                      7.745ns (1.805ns logic, 5.940ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_P'
  Clock period: 5.816ns (frequency: 171.942MHz)
  Total number of paths / destination ports: 2773 / 131
-------------------------------------------------------------------------
Delay:               5.816ns (Levels of Logic = 3)
  Source:            tx_delay_cnt_31 (FF)
  Destination:       udp_tx_pkt_vld_r (FF)
  Source Clock:      sys_clk_P rising
  Destination Clock: sys_clk_P rising

  Data Path: tx_delay_cnt_31 to udp_tx_pkt_vld_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.156  tx_delay_cnt_31 (tx_delay_cnt_31)
     LUT5:I0->O            1   0.254   1.137  GND_7_o_GND_7_o_MUX_3975_o5 (GND_7_o_GND_7_o_MUX_3975_o5)
     LUT6:I0->O           67   0.254   2.181  GND_7_o_GND_7_o_MUX_3975_o7 (GND_7_o_GND_7_o_MUX_3975_o)
     LUT3:I0->O            1   0.235   0.000  udp_tx_pkt_vld_r_rstpot (udp_tx_pkt_vld_r_rstpot)
     FD:D                      0.074          udp_tx_pkt_vld_r
    ----------------------------------------
    Total                      5.816ns (1.342ns logic, 4.474ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1'
  Clock period: 9.354ns (frequency: 106.903MHz)
  Total number of paths / destination ports: 79742 / 3898
-------------------------------------------------------------------------
Delay:               4.677ns (Levels of Logic = 2)
  Source:            UDP_1GbE_inst/counter_ethernet_rec_1 (FF)
  Destination:       UDP_1GbE_inst/udp_rx_pkt_data_tmp_23 (FF)
  Source Clock:      clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1 rising
  Destination Clock: clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1 falling

  Data Path: UDP_1GbE_inst/counter_ethernet_rec_1 to UDP_1GbE_inst/udp_rx_pkt_data_tmp_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            62   0.525   2.190  UDP_1GbE_inst/counter_ethernet_rec_1 (UDP_1GbE_inst/counter_ethernet_rec_1)
     LUT6:I2->O           24   0.254   1.380  UDP_1GbE_inst/udp_rx_pkt_data_tmp[295]_udp_rx_pkt_data_tmp[295]_mux_585_OUT<0>111 (UDP_1GbE_inst/udp_rx_pkt_data_tmp[295]_udp_rx_pkt_data_tmp[295]_mux_585_OUT<0>11)
     LUT6:I5->O            1   0.254   0.000  UDP_1GbE_inst/udp_rx_pkt_data_tmp[295]_udp_rx_pkt_data_tmp[295]_mux_585_OUT<23>1 (UDP_1GbE_inst/udp_rx_pkt_data_tmp[295]_udp_rx_pkt_data_tmp[295]_mux_585_OUT<23>)
     FD_1:D                    0.074          UDP_1GbE_inst/udp_rx_pkt_data_tmp_23
    ----------------------------------------
    Total                      4.677ns (1.107ns logic, 3.570ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GIGE_RX_CLK'
  Clock period: 7.765ns (frequency: 128.783MHz)
  Total number of paths / destination ports: 5029 / 579
-------------------------------------------------------------------------
Delay:               7.765ns (Levels of Logic = 5)
  Source:            UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_2 (FF)
  Destination:       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Almost_full (FF)
  Source Clock:      GIGE_RX_CLK rising
  Destination Clock: GIGE_RX_CLK rising

  Data Path: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_2 to UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Almost_full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.525   1.740  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_2 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_2)
     LUT6:I1->O            2   0.254   1.181  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Madd_Add_wr_pluse_xor<5>11 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_pluse<5>)
     LUT6:I0->O            1   0.254   1.137  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_pluse[8]_Add_rd_ungray[8]_equal_26_o93_SW0 (N748)
     LUT6:I0->O            1   0.254   0.682  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_pluse[8]_Add_rd_ungray[8]_equal_26_o93 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_pluse[8]_Add_rd_ungray[8]_equal_26_o92)
     LUT6:I5->O            2   0.254   1.156  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_pluse[8]_Add_rd_ungray[8]_equal_26_o95 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_pluse[8]_Add_rd_ungray[8]_equal_26_o)
     LUT5:I0->O            1   0.254   0.000  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_pluse4[8]_Add_wr_pluse[8]_OR_117_o18 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_pluse4[8]_Add_wr_pluse[8]_OR_117_o)
     FDC:D                     0.074          UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Almost_full
    ----------------------------------------
    Total                      7.765ns (1.869ns logic, 5.896ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GIGE_TX_CLK'
  Clock period: 2.216ns (frequency: 451.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT (FF)
  Destination:       UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT (FF)
  Source Clock:      GIGE_TX_CLK rising
  Destination Clock: GIGE_TX_CLK rising

  Data Path: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT to UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT (UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT)
     INV:I->O              1   0.255   0.681  UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT_INV_169_o1_INV_0 (UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT_INV_169_o)
     FDC:D                     0.074          UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT
    ----------------------------------------
    Total                      2.216ns (0.854ns logic, 1.362ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT'
  Clock period: 8.921ns (frequency: 112.095MHz)
  Total number of paths / destination ports: 21936 / 458
-------------------------------------------------------------------------
Delay:               8.921ns (Levels of Logic = 5)
  Source:            UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Current_state_MAC_FSM_FFd2 (FF)
  Destination:       UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_Ramdon_gen/Ramdom_counter_9 (FF)
  Source Clock:      UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT rising
  Destination Clock: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT rising

  Data Path: UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Current_state_MAC_FSM_FFd2 to UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_Ramdon_gen/Ramdom_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             32   0.525   1.796  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Current_state_MAC_FSM_FFd2 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Current_state_MAC_FSM_FFd2)
     LUT6:I2->O            9   0.254   0.976  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Fifo_eop1 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Fifo_eop)
     LUT2:I1->O            3   0.254   0.766  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Fifo_eop2 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/Fifo_eop)
     LUT6:I5->O            5   0.254   0.949  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Mmux_Next_state116 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Next_state<2>)
     LUT6:I4->O           22   0.250   1.334  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Random_init1 (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/Random_init)
     LUT6:I5->O           10   0.254   1.007  UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_Ramdon_gen/_n0179_inv (UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_Ramdon_gen/_n0179_inv)
     FDCE:CE                   0.302          UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_Ramdon_gen/Ramdom_counter_0
    ----------------------------------------
    Total                      8.921ns (2.093ns logic, 6.828ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0'
  Clock period: 4.052ns (frequency: 246.792MHz)
  Total number of paths / destination ports: 757 / 517
-------------------------------------------------------------------------
Delay:               4.052ns (Levels of Logic = 2)
  Source:            UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST (FF)
  Source Clock:      clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0 rising
  Destination Clock: clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0 rising

  Data Path: UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.954  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_YES_D.U_ILA/U_RST/HALT_pulse)
     LUT3:I0->O            1   0.235   0.682  U0/I_YES_D.U_ILA/U_RST/U_PRST1 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.254   0.943  U0/I_YES_D.U_ILA/U_RST/U_PRST0 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.459          U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      4.052ns (1.473ns logic, 2.579ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 10.649ns (frequency: 93.906MHz)
  Total number of paths / destination ports: 7348 / 1559
-------------------------------------------------------------------------
Delay:               10.649ns (Levels of Logic = 9)
  Source:            UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[42].u_ramb18/U_RAMB18 (RAM)
  Destination:       UDP_1GbE_inst/icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[42].u_ramb18/U_RAMB18 to UDP_1GbE_inst/icon_inst/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA1    1   2.100   0.958  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[42].u_ramb18/U_RAMB18 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<169>)
     LUT6:I2->O            1   0.254   0.958  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.254   0.958  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_144 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_144)
     LUT6:I2->O            1   0.254   0.958  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.254   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.163   0.790  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.250   0.958  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'UDP_1GbE_inst/ila0_inst:CONTROL<3>'
     begin scope: 'UDP_1GbE_inst/icon_inst:CONTROL0<3>'
     LUT5:I1->O            1   0.254   0.958  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1)
     LUT6:I2->O            1   0.254   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                     10.649ns (4.111ns logic, 6.538ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            UDP_1GbE_inst/icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       UDP_1GbE_inst/icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT rising
  Destination Clock: UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT rising

  Data Path: UDP_1GbE_inst/icon_inst/U0/U_ICON/U_iDATA_CMD to UDP_1GbE_inst/icon_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gpmc_clk_i'
  Total number of paths / destination ports: 2186 / 426
-------------------------------------------------------------------------
Offset:              7.854ns (Levels of Logic = 5)
  Source:            gpmc_n_cs<1> (PAD)
  Destination:       Mram_reg_bank6 (RAM)
  Destination Clock: gpmc_clk_i rising

  Data Path: gpmc_n_cs<1> to Mram_reg_bank6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  gpmc_n_cs_1_IBUF (gpmc_n_cs_1_IBUF)
     LUT2:I0->O            1   0.250   0.682  _n0539_inv1_SW0 (N461)
     LUT6:I5->O            3   0.254   1.042  _n0539_inv1 (_n0539_inv1)
     LUT4:I0->O            9   0.254   1.431  _n0575_inv111 (_n0575_inv11)
     LUT6:I0->O           35   0.254   1.569  write_ctrl (write_ctrl)
     RAM128X1D:WE              0.000          Mram_reg_bank6
    ----------------------------------------
    Total                      7.854ns (2.340ns logic, 5.514ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GIGE_RX_CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.127ns (Levels of Logic = 1)
  Source:            GIGE_RX_ER (PAD)
  Destination:       UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_er_dl1 (FF)
  Destination Clock: GIGE_RX_CLK rising

  Data Path: GIGE_RX_ER to UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_er_dl1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  GIGE_RX_ER_IBUF (GIGE_RX_ER_IBUF)
     FDC:D                     0.074          UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_er_dl1
    ----------------------------------------
    Total                      2.127ns (1.402ns logic, 0.725ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              6.085ns (Levels of Logic = 4)
  Source:            UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1 rising

  Data Path: UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.254   2.454  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.254   0.841  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE (CONTROL0<13>)
     end scope: 'UDP_1GbE_inst/icon_inst:CONTROL0<13>'
     begin scope: 'UDP_1GbE_inst/ila0_inst:CONTROL<13>'
     LUT2:I1->O            4   0.254   0.803  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.459          U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      6.085ns (1.221ns logic, 4.864ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 447 / 392
-------------------------------------------------------------------------
Offset:              8.650ns (Levels of Logic = 7)
  Source:            UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       UDP_1GbE_inst/icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Destination Clock: UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to UDP_1GbE_inst/icon_inst/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.254   2.454  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           95   0.254   2.170  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE (CONTROL0<6>)
     end scope: 'UDP_1GbE_inst/icon_inst:CONTROL0<6>'
     begin scope: 'UDP_1GbE_inst/ila0_inst:CONTROL<6>'
     LUT3:I2->O            1   0.254   0.958  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'UDP_1GbE_inst/ila0_inst:CONTROL<3>'
     begin scope: 'UDP_1GbE_inst/icon_inst:CONTROL0<3>'
     LUT5:I1->O            1   0.254   0.958  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1)
     LUT6:I2->O            1   0.254   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      8.650ns (1.344ns logic, 7.306ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              6.085ns (Levels of Logic = 4)
  Source:            UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0 rising

  Data Path: UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.254   2.454  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.254   0.841  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE (CONTROL1<13>)
     end scope: 'UDP_1GbE_inst/icon_inst:CONTROL1<13>'
     begin scope: 'UDP_1GbE_inst/ila1_inst:CONTROL<13>'
     LUT2:I1->O            4   0.254   0.803  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.459          U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      6.085ns (1.221ns logic, 4.864ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       UDP_1GbE_inst/icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT rising

  Data Path: UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to UDP_1GbE_inst/icon_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_ext'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.442ns (Levels of Logic = 2)
  Source:            gpioIn<0> (PAD)
  Destination:       ready (FF)
  Destination Clock: sys_clk_ext rising

  Data Path: gpioIn<0> to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  gpioIn_0_IBUF (gpioIn_0_IBUF)
     LUT3:I1->O            1   0.250   0.000  ready_glue_set (ready_glue_set)
     FDR:D                     0.074          ready
    ----------------------------------------
    Total                      2.442ns (1.652ns logic, 0.790ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gpmc_clk_i'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            gpmc_data_o_15 (FF)
  Destination:       gpmc_d<15> (PAD)
  Source Clock:      gpmc_clk_i rising

  Data Path: gpmc_data_o_15 to gpmc_d<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  gpmc_data_o_15 (gpmc_data_o_15)
     IOBUF:I->IO               2.912          gpmc_d_15_IOBUF (gpmc_d<15>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_ext'
  Total number of paths / destination ports: 18 / 14
-------------------------------------------------------------------------
Offset:              5.618ns (Levels of Logic = 2)
  Source:            MBsig_1 (FF)
  Destination:       gpio<5> (PAD)
  Source Clock:      sys_clk_ext rising

  Data Path: MBsig_1 to gpio<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.525   1.206  MBsig_1 (MBsig_1)
     LUT3:I1->O            2   0.250   0.725  nextload1 (led_5_OBUF)
     OBUF:I->O                 2.912          gpio_5_OBUF (gpio<5>)
    ----------------------------------------
    Total                      5.618ns (3.687ns logic, 1.931ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_7 (FF)
  Destination:       GIGE_TXD<7> (PAD)
  Source Clock:      clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0 rising

  Data Path: UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_7 to GIGE_TXD<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Txd_7 (UDP_1GbE_inst/Txd<7>)
     OBUF:I->O                 2.912          GIGE_TXD_7_OBUF (GIGE_TXD<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/Mdo (FF)
  Destination:       GIGE_MDIO (PAD)
  Source Clock:      clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1 rising

  Data Path: UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/Mdo to GIGE_MDIO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   0.681  UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/Mdo (UDP_1GbE_inst/Ethernet_MAC_top/U_eth_miim/outctrl/Mdo)
     IOBUF:I->IO               2.912          GIGE_MDIO_IOBUF (GIGE_MDIO)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GIGE_TX_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.206ns (Levels of Logic = 0)
  Source:            UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT (FF)
  Destination:       UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_2_CLK_SWITCH/U_BUFGMUX:I0 (PAD)
  Source Clock:      GIGE_TX_CLK rising

  Data Path: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT to UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_2_CLK_SWITCH/U_BUFGMUX:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT (UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT)
    BUFGMUX:I0                 0.000          UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_2_CLK_SWITCH/U_BUFGMUX
    ----------------------------------------
    Total                      1.206ns (0.525ns logic, 0.681ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GIGE_RX_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.206ns (Levels of Logic = 0)
  Source:            UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_DIV2/OUT (FF)
  Destination:       UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX:I0 (PAD)
  Source Clock:      GIGE_RX_CLK rising

  Data Path: UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_DIV2/OUT to UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_DIV2/OUT (UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_DIV2/OUT)
    BUFGMUX:I0                 0.000          UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX
    ----------------------------------------
    Total                      1.206ns (0.525ns logic, 0.681ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            UDP_1GbE_inst/icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Destination:       UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: UDP_1GbE_inst/icon_inst/U0/U_ICON/U_TDO_reg to UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Delay:               5.474ns (Levels of Logic = 2)
  Source:            gpmc_n_oe (PAD)
  Destination:       gpmc_d<15> (PAD)

  Data Path: gpmc_n_oe to gpmc_d<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.234  gpmc_n_oe_IBUF (gpmc_n_oe_IBUF)
     IOBUF:T->IO               2.912          gpmc_d_15_IOBUF (gpmc_d<15>)
    ----------------------------------------
    Total                      5.474ns (4.240ns logic, 1.234ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GIGE_RX_CLK
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
GIGE_RX_CLK                                    |    7.765|         |         |         |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1|    1.324|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GIGE_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GIGE_TX_CLK    |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
GIGE_RX_CLK                                               |    1.280|         |         |         |
UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT|    8.921|         |         |         |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1           |    1.280|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UDP_1GbE_inst/icon_inst/CONTROL0<13>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1|         |         |    2.293|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UDP_1GbE_inst/icon_inst/CONTROL1<13>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0|         |         |    2.244|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
UDP_1GbE_inst/icon_inst/CONTROL0<13>                          |         |    4.308|         |         |
UDP_1GbE_inst/icon_inst/CONTROL1<13>                          |         |    4.308|         |         |
UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|   10.649|         |         |         |
UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT                        |    2.958|         |         |         |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0               |    4.168|         |         |         |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1               |    4.101|         |         |         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
UDP_1GbE_inst/icon_inst/U0/iUPDATE_OUT|    2.300|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT    |    1.324|         |         |         |
UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.674|         |         |         |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT0               |    4.052|         |         |         |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1               |    2.101|         |         |         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
GIGE_RX_CLK                                                   |    1.364|         |         |         |
UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_1_CLK_DIV2/OUT    |    1.324|         |         |         |
UDP_1GbE_inst/icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.674|         |         |         |
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1               |    8.404|         |    8.566|         |
sys_clk_P                                                     |    2.784|         |         |         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gpmc_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gpmc_clk_i     |    5.193|         |         |         |
sys_clk_ext    |    2.887|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_P
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
clk_manager_inst/dcm_inst/pll_base_inst/CLKOUT1|    6.034|         |         |         |
sys_clk_P                                      |    5.816|         |         |         |
sys_clk_ext                                    |    1.723|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gpmc_clk_i     |    8.706|         |         |         |
sys_clk_ext    |    7.745|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 40.20 secs
 
--> 


Total memory usage is 522604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1501 (   0 filtered)
Number of infos    :   76 (   0 filtered)

