
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a5c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08004bec  08004bec  00005bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d78  08004d78  000061ac  2**0
                  CONTENTS
  4 .ARM          00000008  08004d78  08004d78  00005d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d80  08004d80  000061ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d80  08004d80  00005d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d84  08004d84  00005d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ac  20000000  08004d88  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  200001ac  08004f34  000061ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  08004f34  000064a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae17  00000000  00000000  000061dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002025  00000000  00000000  00010ff3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  00013018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000073b  00000000  00000000  000139d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027297  00000000  00000000  00014113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b482  00000000  00000000  0003b3aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0f35  00000000  00000000  0004682c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137761  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f14  00000000  00000000  001377a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0013a6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ac 	.word	0x200001ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bd4 	.word	0x08004bd4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b0 	.word	0x200001b0
 80001cc:	08004bd4 	.word	0x08004bd4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler
 
 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 8000286:	2006      	movs	r0, #6
 8000288:	f003 fb1c 	bl	80038c4 <malloc>
 800028c:	4603      	mov	r3, r0
 800028e:	461a      	mov	r2, r3
 8000290:	4b70      	ldr	r3, [pc, #448]	@ (8000454 <ble_init+0x1d4>)
 8000292:	601a      	str	r2, [r3, #0]
	 int res;
 
	 while(!dataAvailable);
 8000294:	bf00      	nop
 8000296:	4b70      	ldr	r3, [pc, #448]	@ (8000458 <ble_init+0x1d8>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	2b00      	cmp	r3, #0
 800029c:	d0fb      	beq.n	8000296 <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 800029e:	4b6d      	ldr	r3, [pc, #436]	@ (8000454 <ble_init+0x1d4>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2106      	movs	r1, #6
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 f905 	bl	80004b4 <fetchBleEvent>
 80002aa:	6078      	str	r0, [r7, #4]
 
	 if(res==BLE_OK){
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d111      	bne.n	80002d6 <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80002b2:	4b68      	ldr	r3, [pc, #416]	@ (8000454 <ble_init+0x1d4>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	2206      	movs	r2, #6
 80002b8:	4968      	ldr	r1, [pc, #416]	@ (800045c <ble_init+0x1dc>)
 80002ba:	4618      	mov	r0, r3
 80002bc:	f000 f984 	bl	80005c8 <checkEventResp>
 80002c0:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d106      	bne.n	80002d6 <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 80002c8:	4b65      	ldr	r3, [pc, #404]	@ (8000460 <ble_init+0x1e0>)
 80002ca:	881b      	ldrh	r3, [r3, #0]
 80002cc:	f043 0301 	orr.w	r3, r3, #1
 80002d0:	b29a      	uxth	r2, r3
 80002d2:	4b63      	ldr	r3, [pc, #396]	@ (8000460 <ble_init+0x1e0>)
 80002d4:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 80002d6:	200a      	movs	r0, #10
 80002d8:	f001 fbf6 	bl	8001ac8 <HAL_Delay>
	 free(rxEvent);
 80002dc:	4b5d      	ldr	r3, [pc, #372]	@ (8000454 <ble_init+0x1d4>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4618      	mov	r0, r3
 80002e2:	f003 faf7 	bl	80038d4 <free>
 
	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 80002e6:	2300      	movs	r3, #0
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	2307      	movs	r3, #7
 80002ec:	4a5d      	ldr	r2, [pc, #372]	@ (8000464 <ble_init+0x1e4>)
 80002ee:	2104      	movs	r1, #4
 80002f0:	485d      	ldr	r0, [pc, #372]	@ (8000468 <ble_init+0x1e8>)
 80002f2:	f000 fa9f 	bl	8000834 <BLE_command>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d106      	bne.n	800030a <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 80002fc:	4b58      	ldr	r3, [pc, #352]	@ (8000460 <ble_init+0x1e0>)
 80002fe:	881b      	ldrh	r3, [r3, #0]
 8000300:	f043 0302 	orr.w	r3, r3, #2
 8000304:	b29a      	uxth	r2, r3
 8000306:	4b56      	ldr	r3, [pc, #344]	@ (8000460 <ble_init+0x1e0>)
 8000308:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 800030a:	4b52      	ldr	r3, [pc, #328]	@ (8000454 <ble_init+0x1d4>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4618      	mov	r0, r3
 8000310:	f003 fae0 	bl	80038d4 <free>
 
	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000314:	2303      	movs	r3, #3
 8000316:	9300      	str	r3, [sp, #0]
 8000318:	2307      	movs	r3, #7
 800031a:	4a54      	ldr	r2, [pc, #336]	@ (800046c <ble_init+0x1ec>)
 800031c:	2107      	movs	r1, #7
 800031e:	4854      	ldr	r0, [pc, #336]	@ (8000470 <ble_init+0x1f0>)
 8000320:	f000 fa88 	bl	8000834 <BLE_command>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d11b      	bne.n	8000362 <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 800032a:	4b4d      	ldr	r3, [pc, #308]	@ (8000460 <ble_init+0x1e0>)
 800032c:	881b      	ldrh	r3, [r3, #0]
 800032e:	f043 0304 	orr.w	r3, r3, #4
 8000332:	b29a      	uxth	r2, r3
 8000334:	4b4a      	ldr	r3, [pc, #296]	@ (8000460 <ble_init+0x1e0>)
 8000336:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000338:	4b46      	ldr	r3, [pc, #280]	@ (8000454 <ble_init+0x1d4>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	3307      	adds	r3, #7
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	b29a      	uxth	r2, r3
 8000342:	4b4c      	ldr	r3, [pc, #304]	@ (8000474 <ble_init+0x1f4>)
 8000344:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000346:	4b43      	ldr	r3, [pc, #268]	@ (8000454 <ble_init+0x1d4>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	3309      	adds	r3, #9
 800034c:	881b      	ldrh	r3, [r3, #0]
 800034e:	b29a      	uxth	r2, r3
 8000350:	4b49      	ldr	r3, [pc, #292]	@ (8000478 <ble_init+0x1f8>)
 8000352:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000354:	4b3f      	ldr	r3, [pc, #252]	@ (8000454 <ble_init+0x1d4>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	330b      	adds	r3, #11
 800035a:	881b      	ldrh	r3, [r3, #0]
 800035c:	b29a      	uxth	r2, r3
 800035e:	4b47      	ldr	r3, [pc, #284]	@ (800047c <ble_init+0x1fc>)
 8000360:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000362:	4b3c      	ldr	r3, [pc, #240]	@ (8000454 <ble_init+0x1d4>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4618      	mov	r0, r3
 8000368:	f003 fab4 	bl	80038d4 <free>
 
	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 800036c:	4b44      	ldr	r3, [pc, #272]	@ (8000480 <ble_init+0x200>)
 800036e:	9300      	str	r3, [sp, #0]
 8000370:	2307      	movs	r3, #7
 8000372:	2200      	movs	r2, #0
 8000374:	4940      	ldr	r1, [pc, #256]	@ (8000478 <ble_init+0x1f8>)
 8000376:	483f      	ldr	r0, [pc, #252]	@ (8000474 <ble_init+0x1f4>)
 8000378:	f000 fb22 	bl	80009c0 <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 800037c:	4b38      	ldr	r3, [pc, #224]	@ (8000460 <ble_init+0x1e0>)
 800037e:	881b      	ldrh	r3, [r3, #0]
 8000380:	f043 0308 	orr.w	r3, r3, #8
 8000384:	b29a      	uxth	r2, r3
 8000386:	4b36      	ldr	r3, [pc, #216]	@ (8000460 <ble_init+0x1e0>)
 8000388:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 800038a:	4b32      	ldr	r3, [pc, #200]	@ (8000454 <ble_init+0x1d4>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4618      	mov	r0, r3
 8000390:	f003 faa0 	bl	80038d4 <free>
 
	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 8000394:	2300      	movs	r3, #0
 8000396:	9300      	str	r3, [sp, #0]
 8000398:	2307      	movs	r3, #7
 800039a:	4a3a      	ldr	r2, [pc, #232]	@ (8000484 <ble_init+0x204>)
 800039c:	2110      	movs	r1, #16
 800039e:	483a      	ldr	r0, [pc, #232]	@ (8000488 <ble_init+0x208>)
 80003a0:	f000 fa48 	bl	8000834 <BLE_command>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d106      	bne.n	80003b8 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 80003aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000460 <ble_init+0x1e0>)
 80003ac:	881b      	ldrh	r3, [r3, #0]
 80003ae:	f043 0310 	orr.w	r3, r3, #16
 80003b2:	b29a      	uxth	r2, r3
 80003b4:	4b2a      	ldr	r3, [pc, #168]	@ (8000460 <ble_init+0x1e0>)
 80003b6:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003b8:	4b26      	ldr	r3, [pc, #152]	@ (8000454 <ble_init+0x1d4>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4618      	mov	r0, r3
 80003be:	f003 fa89 	bl	80038d4 <free>
 
	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80003c2:	2300      	movs	r3, #0
 80003c4:	9300      	str	r3, [sp, #0]
 80003c6:	2307      	movs	r3, #7
 80003c8:	4a30      	ldr	r2, [pc, #192]	@ (800048c <ble_init+0x20c>)
 80003ca:	2106      	movs	r1, #6
 80003cc:	4830      	ldr	r0, [pc, #192]	@ (8000490 <ble_init+0x210>)
 80003ce:	f000 fa31 	bl	8000834 <BLE_command>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d106      	bne.n	80003e6 <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 80003d8:	4b21      	ldr	r3, [pc, #132]	@ (8000460 <ble_init+0x1e0>)
 80003da:	881b      	ldrh	r3, [r3, #0]
 80003dc:	f043 0320 	orr.w	r3, r3, #32
 80003e0:	b29a      	uxth	r2, r3
 80003e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000460 <ble_init+0x1e0>)
 80003e4:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000454 <ble_init+0x1d4>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4618      	mov	r0, r3
 80003ec:	f003 fa72 	bl	80038d4 <free>
 
	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 80003f0:	2300      	movs	r3, #0
 80003f2:	9300      	str	r3, [sp, #0]
 80003f4:	2307      	movs	r3, #7
 80003f6:	4a27      	ldr	r2, [pc, #156]	@ (8000494 <ble_init+0x214>)
 80003f8:	2124      	movs	r1, #36	@ 0x24
 80003fa:	4827      	ldr	r0, [pc, #156]	@ (8000498 <ble_init+0x218>)
 80003fc:	f000 fa1a 	bl	8000834 <BLE_command>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d106      	bne.n	8000414 <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 8000406:	4b16      	ldr	r3, [pc, #88]	@ (8000460 <ble_init+0x1e0>)
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800040e:	b29a      	uxth	r2, r3
 8000410:	4b13      	ldr	r3, [pc, #76]	@ (8000460 <ble_init+0x1e0>)
 8000412:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000414:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <ble_init+0x1d4>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4618      	mov	r0, r3
 800041a:	f003 fa5b 	bl	80038d4 <free>
 
	 //This will start the advertisment,
	 setConnectable();
 800041e:	f000 f989 	bl	8000734 <setConnectable>
 
	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000422:	2207      	movs	r2, #7
 8000424:	491d      	ldr	r1, [pc, #116]	@ (800049c <ble_init+0x21c>)
 8000426:	481e      	ldr	r0, [pc, #120]	@ (80004a0 <ble_init+0x220>)
 8000428:	f000 fa50 	bl	80008cc <addService>
 
	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 800042c:	2310      	movs	r3, #16
 800042e:	9300      	str	r3, [sp, #0]
 8000430:	2314      	movs	r3, #20
 8000432:	4a1a      	ldr	r2, [pc, #104]	@ (800049c <ble_init+0x21c>)
 8000434:	491b      	ldr	r1, [pc, #108]	@ (80004a4 <ble_init+0x224>)
 8000436:	481c      	ldr	r0, [pc, #112]	@ (80004a8 <ble_init+0x228>)
 8000438:	f000 fa80 	bl	800093c <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 800043c:	2304      	movs	r3, #4
 800043e:	9300      	str	r3, [sp, #0]
 8000440:	2314      	movs	r3, #20
 8000442:	4a16      	ldr	r2, [pc, #88]	@ (800049c <ble_init+0x21c>)
 8000444:	4919      	ldr	r1, [pc, #100]	@ (80004ac <ble_init+0x22c>)
 8000446:	481a      	ldr	r0, [pc, #104]	@ (80004b0 <ble_init+0x230>)
 8000448:	f000 fa78 	bl	800093c <addCharacteristic>
 
	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 800044c:	bf00      	nop
 }
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	200002e0 	.word	0x200002e0
 8000458:	200002e4 	.word	0x200002e4
 800045c:	20000000 	.word	0x20000000
 8000460:	200002de 	.word	0x200002de
 8000464:	2000000c 	.word	0x2000000c
 8000468:	20000008 	.word	0x20000008
 800046c:	2000001c 	.word	0x2000001c
 8000470:	20000014 	.word	0x20000014
 8000474:	200001c8 	.word	0x200001c8
 8000478:	200001cc 	.word	0x200001cc
 800047c:	200001d0 	.word	0x200001d0
 8000480:	20000108 	.word	0x20000108
 8000484:	20000034 	.word	0x20000034
 8000488:	20000024 	.word	0x20000024
 800048c:	20000044 	.word	0x20000044
 8000490:	2000003c 	.word	0x2000003c
 8000494:	20000070 	.word	0x20000070
 8000498:	2000004c 	.word	0x2000004c
 800049c:	200002d4 	.word	0x200002d4
 80004a0:	20000110 	.word	0x20000110
 80004a4:	200002dc 	.word	0x200002dc
 80004a8:	20000130 	.word	0x20000130
 80004ac:	200002d8 	.word	0x200002d8
 80004b0:	20000120 	.word	0x20000120

080004b4 <fetchBleEvent>:
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	  }
	  free(rxEvent);
 }
 
 int fetchBleEvent(uint8_t *container, int size){
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08c      	sub	sp, #48	@ 0x30
 80004b8:	af02      	add	r7, sp, #8
 80004ba:	6078      	str	r0, [r7, #4]
 80004bc:	6039      	str	r1, [r7, #0]
 
   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 80004be:	4a3d      	ldr	r2, [pc, #244]	@ (80005b4 <fetchBleEvent+0x100>)
 80004c0:	f107 0318 	add.w	r3, r7, #24
 80004c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004c8:	6018      	str	r0, [r3, #0]
 80004ca:	3304      	adds	r3, #4
 80004cc:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];
 
   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80004ce:	2140      	movs	r1, #64	@ 0x40
 80004d0:	4839      	ldr	r0, [pc, #228]	@ (80005b8 <fetchBleEvent+0x104>)
 80004d2:	f001 fdd9 	bl	8002088 <HAL_GPIO_ReadPin>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d065      	beq.n	80005a8 <fetchBleEvent+0xf4>
 
   HAL_Delay(5);
 80004dc:	2005      	movs	r0, #5
 80004de:	f001 faf3 	bl	8001ac8 <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80004e2:	2200      	movs	r2, #0
 80004e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004e8:	4834      	ldr	r0, [pc, #208]	@ (80005bc <fetchBleEvent+0x108>)
 80004ea:	f001 fde5 	bl	80020b8 <HAL_GPIO_WritePin>
 
   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80004ee:	f107 0210 	add.w	r2, r7, #16
 80004f2:	f107 0118 	add.w	r1, r7, #24
 80004f6:	2301      	movs	r3, #1
 80004f8:	9300      	str	r3, [sp, #0]
 80004fa:	2305      	movs	r3, #5
 80004fc:	4830      	ldr	r0, [pc, #192]	@ (80005c0 <fetchBleEvent+0x10c>)
 80004fe:	f002 fe5b 	bl	80031b8 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000508:	482c      	ldr	r0, [pc, #176]	@ (80005bc <fetchBleEvent+0x108>)
 800050a:	f001 fdd5 	bl	80020b8 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 800050e:	2001      	movs	r0, #1
 8000510:	f001 fada 	bl	8001ac8 <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000514:	2200      	movs	r2, #0
 8000516:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800051a:	4828      	ldr	r0, [pc, #160]	@ (80005bc <fetchBleEvent+0x108>)
 800051c:	f001 fdcc 	bl	80020b8 <HAL_GPIO_WritePin>
 
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000520:	f107 0210 	add.w	r2, r7, #16
 8000524:	f107 0118 	add.w	r1, r7, #24
 8000528:	2301      	movs	r3, #1
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	2305      	movs	r3, #5
 800052e:	4824      	ldr	r0, [pc, #144]	@ (80005c0 <fetchBleEvent+0x10c>)
 8000530:	f002 fe42 	bl	80031b8 <HAL_SPI_TransmitReceive>
 
   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 8000534:	7cfb      	ldrb	r3, [r7, #19]
 8000536:	461a      	mov	r2, r3
 8000538:	7d3b      	ldrb	r3, [r7, #20]
 800053a:	021b      	lsls	r3, r3, #8
 800053c:	4313      	orrs	r3, r2
 800053e:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 8000540:	23ff      	movs	r3, #255	@ 0xff
 8000542:	73fb      	strb	r3, [r7, #15]
 
   if(dataSize>size){
 8000544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	429a      	cmp	r2, r3
 800054a:	dd01      	ble.n	8000550 <fetchBleEvent+0x9c>
	   dataSize=size;
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	627b      	str	r3, [r7, #36]	@ 0x24
   }
 
   if(dataSize>0){
 8000550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000552:	2b00      	cmp	r3, #0
 8000554:	dd1f      	ble.n	8000596 <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 8000556:	2300      	movs	r3, #0
 8000558:	623b      	str	r3, [r7, #32]
 800055a:	e00d      	b.n	8000578 <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 800055c:	6a3b      	ldr	r3, [r7, #32]
 800055e:	687a      	ldr	r2, [r7, #4]
 8000560:	441a      	add	r2, r3
 8000562:	f107 010f 	add.w	r1, r7, #15
 8000566:	2301      	movs	r3, #1
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	2301      	movs	r3, #1
 800056c:	4814      	ldr	r0, [pc, #80]	@ (80005c0 <fetchBleEvent+0x10c>)
 800056e:	f002 fe23 	bl	80031b8 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 8000572:	6a3b      	ldr	r3, [r7, #32]
 8000574:	3301      	adds	r3, #1
 8000576:	623b      	str	r3, [r7, #32]
 8000578:	6a3a      	ldr	r2, [r7, #32]
 800057a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800057c:	429a      	cmp	r2, r3
 800057e:	dbed      	blt.n	800055c <fetchBleEvent+0xa8>
 
		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000580:	2201      	movs	r2, #1
 8000582:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000586:	480d      	ldr	r0, [pc, #52]	@ (80005bc <fetchBleEvent+0x108>)
 8000588:	f001 fd96 	bl	80020b8 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }
 
   //let's stop the SPI2
   dataAvailable=0;
 800058c:	4b0d      	ldr	r3, [pc, #52]	@ (80005c4 <fetchBleEvent+0x110>)
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 8000592:	2300      	movs	r3, #0
 8000594:	e00a      	b.n	80005ac <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800059c:	4807      	ldr	r0, [pc, #28]	@ (80005bc <fetchBleEvent+0x108>)
 800059e:	f001 fd8b 	bl	80020b8 <HAL_GPIO_WritePin>
		 return -1;
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295
 80005a6:	e001      	b.n	80005ac <fetchBleEvent+0xf8>
   }else{
   return -2;
 80005a8:	f06f 0301 	mvn.w	r3, #1
   }
 }
 80005ac:	4618      	mov	r0, r3
 80005ae:	3728      	adds	r7, #40	@ 0x28
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	08004bec 	.word	0x08004bec
 80005b8:	48001000 	.word	0x48001000
 80005bc:	48000c00 	.word	0x48000c00
 80005c0:	200002e8 	.word	0x200002e8
 80005c4:	200002e4 	.word	0x200002e4

080005c8 <checkEventResp>:
 
 
 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 80005c8:	b480      	push	{r7}
 80005ca:	b087      	sub	sp, #28
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
	 int j=0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	617b      	str	r3, [r7, #20]
 
	 for(j=0;j<size;j++){
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]
 80005dc:	e00f      	b.n	80005fe <checkEventResp+0x36>
 
		 if(event[j]!=reference[j]){
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	4413      	add	r3, r2
 80005e4:	781a      	ldrb	r2, [r3, #0]
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	68b9      	ldr	r1, [r7, #8]
 80005ea:	440b      	add	r3, r1
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d002      	beq.n	80005f8 <checkEventResp+0x30>
			 return -1;
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	e007      	b.n	8000608 <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	3301      	adds	r3, #1
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	697a      	ldr	r2, [r7, #20]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	429a      	cmp	r2, r3
 8000604:	dbeb      	blt.n	80005de <checkEventResp+0x16>
		 }
	 }
 
 return BLE_OK;
 8000606:	2300      	movs	r3, #0
 }
 8000608:	4618      	mov	r0, r3
 800060a:	371c      	adds	r7, #28
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <sendCommand>:
 
 void sendCommand(uint8_t *command,int size){
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af02      	add	r7, sp, #8
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	6039      	str	r1, [r7, #0]
 
	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 800061e:	4a1f      	ldr	r2, [pc, #124]	@ (800069c <sendCommand+0x88>)
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000628:	6018      	str	r0, [r3, #0]
 800062a:	3304      	adds	r3, #4
 800062c:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];
 
	   int result;
 
	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000634:	481a      	ldr	r0, [pc, #104]	@ (80006a0 <sendCommand+0x8c>)
 8000636:	f001 fd3f 	bl	80020b8 <HAL_GPIO_WritePin>
 
	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 800063a:	f107 0208 	add.w	r2, r7, #8
 800063e:	f107 0110 	add.w	r1, r7, #16
 8000642:	2301      	movs	r3, #1
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2305      	movs	r3, #5
 8000648:	4816      	ldr	r0, [pc, #88]	@ (80006a4 <sendCommand+0x90>)
 800064a:	f002 fdb5 	bl	80031b8 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 800064e:	7abb      	ldrb	r3, [r7, #10]
 8000650:	021b      	lsls	r3, r3, #8
 8000652:	7a7a      	ldrb	r2, [r7, #9]
 8000654:	4313      	orrs	r3, r2
 8000656:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 8000658:	69ba      	ldr	r2, [r7, #24]
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	429a      	cmp	r2, r3
 800065e:	db09      	blt.n	8000674 <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	b29a      	uxth	r2, r3
 8000664:	2301      	movs	r3, #1
 8000666:	6879      	ldr	r1, [r7, #4]
 8000668:	480e      	ldr	r0, [pc, #56]	@ (80006a4 <sendCommand+0x90>)
 800066a:	f002 fc30 	bl	8002ece <HAL_SPI_Transmit>
		 result=0;
 800066e:	2300      	movs	r3, #0
 8000670:	61fb      	str	r3, [r7, #28]
 8000672:	e002      	b.n	800067a <sendCommand+0x66>
	   }else{
		 result=-1;
 8000674:	f04f 33ff 	mov.w	r3, #4294967295
 8000678:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800067a:	2201      	movs	r2, #1
 800067c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000680:	4807      	ldr	r0, [pc, #28]	@ (80006a0 <sendCommand+0x8c>)
 8000682:	f001 fd19 	bl	80020b8 <HAL_GPIO_WritePin>
	   dataAvailable=0;
 8000686:	4b08      	ldr	r3, [pc, #32]	@ (80006a8 <sendCommand+0x94>)
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 800068c:	69fb      	ldr	r3, [r7, #28]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1cd      	bne.n	800062e <sendCommand+0x1a>
 
 }
 8000692:	bf00      	nop
 8000694:	bf00      	nop
 8000696:	3720      	adds	r7, #32
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	08004bf4 	.word	0x08004bf4
 80006a0:	48000c00 	.word	0x48000c00
 80006a4:	200002e8 	.word	0x200002e8
 80006a8:	200002e4 	.word	0x200002e4

080006ac <catchBLE>:
 
 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 80006b6:	217f      	movs	r1, #127	@ 0x7f
 80006b8:	4819      	ldr	r0, [pc, #100]	@ (8000720 <catchBLE+0x74>)
 80006ba:	f7ff fefb 	bl	80004b4 <fetchBleEvent>
 80006be:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d128      	bne.n	8000718 <catchBLE+0x6c>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 80006c6:	2203      	movs	r2, #3
 80006c8:	4916      	ldr	r1, [pc, #88]	@ (8000724 <catchBLE+0x78>)
 80006ca:	4815      	ldr	r0, [pc, #84]	@ (8000720 <catchBLE+0x74>)
 80006cc:	f7ff ff7c 	bl	80005c8 <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 80006d0:	2205      	movs	r2, #5
 80006d2:	4915      	ldr	r1, [pc, #84]	@ (8000728 <catchBLE+0x7c>)
 80006d4:	4812      	ldr	r0, [pc, #72]	@ (8000720 <catchBLE+0x74>)
 80006d6:	f7ff ff77 	bl	80005c8 <checkEventResp>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d109      	bne.n	80006f4 <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <catchBLE+0x74>)
 80006e2:	795b      	ldrb	r3, [r3, #5]
 80006e4:	b21a      	sxth	r2, r3
 80006e6:	4b11      	ldr	r3, [pc, #68]	@ (800072c <catchBLE+0x80>)
 80006e8:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 80006ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <catchBLE+0x74>)
 80006ec:	799b      	ldrb	r3, [r3, #6]
 80006ee:	b21a      	sxth	r2, r3
 80006f0:	4b0e      	ldr	r3, [pc, #56]	@ (800072c <catchBLE+0x80>)
 80006f2:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 5) == BLE_OK){
 80006f4:	2205      	movs	r2, #5
 80006f6:	490e      	ldr	r1, [pc, #56]	@ (8000730 <catchBLE+0x84>)
 80006f8:	4809      	ldr	r0, [pc, #36]	@ (8000720 <catchBLE+0x74>)
 80006fa:	f7ff ff65 	bl	80005c8 <checkEventResp>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d109      	bne.n	8000718 <catchBLE+0x6c>
			 *(connectionHandler) = buffer[5];
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <catchBLE+0x74>)
 8000706:	795b      	ldrb	r3, [r3, #5]
 8000708:	b21a      	sxth	r2, r3
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <catchBLE+0x80>)
 800070c:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 800070e:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <catchBLE+0x74>)
 8000710:	799b      	ldrb	r3, [r3, #6]
 8000712:	b21a      	sxth	r2, r3
 8000714:	4b05      	ldr	r3, [pc, #20]	@ (800072c <catchBLE+0x80>)
 8000716:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 8000718:	bf00      	nop
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	200001d4 	.word	0x200001d4
 8000724:	200000e8 	.word	0x200000e8
 8000728:	200000ec 	.word	0x200000ec
 800072c:	20000140 	.word	0x20000140
 8000730:	200000f4 	.word	0x200000f4

08000734 <setConnectable>:
 
 void setConnectable(){
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 		uint8_t* rxEvent;
 		//Start advertising
 		uint8_t *localname;
 		int res;
 		localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 800073a:	200c      	movs	r0, #12
 800073c:	f003 f8c2 	bl	80038c4 <malloc>
 8000740:	4603      	mov	r3, r0
 8000742:	60fb      	str	r3, [r7, #12]
 		memcpy(localname,deviceName,sizeof(deviceName));
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4a37      	ldr	r2, [pc, #220]	@ (8000824 <setConnectable+0xf0>)
 8000748:	6810      	ldr	r0, [r2, #0]
 800074a:	6018      	str	r0, [r3, #0]
 800074c:	8891      	ldrh	r1, [r2, #4]
 800074e:	7992      	ldrb	r2, [r2, #6]
 8000750:	8099      	strh	r1, [r3, #4]
 8000752:	719a      	strb	r2, [r3, #6]
 		localname[sizeof(deviceName)+1]=0x00;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	3308      	adds	r3, #8
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+2]=0x00;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	3309      	adds	r3, #9
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+3]=0x00;
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	330a      	adds	r3, #10
 8000768:	2200      	movs	r2, #0
 800076a:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+4]=0x00;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	330b      	adds	r3, #11
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)]=0x00;
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	3307      	adds	r3, #7
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]


 		ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 800077c:	4b2a      	ldr	r3, [pc, #168]	@ (8000828 <setConnectable+0xf4>)
 800077e:	2208      	movs	r2, #8
 8000780:	72da      	strb	r2, [r3, #11]
 		ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000782:	4b29      	ldr	r3, [pc, #164]	@ (8000828 <setConnectable+0xf4>)
 8000784:	2215      	movs	r2, #21
 8000786:	70da      	strb	r2, [r3, #3]

 		uint8_t *discoverableCommand;
 		discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000788:	2019      	movs	r0, #25
 800078a:	f003 f89b 	bl	80038c4 <malloc>
 800078e:	4603      	mov	r3, r0
 8000790:	60bb      	str	r3, [r7, #8]
 		memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	4a24      	ldr	r2, [pc, #144]	@ (8000828 <setConnectable+0xf4>)
 8000796:	461c      	mov	r4, r3
 8000798:	4613      	mov	r3, r2
 800079a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800079c:	6020      	str	r0, [r4, #0]
 800079e:	6061      	str	r1, [r4, #4]
 80007a0:	60a2      	str	r2, [r4, #8]
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	7323      	strb	r3, [r4, #12]
 		memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	330d      	adds	r3, #13
 80007aa:	220c      	movs	r2, #12
 80007ac:	68f9      	ldr	r1, [r7, #12]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f003 fc0f 	bl	8003fd2 <memcpy>

 		// remove existing buffer content
 		rxEvent=(uint8_t*)malloc(7);
 80007b4:	2007      	movs	r0, #7
 80007b6:	f003 f885 	bl	80038c4 <malloc>
 80007ba:	4603      	mov	r3, r0
 80007bc:	607b      	str	r3, [r7, #4]
 		res=fetchBleEvent(rxEvent,7);
 80007be:	2107      	movs	r1, #7
 80007c0:	6878      	ldr	r0, [r7, #4]
 80007c2:	f7ff fe77 	bl	80004b4 <fetchBleEvent>
 80007c6:	6038      	str	r0, [r7, #0]

 		// send the command to make the peripheral discoverable
 		sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 80007c8:	2119      	movs	r1, #25
 80007ca:	68b8      	ldr	r0, [r7, #8]
 80007cc:	f7ff ff22 	bl	8000614 <sendCommand>
 		HAL_Delay(100);
 80007d0:	2064      	movs	r0, #100	@ 0x64
 80007d2:	f001 f979 	bl	8001ac8 <HAL_Delay>
 		res=fetchBleEvent(rxEvent,7);
 80007d6:	2107      	movs	r1, #7
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff fe6b 	bl	80004b4 <fetchBleEvent>
 80007de:	6038      	str	r0, [r7, #0]
 		if(res==BLE_OK){
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d10e      	bne.n	8000804 <setConnectable+0xd0>
 		   if(checkEventResp(rxEvent, ACI_GAP_SET_DISCOVERABLE_COMPLETE, 7)==BLE_OK){
 80007e6:	2207      	movs	r2, #7
 80007e8:	4910      	ldr	r1, [pc, #64]	@ (800082c <setConnectable+0xf8>)
 80007ea:	6878      	ldr	r0, [r7, #4]
 80007ec:	f7ff feec 	bl	80005c8 <checkEventResp>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d106      	bne.n	8000804 <setConnectable+0xd0>
 			  stackInitCompleteFlag|=0x80;
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <setConnectable+0xfc>)
 80007f8:	881b      	ldrh	r3, [r3, #0]
 80007fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007fe:	b29a      	uxth	r2, r3
 8000800:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <setConnectable+0xfc>)
 8000802:	801a      	strh	r2, [r3, #0]
 		   }
 		}
 		free(rxEvent);
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f003 f865 	bl	80038d4 <free>
 		free(discoverableCommand);
 800080a:	68b8      	ldr	r0, [r7, #8]
 800080c:	f003 f862 	bl	80038d4 <free>
 		free(localname);
 8000810:	68f8      	ldr	r0, [r7, #12]
 8000812:	f003 f85f 	bl	80038d4 <free>
 		HAL_Delay(10);
 8000816:	200a      	movs	r0, #10
 8000818:	f001 f956 	bl	8001ac8 <HAL_Delay>
  }
 800081c:	bf00      	nop
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	bd90      	pop	{r4, r7, pc}
 8000824:	20000108 	.word	0x20000108
 8000828:	20000078 	.word	0x20000078
 800082c:	20000088 	.word	0x20000088
 8000830:	200002de 	.word	0x200002de

08000834 <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
 8000840:	603b      	str	r3, [r7, #0]
		int response;
 
		sendCommand(command,size);
 8000842:	68b9      	ldr	r1, [r7, #8]
 8000844:	68f8      	ldr	r0, [r7, #12]
 8000846:	f7ff fee5 	bl	8000614 <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 800084a:	6a3b      	ldr	r3, [r7, #32]
 800084c:	005a      	lsls	r2, r3, #1
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	4413      	add	r3, r2
 8000852:	4618      	mov	r0, r3
 8000854:	f003 f836 	bl	80038c4 <malloc>
 8000858:	4603      	mov	r3, r0
 800085a:	461a      	mov	r2, r3
 800085c:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <BLE_command+0x90>)
 800085e:	601a      	str	r2, [r3, #0]
 
		long contatore=0;
 8000860:	2300      	movs	r3, #0
 8000862:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000864:	e007      	b.n	8000876 <BLE_command+0x42>
			contatore++;
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	3301      	adds	r3, #1
 800086a:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 800086c:	693b      	ldr	r3, [r7, #16]
 800086e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000872:	4293      	cmp	r3, r2
 8000874:	dc07      	bgt.n	8000886 <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000876:	2140      	movs	r1, #64	@ 0x40
 8000878:	4813      	ldr	r0, [pc, #76]	@ (80008c8 <BLE_command+0x94>)
 800087a:	f001 fc05 	bl	8002088 <HAL_GPIO_ReadPin>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d0f0      	beq.n	8000866 <BLE_command+0x32>
 8000884:	e000      	b.n	8000888 <BLE_command+0x54>
				break;
 8000886:	bf00      	nop
			}
		}
 
 
		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000888:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <BLE_command+0x90>)
 800088a:	6818      	ldr	r0, [r3, #0]
 800088c:	6a3b      	ldr	r3, [r7, #32]
 800088e:	005a      	lsls	r2, r3, #1
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	4413      	add	r3, r2
 8000894:	4619      	mov	r1, r3
 8000896:	f7ff fe0d 	bl	80004b4 <fetchBleEvent>
 800089a:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d107      	bne.n	80008b2 <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <BLE_command+0x90>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	683a      	ldr	r2, [r7, #0]
 80008a8:	6879      	ldr	r1, [r7, #4]
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fe8c 	bl	80005c8 <checkEventResp>
 80008b0:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 80008b2:	200a      	movs	r0, #10
 80008b4:	f001 f908 	bl	8001ac8 <HAL_Delay>
 
 
	 return response;
 80008b8:	697b      	ldr	r3, [r7, #20]
 }
 80008ba:	4618      	mov	r0, r3
 80008bc:	3718      	adds	r7, #24
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	200002e0 	.word	0x200002e0
 80008c8:	48001000 	.word	0x48001000

080008cc <addService>:
 
 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af02      	add	r7, sp, #8
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
 
 
	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 80008d8:	4b14      	ldr	r3, [pc, #80]	@ (800092c <addService+0x60>)
 80008da:	2210      	movs	r2, #16
 80008dc:	68f9      	ldr	r1, [r7, #12]
 80008de:	4618      	mov	r0, r3
 80008e0:	f003 fb77 	bl	8003fd2 <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	b2da      	uxtb	r2, r3
 80008e8:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <addService+0x64>)
 80008ea:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 80008ec:	2301      	movs	r3, #1
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	2307      	movs	r3, #7
 80008f2:	4a10      	ldr	r2, [pc, #64]	@ (8000934 <addService+0x68>)
 80008f4:	2117      	movs	r1, #23
 80008f6:	480e      	ldr	r0, [pc, #56]	@ (8000930 <addService+0x64>)
 80008f8:	f7ff ff9c 	bl	8000834 <BLE_command>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d10a      	bne.n	8000918 <addService+0x4c>
			handle[0]=rxEvent[7];
 8000902:	4b0d      	ldr	r3, [pc, #52]	@ (8000938 <addService+0x6c>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	79da      	ldrb	r2, [r3, #7]
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 800090c:	4b0a      	ldr	r3, [pc, #40]	@ (8000938 <addService+0x6c>)
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	3301      	adds	r3, #1
 8000914:	7a12      	ldrb	r2, [r2, #8]
 8000916:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 8000918:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <addService+0x6c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4618      	mov	r0, r3
 800091e:	f002 ffd9 	bl	80038d4 <free>
 }
 8000922:	bf00      	nop
 8000924:	3710      	adds	r7, #16
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000095 	.word	0x20000095
 8000930:	20000090 	.word	0x20000090
 8000934:	200000a8 	.word	0x200000a8
 8000938:	200002e0 	.word	0x200002e0

0800093c <addCharacteristic>:
 
 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af02      	add	r7, sp, #8
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
 8000948:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 800094a:	4b19      	ldr	r3, [pc, #100]	@ (80009b0 <addCharacteristic+0x74>)
 800094c:	2210      	movs	r2, #16
 800094e:	68f9      	ldr	r1, [r7, #12]
 8000950:	4618      	mov	r0, r3
 8000952:	f003 fb3e 	bl	8003fd2 <memcpy>
 
	 ADD_CUSTOM_CHAR[4]= handleService[0];
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	781a      	ldrb	r2, [r3, #0]
 800095a:	4b16      	ldr	r3, [pc, #88]	@ (80009b4 <addCharacteristic+0x78>)
 800095c:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	785a      	ldrb	r2, [r3, #1]
 8000962:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <addCharacteristic+0x78>)
 8000964:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 8000966:	4a13      	ldr	r2, [pc, #76]	@ (80009b4 <addCharacteristic+0x78>)
 8000968:	78fb      	ldrb	r3, [r7, #3]
 800096a:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 800096c:	4a11      	ldr	r2, [pc, #68]	@ (80009b4 <addCharacteristic+0x78>)
 800096e:	7e3b      	ldrb	r3, [r7, #24]
 8000970:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000972:	2301      	movs	r3, #1
 8000974:	9300      	str	r3, [sp, #0]
 8000976:	2307      	movs	r3, #7
 8000978:	4a0f      	ldr	r2, [pc, #60]	@ (80009b8 <addCharacteristic+0x7c>)
 800097a:	211e      	movs	r1, #30
 800097c:	480d      	ldr	r0, [pc, #52]	@ (80009b4 <addCharacteristic+0x78>)
 800097e:	f7ff ff59 	bl	8000834 <BLE_command>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d10a      	bne.n	800099e <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 8000988:	4b0c      	ldr	r3, [pc, #48]	@ (80009bc <addCharacteristic+0x80>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	79da      	ldrb	r2, [r3, #7]
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 8000992:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <addCharacteristic+0x80>)
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	3301      	adds	r3, #1
 800099a:	7a12      	ldrb	r2, [r2, #8]
 800099c:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 800099e:	4b07      	ldr	r3, [pc, #28]	@ (80009bc <addCharacteristic+0x80>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f002 ff96 	bl	80038d4 <free>
 }
 80009a8:	bf00      	nop
 80009aa:	3710      	adds	r7, #16
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	200000b7 	.word	0x200000b7
 80009b4:	200000b0 	.word	0x200000b0
 80009b8:	200000d0 	.word	0x200000d0
 80009bc:	200002e0 	.word	0x200002e0

080009c0 <updateCharValue>:
 
 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b088      	sub	sp, #32
 80009c4:	af02      	add	r7, sp, #8
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	607a      	str	r2, [r7, #4]
 80009cc:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	3306      	adds	r3, #6
 80009d4:	b2da      	uxtb	r2, r3
 80009d6:	4b21      	ldr	r3, [pc, #132]	@ (8000a5c <updateCharValue+0x9c>)
 80009d8:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	781a      	ldrb	r2, [r3, #0]
 80009de:	4b1f      	ldr	r3, [pc, #124]	@ (8000a5c <updateCharValue+0x9c>)
 80009e0:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	785a      	ldrb	r2, [r3, #1]
 80009e6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a5c <updateCharValue+0x9c>)
 80009e8:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	781a      	ldrb	r2, [r3, #0]
 80009ee:	4b1b      	ldr	r3, [pc, #108]	@ (8000a5c <updateCharValue+0x9c>)
 80009f0:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 80009f2:	68bb      	ldr	r3, [r7, #8]
 80009f4:	785a      	ldrb	r2, [r3, #1]
 80009f6:	4b19      	ldr	r3, [pc, #100]	@ (8000a5c <updateCharValue+0x9c>)
 80009f8:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	4b17      	ldr	r3, [pc, #92]	@ (8000a5c <updateCharValue+0x9c>)
 8000a00:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	b2da      	uxtb	r2, r3
 8000a06:	4b15      	ldr	r3, [pc, #84]	@ (8000a5c <updateCharValue+0x9c>)
 8000a08:	725a      	strb	r2, [r3, #9]
 
	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	330a      	adds	r3, #10
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f002 ff58 	bl	80038c4 <malloc>
 8000a14:	4603      	mov	r3, r0
 8000a16:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8000a18:	220a      	movs	r2, #10
 8000a1a:	4910      	ldr	r1, [pc, #64]	@ (8000a5c <updateCharValue+0x9c>)
 8000a1c:	6978      	ldr	r0, [r7, #20]
 8000a1e:	f003 fad8 	bl	8003fd2 <memcpy>
	 memcpy(commandComplete+10,data,size);
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	330a      	adds	r3, #10
 8000a26:	683a      	ldr	r2, [r7, #0]
 8000a28:	6a39      	ldr	r1, [r7, #32]
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f003 fad1 	bl	8003fd2 <memcpy>
 
	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	f103 010a 	add.w	r1, r3, #10
 8000a36:	2300      	movs	r3, #0
 8000a38:	9300      	str	r3, [sp, #0]
 8000a3a:	2307      	movs	r3, #7
 8000a3c:	4a08      	ldr	r2, [pc, #32]	@ (8000a60 <updateCharValue+0xa0>)
 8000a3e:	6978      	ldr	r0, [r7, #20]
 8000a40:	f7ff fef8 	bl	8000834 <BLE_command>
 
	 free(commandComplete);
 8000a44:	6978      	ldr	r0, [r7, #20]
 8000a46:	f002 ff45 	bl	80038d4 <free>
	 free(rxEvent);
 8000a4a:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <updateCharValue+0xa4>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f002 ff40 	bl	80038d4 <free>
 }
 8000a54:	bf00      	nop
 8000a56:	3718      	adds	r7, #24
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	200000d8 	.word	0x200000d8
 8000a60:	200000d0 	.word	0x200000d0
 8000a64:	200002e0 	.word	0x200002e0

08000a68 <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af02      	add	r7, sp, #8
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d102      	bne.n	8000a7e <setDiscoverability+0x16>
		 setConnectable();
 8000a78:	f7ff fe5c 	bl	8000734 <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 8000a7c:	e00f      	b.n	8000a9e <setDiscoverability+0x36>
	 else if (mode == 0){
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d10c      	bne.n	8000a9e <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8000a84:	2300      	movs	r3, #0
 8000a86:	9300      	str	r3, [sp, #0]
 8000a88:	2307      	movs	r3, #7
 8000a8a:	4a07      	ldr	r2, [pc, #28]	@ (8000aa8 <setDiscoverability+0x40>)
 8000a8c:	2104      	movs	r1, #4
 8000a8e:	4807      	ldr	r0, [pc, #28]	@ (8000aac <setDiscoverability+0x44>)
 8000a90:	f7ff fed0 	bl	8000834 <BLE_command>
		 free(rxEvent);
 8000a94:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <setDiscoverability+0x48>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f002 ff1b 	bl	80038d4 <free>
 }
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000100 	.word	0x20000100
 8000aac:	200000fc 	.word	0x200000fc
 8000ab0:	200002e0 	.word	0x200002e0

08000ab4 <i2c_init>:
 */

/* Include memory map of our MCU */
#include <stm32l475xx.h>

	void i2c_init() {
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0

		// Enable I2C2 clock
		RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 8000ab8:	4b33      	ldr	r3, [pc, #204]	@ (8000b88 <i2c_init+0xd4>)
 8000aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000abc:	4a32      	ldr	r2, [pc, #200]	@ (8000b88 <i2c_init+0xd4>)
 8000abe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ac2:	6593      	str	r3, [r2, #88]	@ 0x58

		// Reset I2C2
		RCC->APB1RSTR1 |= RCC_APB1RSTR1_I2C2RST;
 8000ac4:	4b30      	ldr	r3, [pc, #192]	@ (8000b88 <i2c_init+0xd4>)
 8000ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ac8:	4a2f      	ldr	r2, [pc, #188]	@ (8000b88 <i2c_init+0xd4>)
 8000aca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ace:	6393      	str	r3, [r2, #56]	@ 0x38
		RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_I2C2RST;
 8000ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b88 <i2c_init+0xd4>)
 8000ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8000b88 <i2c_init+0xd4>)
 8000ad6:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000ada:	6393      	str	r3, [r2, #56]	@ 0x38

		// Disable I2C2 before configuring
		I2C2->CR1 &= ~I2C_CR1_PE;
 8000adc:	4b2b      	ldr	r3, [pc, #172]	@ (8000b8c <i2c_init+0xd8>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a2a      	ldr	r2, [pc, #168]	@ (8000b8c <i2c_init+0xd8>)
 8000ae2:	f023 0301 	bic.w	r3, r3, #1
 8000ae6:	6013      	str	r3, [r2, #0]

		// Set PB10 and PB11 to Alternate Function mode
		GPIOB->MODER &= ~GPIO_MODER_MODE10;
 8000ae8:	4b29      	ldr	r3, [pc, #164]	@ (8000b90 <i2c_init+0xdc>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a28      	ldr	r2, [pc, #160]	@ (8000b90 <i2c_init+0xdc>)
 8000aee:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000af2:	6013      	str	r3, [r2, #0]
		GPIOB->MODER &= ~GPIO_MODER_MODE11;
 8000af4:	4b26      	ldr	r3, [pc, #152]	@ (8000b90 <i2c_init+0xdc>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a25      	ldr	r2, [pc, #148]	@ (8000b90 <i2c_init+0xdc>)
 8000afa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000afe:	6013      	str	r3, [r2, #0]

		GPIOB->MODER |= GPIO_MODER_MODE10_1;
 8000b00:	4b23      	ldr	r3, [pc, #140]	@ (8000b90 <i2c_init+0xdc>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a22      	ldr	r2, [pc, #136]	@ (8000b90 <i2c_init+0xdc>)
 8000b06:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b0a:	6013      	str	r3, [r2, #0]
		GPIOB->MODER |= GPIO_MODER_MODE11_1;
 8000b0c:	4b20      	ldr	r3, [pc, #128]	@ (8000b90 <i2c_init+0xdc>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a1f      	ldr	r2, [pc, #124]	@ (8000b90 <i2c_init+0xdc>)
 8000b12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000b16:	6013      	str	r3, [r2, #0]

		// Set Open-Drain output type
		GPIOB->OTYPER |= GPIO_OTYPER_OT10;
 8000b18:	4b1d      	ldr	r3, [pc, #116]	@ (8000b90 <i2c_init+0xdc>)
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000b90 <i2c_init+0xdc>)
 8000b1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b22:	6053      	str	r3, [r2, #4]
		GPIOB->OTYPER |= GPIO_OTYPER_OT11;
 8000b24:	4b1a      	ldr	r3, [pc, #104]	@ (8000b90 <i2c_init+0xdc>)
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	4a19      	ldr	r2, [pc, #100]	@ (8000b90 <i2c_init+0xdc>)
 8000b2a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b2e:	6053      	str	r3, [r2, #4]

		GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD10;
 8000b30:	4b17      	ldr	r3, [pc, #92]	@ (8000b90 <i2c_init+0xdc>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	4a16      	ldr	r2, [pc, #88]	@ (8000b90 <i2c_init+0xdc>)
 8000b36:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000b3a:	60d3      	str	r3, [r2, #12]
		GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD11;
 8000b3c:	4b14      	ldr	r3, [pc, #80]	@ (8000b90 <i2c_init+0xdc>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	4a13      	ldr	r2, [pc, #76]	@ (8000b90 <i2c_init+0xdc>)
 8000b42:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000b46:	60d3      	str	r3, [r2, #12]

		// Enable Pull-Up resistors
		GPIOB->PUPDR |= GPIO_PUPDR_PUPD10_0;
 8000b48:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <i2c_init+0xdc>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	4a10      	ldr	r2, [pc, #64]	@ (8000b90 <i2c_init+0xdc>)
 8000b4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000b52:	60d3      	str	r3, [r2, #12]
		GPIOB->PUPDR |= GPIO_PUPDR_PUPD11_0;
 8000b54:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <i2c_init+0xdc>)
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	4a0d      	ldr	r2, [pc, #52]	@ (8000b90 <i2c_init+0xdc>)
 8000b5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b5e:	60d3      	str	r3, [r2, #12]

		// Set Alternate Function AF4 (I2C2) for PB10 and PB11
		GPIOB->AFR[1] |= (4 << GPIO_AFRH_AFSEL10_Pos) | (4 << GPIO_AFRH_AFSEL11_Pos);
 8000b60:	4b0b      	ldr	r3, [pc, #44]	@ (8000b90 <i2c_init+0xdc>)
 8000b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b64:	4a0a      	ldr	r2, [pc, #40]	@ (8000b90 <i2c_init+0xdc>)
 8000b66:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 8000b6a:	6253      	str	r3, [r2, #36]	@ 0x24

		// Configures to 40kHz Frequency
		I2C2->TIMINGR =
 8000b6c:	4b07      	ldr	r3, [pc, #28]	@ (8000b8c <i2c_init+0xd8>)
 8000b6e:	4a09      	ldr	r2, [pc, #36]	@ (8000b94 <i2c_init+0xe0>)
 8000b70:	611a      	str	r2, [r3, #16]
		  (0x2D << I2C_TIMINGR_SCLH_Pos) |
		  (0x2 << I2C_TIMINGR_SDADEL_Pos) |
		  (0x4 << I2C_TIMINGR_SCLDEL_Pos);

		// Enables Peripheral
		I2C2->CR1 |= I2C_CR1_PE;
 8000b72:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <i2c_init+0xd8>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a05      	ldr	r2, [pc, #20]	@ (8000b8c <i2c_init+0xd8>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6013      	str	r3, [r2, #0]
	}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	40005800 	.word	0x40005800
 8000b90:	48000400 	.word	0x48000400
 8000b94:	00422d31 	.word	0x00422d31

08000b98 <i2c_transaction>:

uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len)
	{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	603a      	str	r2, [r7, #0]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	71bb      	strb	r3, [r7, #6]
 8000baa:	4613      	mov	r3, r2
 8000bac:	717b      	strb	r3, [r7, #5]

		// Wait for the bus to be free
		while (I2C2->ISR & I2C_ISR_BUSY);
 8000bae:	bf00      	nop
 8000bb0:	4b66      	ldr	r3, [pc, #408]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d1f9      	bne.n	8000bb0 <i2c_transaction+0x18>

		// Clears previously set flags
		I2C2->ICR |= I2C_ICR_NACKCF;
 8000bbc:	4b63      	ldr	r3, [pc, #396]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bbe:	69db      	ldr	r3, [r3, #28]
 8000bc0:	4a62      	ldr	r2, [pc, #392]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bc2:	f043 0310 	orr.w	r3, r3, #16
 8000bc6:	61d3      	str	r3, [r2, #28]
		I2C2->ICR |= I2C_ICR_STOPCF;
 8000bc8:	4b60      	ldr	r3, [pc, #384]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bca:	69db      	ldr	r3, [r3, #28]
 8000bcc:	4a5f      	ldr	r2, [pc, #380]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bce:	f043 0320 	orr.w	r3, r3, #32
 8000bd2:	61d3      	str	r3, [r2, #28]

		// Configs and resets CR2 registers
	    I2C2->CR2 &= ~I2C_CR2_START; // clear start
 8000bd4:	4b5d      	ldr	r3, [pc, #372]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	4a5c      	ldr	r2, [pc, #368]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000bde:	6053      	str	r3, [r2, #4]
	    I2C2->CR2 &= ~I2C_CR2_ADD10; // disable 10-bit addressing
 8000be0:	4b5a      	ldr	r3, [pc, #360]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	4a59      	ldr	r2, [pc, #356]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000be6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000bea:	6053      	str	r3, [r2, #4]
	    I2C2->CR2 &= ~I2C_CR2_SADD; // clear address
 8000bec:	4b57      	ldr	r3, [pc, #348]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	4a56      	ldr	r2, [pc, #344]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bf2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000bf6:	f023 0303 	bic.w	r3, r3, #3
 8000bfa:	6053      	str	r3, [r2, #4]
	    I2C2->CR2 &= ~I2C_CR2_NBYTES; // clear length
 8000bfc:	4b53      	ldr	r3, [pc, #332]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	4a52      	ldr	r2, [pc, #328]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c02:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000c06:	6053      	str	r3, [r2, #4]


	    I2C2->CR2 |= (uint32_t)(address << 1);  // Shift the address left if it's 7-bit
 8000c08:	4b50      	ldr	r3, [pc, #320]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c0a:	685a      	ldr	r2, [r3, #4]
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	494e      	ldr	r1, [pc, #312]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c12:	4313      	orrs	r3, r2
 8000c14:	604b      	str	r3, [r1, #4]
	    I2C2->CR2 |= (uint32_t) len << I2C_CR2_NBYTES_Pos; // set length
 8000c16:	4b4d      	ldr	r3, [pc, #308]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c18:	685a      	ldr	r2, [r3, #4]
 8000c1a:	797b      	ldrb	r3, [r7, #5]
 8000c1c:	041b      	lsls	r3, r3, #16
 8000c1e:	494b      	ldr	r1, [pc, #300]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c20:	4313      	orrs	r3, r2
 8000c22:	604b      	str	r3, [r1, #4]
//	    I2C2->CR2 |= I2C_CR2_AUTOEND; // enable autoend

	    if (dir) // READ
 8000c24:	79bb      	ldrb	r3, [r7, #6]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d038      	beq.n	8000c9c <i2c_transaction+0x104>
	    {
	        I2C2->CR2 |= I2C_CR2_RD_WRN; // set read mode
 8000c2a:	4b48      	ldr	r3, [pc, #288]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	4a47      	ldr	r2, [pc, #284]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c30:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c34:	6053      	str	r3, [r2, #4]
	        I2C2->CR2 |= I2C_CR2_START; // generate start condition
 8000c36:	4b45      	ldr	r3, [pc, #276]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	4a44      	ldr	r2, [pc, #272]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c3c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c40:	6053      	str	r3, [r2, #4]

	        // NACK check
	        if (I2C2->ISR & I2C_ISR_NACKF) {
 8000c42:	4b42      	ldr	r3, [pc, #264]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c44:	699b      	ldr	r3, [r3, #24]
 8000c46:	f003 0310 	and.w	r3, r3, #16
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d00d      	beq.n	8000c6a <i2c_transaction+0xd2>
	            I2C2->ICR |= I2C_ICR_NACKCF; // Clear NACK flag
 8000c4e:	4b3f      	ldr	r3, [pc, #252]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c50:	69db      	ldr	r3, [r3, #28]
 8000c52:	4a3e      	ldr	r2, [pc, #248]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c54:	f043 0310 	orr.w	r3, r3, #16
 8000c58:	61d3      	str	r3, [r2, #28]
	            I2C2->CR2 |= I2C_CR2_STOP;   // Send STOP condition
 8000c5a:	4b3c      	ldr	r3, [pc, #240]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	4a3b      	ldr	r2, [pc, #236]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c64:	6053      	str	r3, [r2, #4]
	            return 1; // Error
 8000c66:	2301      	movs	r3, #1
 8000c68:	e069      	b.n	8000d3e <i2c_transaction+0x1a6>
	        }

	        for (uint8_t i = 0; i < len; i++)
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	73fb      	strb	r3, [r7, #15]
 8000c6e:	e010      	b.n	8000c92 <i2c_transaction+0xfa>
	        {
	            while (!(I2C2->ISR & I2C_ISR_RXNE));
 8000c70:	bf00      	nop
 8000c72:	4b36      	ldr	r3, [pc, #216]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c74:	699b      	ldr	r3, [r3, #24]
 8000c76:	f003 0304 	and.w	r3, r3, #4
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f9      	beq.n	8000c72 <i2c_transaction+0xda>
	            data[i] = I2C2->RXDR;
 8000c7e:	4b33      	ldr	r3, [pc, #204]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c80:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000c82:	7bfb      	ldrb	r3, [r7, #15]
 8000c84:	683a      	ldr	r2, [r7, #0]
 8000c86:	4413      	add	r3, r2
 8000c88:	b2ca      	uxtb	r2, r1
 8000c8a:	701a      	strb	r2, [r3, #0]
	        for (uint8_t i = 0; i < len; i++)
 8000c8c:	7bfb      	ldrb	r3, [r7, #15]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	73fb      	strb	r3, [r7, #15]
 8000c92:	7bfa      	ldrb	r2, [r7, #15]
 8000c94:	797b      	ldrb	r3, [r7, #5]
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d3ea      	bcc.n	8000c70 <i2c_transaction+0xd8>
 8000c9a:	e036      	b.n	8000d0a <i2c_transaction+0x172>
	        }
	    }
	    else // WRITE
	    {
	        I2C2->CR2 &= ~I2C_CR2_RD_WRN; // set write mode
 8000c9c:	4b2b      	ldr	r3, [pc, #172]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	4a2a      	ldr	r2, [pc, #168]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000ca2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000ca6:	6053      	str	r3, [r2, #4]
	        I2C2->CR2 |= I2C_CR2_START; // generate start condition
 8000ca8:	4b28      	ldr	r3, [pc, #160]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	4a27      	ldr	r2, [pc, #156]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000cae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000cb2:	6053      	str	r3, [r2, #4]

	        // NACK check
	        if (I2C2->ISR & I2C_ISR_NACKF) {
 8000cb4:	4b25      	ldr	r3, [pc, #148]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	f003 0310 	and.w	r3, r3, #16
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d00d      	beq.n	8000cdc <i2c_transaction+0x144>
	            I2C2->ICR |= I2C_ICR_NACKCF; // Clear NACK flag
 8000cc0:	4b22      	ldr	r3, [pc, #136]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000cc2:	69db      	ldr	r3, [r3, #28]
 8000cc4:	4a21      	ldr	r2, [pc, #132]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000cc6:	f043 0310 	orr.w	r3, r3, #16
 8000cca:	61d3      	str	r3, [r2, #28]
	            I2C2->CR2 |= I2C_CR2_STOP;   // Send STOP condition
 8000ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	4a1e      	ldr	r2, [pc, #120]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000cd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cd6:	6053      	str	r3, [r2, #4]
	            return 1; // Error
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e030      	b.n	8000d3e <i2c_transaction+0x1a6>
	        }

	        for (uint8_t i = 0; i < len; i++) {
 8000cdc:	2300      	movs	r3, #0
 8000cde:	73bb      	strb	r3, [r7, #14]
 8000ce0:	e00f      	b.n	8000d02 <i2c_transaction+0x16a>
	        	// Waits for TXIS to be ready
	            while (!(I2C2->ISR & I2C_ISR_TXIS));
 8000ce2:	bf00      	nop
 8000ce4:	4b19      	ldr	r3, [pc, #100]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f003 0302 	and.w	r3, r3, #2
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d0f9      	beq.n	8000ce4 <i2c_transaction+0x14c>
	            I2C2->TXDR = data[i];
 8000cf0:	7bbb      	ldrb	r3, [r7, #14]
 8000cf2:	683a      	ldr	r2, [r7, #0]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	781a      	ldrb	r2, [r3, #0]
 8000cf8:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000cfa:	629a      	str	r2, [r3, #40]	@ 0x28
	        for (uint8_t i = 0; i < len; i++) {
 8000cfc:	7bbb      	ldrb	r3, [r7, #14]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	73bb      	strb	r3, [r7, #14]
 8000d02:	7bba      	ldrb	r2, [r7, #14]
 8000d04:	797b      	ldrb	r3, [r7, #5]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d3eb      	bcc.n	8000ce2 <i2c_transaction+0x14a>
	        }
	    }

	    // Waits for any transfers to be complete
	    while (!(I2C2->ISR & I2C_ISR_TC));
 8000d0a:	bf00      	nop
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d0f9      	beq.n	8000d0c <i2c_transaction+0x174>

	    I2C2->CR2 |= I2C_CR2_STOP;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	4a0b      	ldr	r2, [pc, #44]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000d1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d22:	6053      	str	r3, [r2, #4]


	    // Clear transaction flags
	    I2C2->ICR |= I2C_ICR_STOPCF; // Clear STOP flag
 8000d24:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000d26:	69db      	ldr	r3, [r3, #28]
 8000d28:	4a08      	ldr	r2, [pc, #32]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000d2a:	f043 0320 	orr.w	r3, r3, #32
 8000d2e:	61d3      	str	r3, [r2, #28]
	    I2C2->ICR |= I2C_ICR_NACKCF; // Clear NACK flag
 8000d30:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000d32:	69db      	ldr	r3, [r3, #28]
 8000d34:	4a05      	ldr	r2, [pc, #20]	@ (8000d4c <i2c_transaction+0x1b4>)
 8000d36:	f043 0310 	orr.w	r3, r3, #16
 8000d3a:	61d3      	str	r3, [r2, #28]
	    return 0;
 8000d3c:	2300      	movs	r3, #0
	}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3714      	adds	r7, #20
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	40005800 	.word	0x40005800

08000d50 <leds_init>:

/* Include memory map of our MCU */
#include <stm32l475xx.h>

void leds_init()
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
	// enable GPIO clocks for LED peripherals
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000d54:	4b32      	ldr	r3, [pc, #200]	@ (8000e20 <leds_init+0xd0>)
 8000d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d58:	4a31      	ldr	r2, [pc, #196]	@ (8000e20 <leds_init+0xd0>)
 8000d5a:	f043 0301 	orr.w	r3, r3, #1
 8000d5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000d60:	4b2f      	ldr	r3, [pc, #188]	@ (8000e20 <leds_init+0xd0>)
 8000d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d64:	4a2e      	ldr	r2, [pc, #184]	@ (8000e20 <leds_init+0xd0>)
 8000d66:	f043 0302 	orr.w	r3, r3, #2
 8000d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/* Configure PA5 as an output by clearing all bits and setting the mode */
	GPIOA->MODER &= ~GPIO_MODER_MODE5;
 8000d6c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d76:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000d7a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE5_0;
 8000d7c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d8a:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8000d8c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d96:	f023 0320 	bic.w	r3, r3, #32
 8000d9a:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8000d9c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000da6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000daa:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use low speed mode */
	GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8000dac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000db6:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000dba:	6093      	str	r3, [r2, #8]

	/* Turn off the LED */
	GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000dbc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000dc6:	f023 0320 	bic.w	r3, r3, #32
 8000dca:	6153      	str	r3, [r2, #20]

	// configure PA14 as output
	GPIOB->MODER &= ~GPIO_MODER_MODE14; // clear bits
 8000dcc:	4b15      	ldr	r3, [pc, #84]	@ (8000e24 <leds_init+0xd4>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a14      	ldr	r2, [pc, #80]	@ (8000e24 <leds_init+0xd4>)
 8000dd2:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000dd6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE14_0; // set mode
 8000dd8:	4b12      	ldr	r3, [pc, #72]	@ (8000e24 <leds_init+0xd4>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a11      	ldr	r2, [pc, #68]	@ (8000e24 <leds_init+0xd4>)
 8000dde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000de2:	6013      	str	r3, [r2, #0]

	// configure the GPIO output as push pull (transistor for high and low)
	GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 8000de4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e24 <leds_init+0xd4>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	4a0e      	ldr	r2, [pc, #56]	@ (8000e24 <leds_init+0xd4>)
 8000dea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000dee:	6053      	str	r3, [r2, #4]

	// Disable the internal pull-up and pull-down resistors
	GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8000df0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e24 <leds_init+0xd4>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	4a0b      	ldr	r2, [pc, #44]	@ (8000e24 <leds_init+0xd4>)
 8000df6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000dfa:	60d3      	str	r3, [r2, #12]

	// Configure the GPIO to use low speed mode
	GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED14_Pos);
 8000dfc:	4b09      	ldr	r3, [pc, #36]	@ (8000e24 <leds_init+0xd4>)
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	4a08      	ldr	r2, [pc, #32]	@ (8000e24 <leds_init+0xd4>)
 8000e02:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 8000e06:	6093      	str	r3, [r2, #8]

	// Turn off LED
	GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000e08:	4b06      	ldr	r3, [pc, #24]	@ (8000e24 <leds_init+0xd4>)
 8000e0a:	695b      	ldr	r3, [r3, #20]
 8000e0c:	4a05      	ldr	r2, [pc, #20]	@ (8000e24 <leds_init+0xd4>)
 8000e0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000e12:	6153      	str	r3, [r2, #20]
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	40021000 	.word	0x40021000
 8000e24:	48000400 	.word	0x48000400

08000e28 <leds_set>:

void leds_set(uint8_t led)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
	// check if 1st bit is on for PA5 LED peripheral to turn on, otherwise switch it off
	if(led & 0x01) {
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 0301 	and.w	r3, r3, #1
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d008      	beq.n	8000e4e <leds_set+0x26>
	  GPIOA->ODR |= GPIO_ODR_OD5;
 8000e3c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e46:	f043 0320 	orr.w	r3, r3, #32
 8000e4a:	6153      	str	r3, [r2, #20]
 8000e4c:	e007      	b.n	8000e5e <leds_set+0x36>
	} else {
	  GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000e4e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e52:	695b      	ldr	r3, [r3, #20]
 8000e54:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e58:	f023 0320 	bic.w	r3, r3, #32
 8000e5c:	6153      	str	r3, [r2, #20]
	}
	// check if 2nd bit is on for PB14 LED peripheral to turn on, otherwise switch it off
	if(led & 0x02) {
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	f003 0302 	and.w	r3, r3, #2
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d006      	beq.n	8000e76 <leds_set+0x4e>
	  GPIOB->ODR |= GPIO_ODR_OD14;
 8000e68:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <leds_set+0x68>)
 8000e6a:	695b      	ldr	r3, [r3, #20]
 8000e6c:	4a08      	ldr	r2, [pc, #32]	@ (8000e90 <leds_set+0x68>)
 8000e6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e72:	6153      	str	r3, [r2, #20]
	} else {
	  GPIOB->ODR &= ~GPIO_ODR_OD14;
	}
}
 8000e74:	e005      	b.n	8000e82 <leds_set+0x5a>
	  GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000e76:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <leds_set+0x68>)
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	4a05      	ldr	r2, [pc, #20]	@ (8000e90 <leds_set+0x68>)
 8000e7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000e80:	6153      	str	r3, [r2, #20]
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	48000400 	.word	0x48000400

08000e94 <lsm6dsl_init>:
#define TAP_CFG 0x58
#define WAKE_UP_THS 0x5B
#define WAKE_UP_DUR 0X5C
#define LSB_GRAV 16384 // LSB per G, found in datasheet

void lsm6dsl_init() {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
    uint8_t ctrl1_xl_data[2];
    ctrl1_xl_data[0] = CTRL1_XL;  // Register address for CTRL1_XL
 8000e9a:	2310      	movs	r3, #16
 8000e9c:	753b      	strb	r3, [r7, #20]
    ctrl1_xl_data[1] = 0x60;      // Value to set (416 Hz, High-Performance mode)
 8000e9e:	2360      	movs	r3, #96	@ 0x60
 8000ea0:	757b      	strb	r3, [r7, #21]

    uint8_t int1_ctrl_data[2];
    int1_ctrl_data[0] = INT1_CTRL;  // Register address for INT1_CTRL
 8000ea2:	230d      	movs	r3, #13
 8000ea4:	743b      	strb	r3, [r7, #16]
    int1_ctrl_data[1] = 0x01;       // Value to set (enable data-ready interrupt)
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	747b      	strb	r3, [r7, #17]

    uint8_t wake_up_dur_data[2];
    wake_up_dur_data[0] = WAKE_UP_DUR;
 8000eaa:	235c      	movs	r3, #92	@ 0x5c
 8000eac:	733b      	strb	r3, [r7, #12]
    wake_up_dur_data[1] = 0x00;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	737b      	strb	r3, [r7, #13]

    uint8_t wake_up_ths_data[2];
    wake_up_ths_data[0] = WAKE_UP_THS;
 8000eb2:	235b      	movs	r3, #91	@ 0x5b
 8000eb4:	723b      	strb	r3, [r7, #8]
    wake_up_ths_data[1] = 0x02;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	727b      	strb	r3, [r7, #9]

    uint8_t tap_cfg_data[2];
    tap_cfg_data[0] = TAP_CFG;
 8000eba:	2358      	movs	r3, #88	@ 0x58
 8000ebc:	713b      	strb	r3, [r7, #4]
    tap_cfg_data[1] = 0x90;
 8000ebe:	2390      	movs	r3, #144	@ 0x90
 8000ec0:	717b      	strb	r3, [r7, #5]

    uint8_t md1_cfg_data[2];
    md1_cfg_data[0] = MD1_CFG;
 8000ec2:	235e      	movs	r3, #94	@ 0x5e
 8000ec4:	703b      	strb	r3, [r7, #0]
    md1_cfg_data[1] = 0x20;
 8000ec6:	2320      	movs	r3, #32
 8000ec8:	707b      	strb	r3, [r7, #1]

    // Write to CTRL1_XL register to configure the accelerometer
    i2c_transaction(LSM6DSL_SADD, 0, ctrl1_xl_data, 2);
 8000eca:	f107 0214 	add.w	r2, r7, #20
 8000ece:	2302      	movs	r3, #2
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	206a      	movs	r0, #106	@ 0x6a
 8000ed4:	f7ff fe60 	bl	8000b98 <i2c_transaction>

    // Write to INT1_CTRL register to enable the interrupt
    i2c_transaction(LSM6DSL_SADD, 0, int1_ctrl_data, 2);
 8000ed8:	f107 0210 	add.w	r2, r7, #16
 8000edc:	2302      	movs	r3, #2
 8000ede:	2100      	movs	r1, #0
 8000ee0:	206a      	movs	r0, #106	@ 0x6a
 8000ee2:	f7ff fe59 	bl	8000b98 <i2c_transaction>

    // Write to WAKE_UP_DUR register to set duration to 0
    i2c_transaction(LSM6DSL_SADD, 0, wake_up_dur_data, 2);
 8000ee6:	f107 020c 	add.w	r2, r7, #12
 8000eea:	2302      	movs	r3, #2
 8000eec:	2100      	movs	r1, #0
 8000eee:	206a      	movs	r0, #106	@ 0x6a
 8000ef0:	f7ff fe52 	bl	8000b98 <i2c_transaction>

    // Write to WAKE_UP register to set wakeup threshold
    i2c_transaction(LSM6DSL_SADD, 0, wake_up_ths_data, 2);
 8000ef4:	f107 0208 	add.w	r2, r7, #8
 8000ef8:	2302      	movs	r3, #2
 8000efa:	2100      	movs	r1, #0
 8000efc:	206a      	movs	r0, #106	@ 0x6a
 8000efe:	f7ff fe4b 	bl	8000b98 <i2c_transaction>

    // Write to INT1_CTRL register to enable the interrupt
    i2c_transaction(LSM6DSL_SADD, 0, tap_cfg_data, 2);
 8000f02:	1d3a      	adds	r2, r7, #4
 8000f04:	2302      	movs	r3, #2
 8000f06:	2100      	movs	r1, #0
 8000f08:	206a      	movs	r0, #106	@ 0x6a
 8000f0a:	f7ff fe45 	bl	8000b98 <i2c_transaction>

    // Write to MD1_CFG register to set wake-up interrupt to int1 pin.
    i2c_transaction(LSM6DSL_SADD, 0, md1_cfg_data, 2);
 8000f0e:	463a      	mov	r2, r7
 8000f10:	2302      	movs	r3, #2
 8000f12:	2100      	movs	r1, #0
 8000f14:	206a      	movs	r0, #106	@ 0x6a
 8000f16:	f7ff fe3f 	bl	8000b98 <i2c_transaction>
}
 8000f1a:	bf00      	nop
 8000f1c:	3718      	adds	r7, #24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b088      	sub	sp, #32
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	60f8      	str	r0, [r7, #12]
 8000f2a:	60b9      	str	r1, [r7, #8]
 8000f2c:	607a      	str	r2, [r7, #4]
    uint8_t data[6];
    uint8_t reg = 0x28;
 8000f2e:	2328      	movs	r3, #40	@ 0x28
 8000f30:	75fb      	strb	r3, [r7, #23]
     * OUTY_H_XL    0x2B
     * OUTZ_L_XL    0x2C
     * OUTZ_H_XL    0x2D
     */

    if (i2c_transaction(LSM6DSL_SADD, 0, &reg, 1)) {
 8000f32:	f107 0217 	add.w	r2, r7, #23
 8000f36:	2301      	movs	r3, #1
 8000f38:	2100      	movs	r1, #0
 8000f3a:	206a      	movs	r0, #106	@ 0x6a
 8000f3c:	f7ff fe2c 	bl	8000b98 <i2c_transaction>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d125      	bne.n	8000f92 <lsm6dsl_read_xyz+0x70>
    	return;
    }

    if (i2c_transaction(LSM6DSL_SADD, 1, data, 6)) {
 8000f46:	f107 0218 	add.w	r2, r7, #24
 8000f4a:	2306      	movs	r3, #6
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	206a      	movs	r0, #106	@ 0x6a
 8000f50:	f7ff fe22 	bl	8000b98 <i2c_transaction>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d11d      	bne.n	8000f96 <lsm6dsl_read_xyz+0x74>
    	return;
    }

    *x = (int16_t) (data[1] << 8 | data[0]);
 8000f5a:	7e7b      	ldrb	r3, [r7, #25]
 8000f5c:	021b      	lsls	r3, r3, #8
 8000f5e:	b21a      	sxth	r2, r3
 8000f60:	7e3b      	ldrb	r3, [r7, #24]
 8000f62:	b21b      	sxth	r3, r3
 8000f64:	4313      	orrs	r3, r2
 8000f66:	b21a      	sxth	r2, r3
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	801a      	strh	r2, [r3, #0]
    *y = (int16_t) (data[3] << 8 | data[2]);
 8000f6c:	7efb      	ldrb	r3, [r7, #27]
 8000f6e:	021b      	lsls	r3, r3, #8
 8000f70:	b21a      	sxth	r2, r3
 8000f72:	7ebb      	ldrb	r3, [r7, #26]
 8000f74:	b21b      	sxth	r3, r3
 8000f76:	4313      	orrs	r3, r2
 8000f78:	b21a      	sxth	r2, r3
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	801a      	strh	r2, [r3, #0]
    *z = (int16_t) (data[5] << 8 | data[4]);
 8000f7e:	7f7b      	ldrb	r3, [r7, #29]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	b21a      	sxth	r2, r3
 8000f84:	7f3b      	ldrb	r3, [r7, #28]
 8000f86:	b21b      	sxth	r3, r3
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	b21a      	sxth	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	801a      	strh	r2, [r3, #0]
 8000f90:	e002      	b.n	8000f98 <lsm6dsl_read_xyz+0x76>
    	return;
 8000f92:	bf00      	nop
 8000f94:	e000      	b.n	8000f98 <lsm6dsl_read_xyz+0x76>
    	return;
 8000f96:	bf00      	nop
}
 8000f98:	3720      	adds	r7, #32
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	b083      	sub	sp, #12
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fa6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000faa:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d013      	beq.n	8000fde <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000fb6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fba:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000fbe:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00b      	beq.n	8000fde <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000fc6:	e000      	b.n	8000fca <ITM_SendChar+0x2c>
    {
      __NOP();
 8000fc8:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000fca:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d0f9      	beq.n	8000fc8 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000fd4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	b2d2      	uxtb	r2, r2
 8000fdc:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fde:	687b      	ldr	r3, [r7, #4]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <LPTIM1_IRQHandler>:
//        // Clear the interrupt flag by writing 1 to ICR
//        LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
//    }
//}

void LPTIM1_IRQHandler() {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
    // Print ISR register before clearing the flag
    printf("ISR before clear: %08lX\n", LPTIM1->ISR);
 8000ff0:	4b18      	ldr	r3, [pc, #96]	@ (8001054 <LPTIM1_IRQHandler+0x68>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4818      	ldr	r0, [pc, #96]	@ (8001058 <LPTIM1_IRQHandler+0x6c>)
 8000ff8:	f002 fde4 	bl	8003bc4 <iprintf>

    // Check if the interrupt is triggered by the ARR match
    if (LPTIM1->ISR & LPTIM_ISR_ARRM) {
 8000ffc:	4b15      	ldr	r3, [pc, #84]	@ (8001054 <LPTIM1_IRQHandler+0x68>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d022      	beq.n	800104e <LPTIM1_IRQHandler+0x62>
        // Clear the ARR match interrupt flag
        LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
 8001008:	4b12      	ldr	r3, [pc, #72]	@ (8001054 <LPTIM1_IRQHandler+0x68>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	4a11      	ldr	r2, [pc, #68]	@ (8001054 <LPTIM1_IRQHandler+0x68>)
 800100e:	f043 0302 	orr.w	r3, r3, #2
 8001012:	6053      	str	r3, [r2, #4]
        LPTIM1->ICR |= LPTIM_ICR_CMPMCF;
 8001014:	4b0f      	ldr	r3, [pc, #60]	@ (8001054 <LPTIM1_IRQHandler+0x68>)
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	4a0e      	ldr	r2, [pc, #56]	@ (8001054 <LPTIM1_IRQHandler+0x68>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6053      	str	r3, [r2, #4]
        // Print the timer's current count
        printf("LPTIM1 CNT: %lu\n", LPTIM1->CNT);
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <LPTIM1_IRQHandler+0x68>)
 8001022:	69db      	ldr	r3, [r3, #28]
 8001024:	4619      	mov	r1, r3
 8001026:	480d      	ldr	r0, [pc, #52]	@ (800105c <LPTIM1_IRQHandler+0x70>)
 8001028:	f002 fdcc 	bl	8003bc4 <iprintf>

        // Print the interrupt trigger time
        printf("Interrupt Triggered! Time: %lu\n", second_cnt);
 800102c:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <LPTIM1_IRQHandler+0x74>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4619      	mov	r1, r3
 8001032:	480c      	ldr	r0, [pc, #48]	@ (8001064 <LPTIM1_IRQHandler+0x78>)
 8001034:	f002 fdc6 	bl	8003bc4 <iprintf>

        // Increment second count
        second_cnt++;
 8001038:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <LPTIM1_IRQHandler+0x74>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	4a08      	ldr	r2, [pc, #32]	@ (8001060 <LPTIM1_IRQHandler+0x74>)
 8001040:	6013      	str	r3, [r2, #0]

        // Print ISR register after clearing the flag
        printf("ISR after clear: %08lX\n", LPTIM1->ISR);
 8001042:	4b04      	ldr	r3, [pc, #16]	@ (8001054 <LPTIM1_IRQHandler+0x68>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4619      	mov	r1, r3
 8001048:	4807      	ldr	r0, [pc, #28]	@ (8001068 <LPTIM1_IRQHandler+0x7c>)
 800104a:	f002 fdbb 	bl	8003bc4 <iprintf>
    }
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40007c00 	.word	0x40007c00
 8001058:	08004bfc 	.word	0x08004bfc
 800105c:	08004c18 	.word	0x08004c18
 8001060:	2000034c 	.word	0x2000034c
 8001064:	08004c2c 	.word	0x08004c2c
 8001068:	08004c4c 	.word	0x08004c4c

0800106c <_write>:


// Redefine the libc _write() function so you can use printf in your code
int _write(int file, char *ptr, int len) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
    int i = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++) {
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	e009      	b.n	8001096 <_write+0x2a>
        ITM_SendChar(*ptr++);
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	60ba      	str	r2, [r7, #8]
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff ff87 	bl	8000f9e <ITM_SendChar>
    for (i = 0; i < len; i++) {
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3301      	adds	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
 8001096:	697a      	ldr	r2, [r7, #20]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	429a      	cmp	r2, r3
 800109c:	dbf1      	blt.n	8001082 <_write+0x16>
    }
    return len;
 800109e:	687b      	ldr	r3, [r7, #4]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3718      	adds	r7, #24
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <check_wakeup_source>:

void check_wakeup_source(void) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
    for (int i = 0; i < 8; i++) {
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	e026      	b.n	8001102 <check_wakeup_source+0x5a>
        uint32_t pending = NVIC->ISPR[i];
 80010b4:	4a17      	ldr	r2, [pc, #92]	@ (8001114 <check_wakeup_source+0x6c>)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	3340      	adds	r3, #64	@ 0x40
 80010ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010be:	607b      	str	r3, [r7, #4]
        if (pending) {
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d01a      	beq.n	80010fc <check_wakeup_source+0x54>
            for (int j = 0; j < 32; j++) {
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
 80010ca:	e014      	b.n	80010f6 <check_wakeup_source+0x4e>
                if (pending & (1 << j)) {
 80010cc:	2201      	movs	r2, #1
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	461a      	mov	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4013      	ands	r3, r2
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d008      	beq.n	80010f0 <check_wakeup_source+0x48>
                    int irq_number = i * 32 + j;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	015b      	lsls	r3, r3, #5
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	4413      	add	r3, r2
 80010e6:	603b      	str	r3, [r7, #0]
                    printf("Interrupt %d triggered WFI\n", irq_number);
 80010e8:	6839      	ldr	r1, [r7, #0]
 80010ea:	480b      	ldr	r0, [pc, #44]	@ (8001118 <check_wakeup_source+0x70>)
 80010ec:	f002 fd6a 	bl	8003bc4 <iprintf>
            for (int j = 0; j < 32; j++) {
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	3301      	adds	r3, #1
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	2b1f      	cmp	r3, #31
 80010fa:	dde7      	ble.n	80010cc <check_wakeup_source+0x24>
    for (int i = 0; i < 8; i++) {
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	3301      	adds	r3, #1
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	2b07      	cmp	r3, #7
 8001106:	ddd5      	ble.n	80010b4 <check_wakeup_source+0xc>
                }
            }
        }
    }
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	e000e100 	.word	0xe000e100
 8001118:	08004c64 	.word	0x08004c64

0800111c <main>:

int main(void) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b092      	sub	sp, #72	@ 0x48
 8001120:	af02      	add	r7, sp, #8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001122:	f000 fc5c 	bl	80019de <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001126:	f000 f8df 	bl	80012e8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112a:	f000 f961 	bl	80013f0 <MX_GPIO_Init>
  MX_SPI3_Init();
 800112e:	f000 f921 	bl	8001374 <MX_SPI3_Init>


  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001138:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800113c:	f000 ffbc 	bl	80020b8 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001140:	200a      	movs	r0, #10
 8001142:	f000 fcc1 	bl	8001ac8 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800114c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001150:	f000 ffb2 	bl	80020b8 <HAL_GPIO_WritePin>

  ble_init();
 8001154:	f7ff f894 	bl	8000280 <ble_init>
  setDiscoverability(0);
 8001158:	2000      	movs	r0, #0
 800115a:	f7ff fc85 	bl	8000a68 <setDiscoverability>

  timer_init(LPTIM1);
 800115e:	4854      	ldr	r0, [pc, #336]	@ (80012b0 <main+0x194>)
 8001160:	f000 fb9a 	bl	8001898 <timer_init>
  if ((RCC->CCIPR & RCC_CCIPR_LPTIM1SEL) == (RCC_CCIPR_LPTIM1SEL_1 | RCC_CCIPR_LPTIM1SEL_0)) {
 8001164:	4b53      	ldr	r3, [pc, #332]	@ (80012b4 <main+0x198>)
 8001166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800116a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800116e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001172:	d103      	bne.n	800117c <main+0x60>
      printf("LPTIM1 is using LSE as the clock source.\n");
 8001174:	4850      	ldr	r0, [pc, #320]	@ (80012b8 <main+0x19c>)
 8001176:	f002 fd8d 	bl	8003c94 <puts>
 800117a:	e002      	b.n	8001182 <main+0x66>
  } else {
      printf("LPTIM1 is NOT using LSE as the clock source.\n");
 800117c:	484f      	ldr	r0, [pc, #316]	@ (80012bc <main+0x1a0>)
 800117e:	f002 fd89 	bl	8003c94 <puts>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001182:	b662      	cpsie	i
}
 8001184:	bf00      	nop
  }
//  timer_set_seconds(LPTIM1, 1);
  __enable_irq();

  // Initialize I2C
  i2c_init();
 8001186:	f7ff fc95 	bl	8000ab4 <i2c_init>

  // Initialize Accelerometer
  lsm6dsl_init();
 800118a:	f7ff fe83 	bl	8000e94 <lsm6dsl_init>

  // Initialize LEDs
  leds_init();
 800118e:	f7ff fddf 	bl	8000d50 <leds_init>

  // initialize previous and current x,y,z accelerometer values
  int16_t x = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  int16_t y = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	877b      	strh	r3, [r7, #58]	@ 0x3a
  int16_t z = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	873b      	strh	r3, [r7, #56]	@ 0x38

  RCC->AHB1ENR |= RCC_APB1ENR1_PWREN;
 800119e:	4b45      	ldr	r3, [pc, #276]	@ (80012b4 <main+0x198>)
 80011a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011a2:	4a44      	ldr	r2, [pc, #272]	@ (80012b4 <main+0x198>)
 80011a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a8:	6493      	str	r3, [r2, #72]	@ 0x48
  PWR->CR1 &= ~PWR_CR1_LPMS;
 80011aa:	4b45      	ldr	r3, [pc, #276]	@ (80012c0 <main+0x1a4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a44      	ldr	r2, [pc, #272]	@ (80012c0 <main+0x1a4>)
 80011b0:	f023 0307 	bic.w	r3, r3, #7
 80011b4:	6013      	str	r3, [r2, #0]
  PWR->CR1 |= PWR_CR1_LPMS_STOP2;
 80011b6:	4b42      	ldr	r3, [pc, #264]	@ (80012c0 <main+0x1a4>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a41      	ldr	r2, [pc, #260]	@ (80012c0 <main+0x1a4>)
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	6013      	str	r3, [r2, #0]
  SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
 80011c2:	4b40      	ldr	r3, [pc, #256]	@ (80012c4 <main+0x1a8>)
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	4a3f      	ldr	r2, [pc, #252]	@ (80012c4 <main+0x1a8>)
 80011c8:	f023 0304 	bic.w	r3, r3, #4
 80011cc:	6113      	str	r3, [r2, #16]


  // Read Current Accelerometer Values and Set as Previous
//  lsm6dsl_read_xyz(&x, &y, &z);

  uint8_t nonDiscoverable = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  while (1) {
	  leds_set(0x00);
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff fe27 	bl	8000e28 <leds_set>
//		  setDiscoverability(0);
//		  nonDiscoverable = 1;
//		  leds_set(0x00);
//		  stationary = 1;
//	  }
	  lsm6dsl_read_xyz(&x, &y, &z);
 80011da:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80011de:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 80011e2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff fe9b 	bl	8000f22 <lsm6dsl_read_xyz>
	  if (!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)) {
 80011ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d109      	bne.n	8001208 <main+0xec>
 80011f4:	2140      	movs	r1, #64	@ 0x40
 80011f6:	4834      	ldr	r0, [pc, #208]	@ (80012c8 <main+0x1ac>)
 80011f8:	f000 ff46 	bl	8002088 <HAL_GPIO_ReadPin>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <main+0xec>
	    catchBLE();
 8001202:	f7ff fa53 	bl	80006ac <catchBLE>
 8001206:	e046      	b.n	8001296 <main+0x17a>
	  } else {
		  if (minutes_lost) {
 8001208:	4b30      	ldr	r3, [pc, #192]	@ (80012cc <main+0x1b0>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d03d      	beq.n	800128e <main+0x172>
			  nonDiscoverable = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			  setDiscoverability(1);
 8001218:	2001      	movs	r0, #1
 800121a:	f7ff fc25 	bl	8000a68 <setDiscoverability>

			  // Send a string to the NORDIC UART service, remember to not include the newline
			  unsigned char buffer_name[20];
			  const unsigned char name[] = PRIVTAG_NAME;
 800121e:	4a2c      	ldr	r2, [pc, #176]	@ (80012d0 <main+0x1b4>)
 8001220:	f107 0318 	add.w	r3, r7, #24
 8001224:	ca07      	ldmia	r2, {r0, r1, r2}
 8001226:	c303      	stmia	r3!, {r0, r1}
 8001228:	701a      	strb	r2, [r3, #0]
			  unsigned char buffer_time[20];

			  snprintf((char *)buffer_name, sizeof(buffer_name), "PrivTag %s", name);
 800122a:	f107 0318 	add.w	r3, r7, #24
 800122e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001232:	4a28      	ldr	r2, [pc, #160]	@ (80012d4 <main+0x1b8>)
 8001234:	2114      	movs	r1, #20
 8001236:	f002 fd35 	bl	8003ca4 <sniprintf>
			  updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, strlen((char *)buffer_name), buffer_name);
 800123a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800123e:	4618      	mov	r0, r3
 8001240:	f7fe ffc6 	bl	80001d0 <strlen>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	4613      	mov	r3, r2
 8001250:	2200      	movs	r2, #0
 8001252:	4921      	ldr	r1, [pc, #132]	@ (80012d8 <main+0x1bc>)
 8001254:	4821      	ldr	r0, [pc, #132]	@ (80012dc <main+0x1c0>)
 8001256:	f7ff fbb3 	bl	80009c0 <updateCharValue>

			  snprintf((char *)buffer_time, sizeof(buffer_time), "Lost for %d s", seconds_lost);
 800125a:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <main+0x1c4>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	b2db      	uxtb	r3, r3
 8001260:	1d38      	adds	r0, r7, #4
 8001262:	4a20      	ldr	r2, [pc, #128]	@ (80012e4 <main+0x1c8>)
 8001264:	2114      	movs	r1, #20
 8001266:	f002 fd1d 	bl	8003ca4 <sniprintf>
			  updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, strlen((char *)buffer_time), buffer_time);
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	4618      	mov	r0, r3
 800126e:	f7fe ffaf 	bl	80001d0 <strlen>
 8001272:	4603      	mov	r3, r0
 8001274:	461a      	mov	r2, r3
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	4613      	mov	r3, r2
 800127c:	2200      	movs	r2, #0
 800127e:	4916      	ldr	r1, [pc, #88]	@ (80012d8 <main+0x1bc>)
 8001280:	4816      	ldr	r0, [pc, #88]	@ (80012dc <main+0x1c0>)
 8001282:	f7ff fb9d 	bl	80009c0 <updateCharValue>

			  HAL_Delay(9000);
 8001286:	f242 3028 	movw	r0, #9000	@ 0x2328
 800128a:	f000 fc1d 	bl	8001ac8 <HAL_Delay>
		  }

		  HAL_Delay(1000);
 800128e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001292:	f000 fc19 	bl	8001ac8 <HAL_Delay>
	  }
	  check_wakeup_source();
 8001296:	f7ff ff07 	bl	80010a8 <check_wakeup_source>
	  __WFI();
 800129a:	bf30      	wfi
	  check_wakeup_source();
 800129c:	f7ff ff04 	bl	80010a8 <check_wakeup_source>
	  leds_set(0x11);
 80012a0:	2011      	movs	r0, #17
 80012a2:	f7ff fdc1 	bl	8000e28 <leds_set>
	  HAL_Delay(1000);
 80012a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012aa:	f000 fc0d 	bl	8001ac8 <HAL_Delay>
	  leds_set(0x00);
 80012ae:	e791      	b.n	80011d4 <main+0xb8>
 80012b0:	40007c00 	.word	0x40007c00
 80012b4:	40021000 	.word	0x40021000
 80012b8:	08004c80 	.word	0x08004c80
 80012bc:	08004cac 	.word	0x08004cac
 80012c0:	40007000 	.word	0x40007000
 80012c4:	e000ed00 	.word	0xe000ed00
 80012c8:	48001000 	.word	0x48001000
 80012cc:	20000350 	.word	0x20000350
 80012d0:	08004cf8 	.word	0x08004cf8
 80012d4:	08004cdc 	.word	0x08004cdc
 80012d8:	200002dc 	.word	0x200002dc
 80012dc:	200002d4 	.word	0x200002d4
 80012e0:	20000351 	.word	0x20000351
 80012e4:	08004ce8 	.word	0x08004ce8

080012e8 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b096      	sub	sp, #88	@ 0x58
 80012ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	2244      	movs	r2, #68	@ 0x44
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f002 fde0 	bl	8003ebc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012fc:	463b      	mov	r3, r7
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800130a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800130e:	f000 ff1d 	bl	800214c <HAL_PWREx_ControlVoltageScaling>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001318:	f000 f918 	bl	800154c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800131c:	2310      	movs	r3, #16
 800131e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001320:	2301      	movs	r3, #1
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	633b      	str	r3, [r7, #48]	@ 0x30
  // This lines changes system clock frequency
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8001328:	2370      	movs	r3, #112	@ 0x70
 800132a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800132c:	2300      	movs	r3, #0
 800132e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	4618      	mov	r0, r3
 8001336:	f000 ff5f 	bl	80021f8 <HAL_RCC_OscConfig>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001340:	f000 f904 	bl	800154c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001344:	230f      	movs	r3, #15
 8001346:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001348:	2300      	movs	r3, #0
 800134a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134c:	2300      	movs	r3, #0
 800134e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001358:	463b      	mov	r3, r7
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f001 fb27 	bl	80029b0 <HAL_RCC_ClockConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001368:	f000 f8f0 	bl	800154c <Error_Handler>
  }
}
 800136c:	bf00      	nop
 800136e:	3758      	adds	r7, #88	@ 0x58
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001378:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <MX_SPI3_Init+0x74>)
 800137a:	4a1c      	ldr	r2, [pc, #112]	@ (80013ec <MX_SPI3_Init+0x78>)
 800137c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800137e:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <MX_SPI3_Init+0x74>)
 8001380:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001384:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001386:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <MX_SPI3_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800138c:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <MX_SPI3_Init+0x74>)
 800138e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001392:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <MX_SPI3_Init+0x74>)
 8001396:	2200      	movs	r2, #0
 8001398:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800139a:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <MX_SPI3_Init+0x74>)
 800139c:	2200      	movs	r2, #0
 800139e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80013a0:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013a6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013a8:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ae:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013b4:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ba:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80013c0:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013c2:	2207      	movs	r2, #7
 80013c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013c6:	4b08      	ldr	r3, [pc, #32]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013cc:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013ce:	2208      	movs	r2, #8
 80013d0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013d2:	4805      	ldr	r0, [pc, #20]	@ (80013e8 <MX_SPI3_Init+0x74>)
 80013d4:	f001 fcd8 	bl	8002d88 <HAL_SPI_Init>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80013de:	f000 f8b5 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	200002e8 	.word	0x200002e8
 80013ec:	40003c00 	.word	0x40003c00

080013f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08a      	sub	sp, #40	@ 0x28
 80013f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
 8001404:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001406:	4b4e      	ldr	r3, [pc, #312]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140a:	4a4d      	ldr	r2, [pc, #308]	@ (8001540 <MX_GPIO_Init+0x150>)
 800140c:	f043 0310 	orr.w	r3, r3, #16
 8001410:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001412:	4b4b      	ldr	r3, [pc, #300]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001416:	f003 0310 	and.w	r3, r3, #16
 800141a:	613b      	str	r3, [r7, #16]
 800141c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800141e:	4b48      	ldr	r3, [pc, #288]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001422:	4a47      	ldr	r2, [pc, #284]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800142a:	4b45      	ldr	r3, [pc, #276]	@ (8001540 <MX_GPIO_Init+0x150>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001436:	4b42      	ldr	r3, [pc, #264]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143a:	4a41      	ldr	r2, [pc, #260]	@ (8001540 <MX_GPIO_Init+0x150>)
 800143c:	f043 0302 	orr.w	r3, r3, #2
 8001440:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001442:	4b3f      	ldr	r3, [pc, #252]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	60bb      	str	r3, [r7, #8]
 800144c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800144e:	4b3c      	ldr	r3, [pc, #240]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001452:	4a3b      	ldr	r2, [pc, #236]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001454:	f043 0308 	orr.w	r3, r3, #8
 8001458:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800145a:	4b39      	ldr	r3, [pc, #228]	@ (8001540 <MX_GPIO_Init+0x150>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145e:	f003 0308 	and.w	r3, r3, #8
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001466:	4b36      	ldr	r3, [pc, #216]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146a:	4a35      	ldr	r2, [pc, #212]	@ (8001540 <MX_GPIO_Init+0x150>)
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001472:	4b33      	ldr	r3, [pc, #204]	@ (8001540 <MX_GPIO_Init+0x150>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	603b      	str	r3, [r7, #0]
 800147c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	2120      	movs	r1, #32
 8001482:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001486:	f000 fe17 	bl	80020b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 800148a:	2201      	movs	r2, #1
 800148c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001490:	482c      	ldr	r0, [pc, #176]	@ (8001544 <MX_GPIO_Init+0x154>)
 8001492:	f000 fe11 	bl	80020b8 <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 8001496:	2201      	movs	r2, #1
 8001498:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800149c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014a0:	f000 fe0a 	bl	80020b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 80014a4:	2340      	movs	r3, #64	@ 0x40
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014a8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	4823      	ldr	r0, [pc, #140]	@ (8001548 <MX_GPIO_Init+0x158>)
 80014ba:	f000 fc3b 	bl	8001d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 80014be:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80014c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c4:	2301      	movs	r3, #1
 80014c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	2300      	movs	r3, #0
 80014ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	4619      	mov	r1, r3
 80014d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014da:	f000 fc2b 	bl	8001d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 80014de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e4:	2301      	movs	r3, #1
 80014e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ec:	2303      	movs	r3, #3
 80014ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4619      	mov	r1, r3
 80014f6:	4813      	ldr	r0, [pc, #76]	@ (8001544 <MX_GPIO_Init+0x154>)
 80014f8:	f000 fc1c 	bl	8001d34 <HAL_GPIO_Init>

  /* */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80014fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001500:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Trigger on falling edge (adjust as needed)
 8001502:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;           // No internal pull-up/down
 8001508:	2300      	movs	r3, #0
 800150a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800150c:	f107 0314 	add.w	r3, r7, #20
 8001510:	4619      	mov	r1, r3
 8001512:	480c      	ldr	r0, [pc, #48]	@ (8001544 <MX_GPIO_Init+0x154>)
 8001514:	f000 fc0e 	bl	8001d34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001518:	2200      	movs	r2, #0
 800151a:	2100      	movs	r1, #0
 800151c:	2017      	movs	r0, #23
 800151e:	f000 fbd2 	bl	8001cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001522:	2017      	movs	r0, #23
 8001524:	f000 fbeb 	bl	8001cfe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8001528:	2200      	movs	r2, #0
 800152a:	2102      	movs	r1, #2
 800152c:	2028      	movs	r0, #40	@ 0x28
 800152e:	f000 fbca 	bl	8001cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001532:	2028      	movs	r0, #40	@ 0x28
 8001534:	f000 fbe3 	bl	8001cfe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001538:	bf00      	nop
 800153a:	3728      	adds	r7, #40	@ 0x28
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40021000 	.word	0x40021000
 8001544:	48000c00 	.word	0x48000c00
 8001548:	48001000 	.word	0x48001000

0800154c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001550:	b672      	cpsid	i
}
 8001552:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <Error_Handler+0x8>

08001558 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <HAL_MspInit+0x44>)
 8001560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001562:	4a0e      	ldr	r2, [pc, #56]	@ (800159c <HAL_MspInit+0x44>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6613      	str	r3, [r2, #96]	@ 0x60
 800156a:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <HAL_MspInit+0x44>)
 800156c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <HAL_MspInit+0x44>)
 8001578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800157a:	4a08      	ldr	r2, [pc, #32]	@ (800159c <HAL_MspInit+0x44>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001580:	6593      	str	r3, [r2, #88]	@ 0x58
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <HAL_MspInit+0x44>)
 8001584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40021000 	.word	0x40021000

080015a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b08a      	sub	sp, #40	@ 0x28
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a17      	ldr	r2, [pc, #92]	@ (800161c <HAL_SPI_MspInit+0x7c>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d128      	bne.n	8001614 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80015c2:	4b17      	ldr	r3, [pc, #92]	@ (8001620 <HAL_SPI_MspInit+0x80>)
 80015c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c6:	4a16      	ldr	r2, [pc, #88]	@ (8001620 <HAL_SPI_MspInit+0x80>)
 80015c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ce:	4b14      	ldr	r3, [pc, #80]	@ (8001620 <HAL_SPI_MspInit+0x80>)
 80015d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015da:	4b11      	ldr	r3, [pc, #68]	@ (8001620 <HAL_SPI_MspInit+0x80>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	4a10      	ldr	r2, [pc, #64]	@ (8001620 <HAL_SPI_MspInit+0x80>)
 80015e0:	f043 0304 	orr.w	r3, r3, #4
 80015e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001620 <HAL_SPI_MspInit+0x80>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80015f2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80015f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f8:	2302      	movs	r3, #2
 80015fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001600:	2303      	movs	r3, #3
 8001602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001604:	2306      	movs	r3, #6
 8001606:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	4619      	mov	r1, r3
 800160e:	4805      	ldr	r0, [pc, #20]	@ (8001624 <HAL_SPI_MspInit+0x84>)
 8001610:	f000 fb90 	bl	8001d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001614:	bf00      	nop
 8001616:	3728      	adds	r7, #40	@ 0x28
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40003c00 	.word	0x40003c00
 8001620:	40021000 	.word	0x40021000
 8001624:	48000800 	.word	0x48000800

08001628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <NMI_Handler+0x4>

08001630 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <HardFault_Handler+0x4>

08001638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <MemManage_Handler+0x4>

08001640 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <BusFault_Handler+0x4>

08001648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <UsageFault_Handler+0x4>

08001650 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800167e:	f000 fa03 	bl	8001a88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 800168c:	4b03      	ldr	r3, [pc, #12]	@ (800169c <EXTI9_5_IRQHandler+0x14>)
 800168e:	2201      	movs	r2, #1
 8001690:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 8001692:	2040      	movs	r0, #64	@ 0x40
 8001694:	f000 fd28 	bl	80020e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}
 800169c:	200002e4 	.word	0x200002e4

080016a0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	e00a      	b.n	80016c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016b2:	f3af 8000 	nop.w
 80016b6:	4601      	mov	r1, r0
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	1c5a      	adds	r2, r3, #1
 80016bc:	60ba      	str	r2, [r7, #8]
 80016be:	b2ca      	uxtb	r2, r1
 80016c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	3301      	adds	r3, #1
 80016c6:	617b      	str	r3, [r7, #20]
 80016c8:	697a      	ldr	r2, [r7, #20]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	dbf0      	blt.n	80016b2 <_read+0x12>
	}

return len;
 80016d0:	687b      	ldr	r3, [r7, #4]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3718      	adds	r7, #24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
	...

080016dc <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80016e4:	4b11      	ldr	r3, [pc, #68]	@ (800172c <_sbrk+0x50>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d102      	bne.n	80016f2 <_sbrk+0x16>
		heap_end = &end;
 80016ec:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <_sbrk+0x50>)
 80016ee:	4a10      	ldr	r2, [pc, #64]	@ (8001730 <_sbrk+0x54>)
 80016f0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80016f2:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <_sbrk+0x50>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80016f8:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <_sbrk+0x50>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	466a      	mov	r2, sp
 8001702:	4293      	cmp	r3, r2
 8001704:	d907      	bls.n	8001716 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001706:	f002 fc37 	bl	8003f78 <__errno>
 800170a:	4603      	mov	r3, r0
 800170c:	220c      	movs	r2, #12
 800170e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001710:	f04f 33ff 	mov.w	r3, #4294967295
 8001714:	e006      	b.n	8001724 <_sbrk+0x48>
	}

	heap_end += incr;
 8001716:	4b05      	ldr	r3, [pc, #20]	@ (800172c <_sbrk+0x50>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	4a03      	ldr	r2, [pc, #12]	@ (800172c <_sbrk+0x50>)
 8001720:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001722:	68fb      	ldr	r3, [r7, #12]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000354 	.word	0x20000354
 8001730:	200004a8 	.word	0x200004a8

08001734 <_close>:

int _close(int file)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	return -1;
 800173c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800175c:	605a      	str	r2, [r3, #4]
	return 0;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <_isatty>:

int _isatty(int file)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
	return 1;
 8001774:	2301      	movs	r3, #1
}
 8001776:	4618      	mov	r0, r3
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001782:	b480      	push	{r7}
 8001784:	b085      	sub	sp, #20
 8001786:	af00      	add	r7, sp, #0
 8001788:	60f8      	str	r0, [r7, #12]
 800178a:	60b9      	str	r1, [r7, #8]
 800178c:	607a      	str	r2, [r7, #4]
	return 0;
 800178e:	2300      	movs	r3, #0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017a0:	4b17      	ldr	r3, [pc, #92]	@ (8001800 <SystemInit+0x64>)
 80017a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017a6:	4a16      	ldr	r2, [pc, #88]	@ (8001800 <SystemInit+0x64>)
 80017a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80017b0:	4b14      	ldr	r3, [pc, #80]	@ (8001804 <SystemInit+0x68>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a13      	ldr	r2, [pc, #76]	@ (8001804 <SystemInit+0x68>)
 80017b6:	f043 0301 	orr.w	r3, r3, #1
 80017ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80017bc:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <SystemInit+0x68>)
 80017be:	2200      	movs	r2, #0
 80017c0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80017c2:	4b10      	ldr	r3, [pc, #64]	@ (8001804 <SystemInit+0x68>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001804 <SystemInit+0x68>)
 80017c8:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80017cc:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80017d0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80017d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <SystemInit+0x68>)
 80017d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017d8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017da:	4b0a      	ldr	r3, [pc, #40]	@ (8001804 <SystemInit+0x68>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a09      	ldr	r2, [pc, #36]	@ (8001804 <SystemInit+0x68>)
 80017e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017e4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80017e6:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <SystemInit+0x68>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80017ec:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <SystemInit+0x64>)
 80017ee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017f2:	609a      	str	r2, [r3, #8]
#endif
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000ed00 	.word	0xe000ed00
 8001804:	40021000 	.word	0x40021000

08001808 <__NVIC_EnableIRQ>:
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001816:	2b00      	cmp	r3, #0
 8001818:	db0b      	blt.n	8001832 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	f003 021f 	and.w	r2, r3, #31
 8001820:	4907      	ldr	r1, [pc, #28]	@ (8001840 <__NVIC_EnableIRQ+0x38>)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	095b      	lsrs	r3, r3, #5
 8001828:	2001      	movs	r0, #1
 800182a:	fa00 f202 	lsl.w	r2, r0, r2
 800182e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	e000e100 	.word	0xe000e100

08001844 <__NVIC_SetPriority>:
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	6039      	str	r1, [r7, #0]
 800184e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001854:	2b00      	cmp	r3, #0
 8001856:	db0a      	blt.n	800186e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	b2da      	uxtb	r2, r3
 800185c:	490c      	ldr	r1, [pc, #48]	@ (8001890 <__NVIC_SetPriority+0x4c>)
 800185e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001862:	0112      	lsls	r2, r2, #4
 8001864:	b2d2      	uxtb	r2, r2
 8001866:	440b      	add	r3, r1
 8001868:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800186c:	e00a      	b.n	8001884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	b2da      	uxtb	r2, r3
 8001872:	4908      	ldr	r1, [pc, #32]	@ (8001894 <__NVIC_SetPriority+0x50>)
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	f003 030f 	and.w	r3, r3, #15
 800187a:	3b04      	subs	r3, #4
 800187c:	0112      	lsls	r2, r2, #4
 800187e:	b2d2      	uxtb	r2, r2
 8001880:	440b      	add	r3, r1
 8001882:	761a      	strb	r2, [r3, #24]
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	e000e100 	.word	0xe000e100
 8001894:	e000ed00 	.word	0xe000ed00

08001898 <timer_init>:
 *      Author: schulman
 */

#include "timer.h"

void timer_init(LPTIM_TypeDef* timer) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
    // Enable power and allow backup domain access
    RCC->APB1ENR1 |= RCC_APB1ENR1_PWREN;
 80018a0:	4b38      	ldr	r3, [pc, #224]	@ (8001984 <timer_init+0xec>)
 80018a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a4:	4a37      	ldr	r2, [pc, #220]	@ (8001984 <timer_init+0xec>)
 80018a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018aa:	6593      	str	r3, [r2, #88]	@ 0x58
    PWR->CR1 |= PWR_CR1_DBP; // Unlock backup domain
 80018ac:	4b36      	ldr	r3, [pc, #216]	@ (8001988 <timer_init+0xf0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a35      	ldr	r2, [pc, #212]	@ (8001988 <timer_init+0xf0>)
 80018b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018b6:	6013      	str	r3, [r2, #0]

    // Reset backup domain to clear previous LSE settings
    RCC->BDCR |= RCC_BDCR_BDRST;
 80018b8:	4b32      	ldr	r3, [pc, #200]	@ (8001984 <timer_init+0xec>)
 80018ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018be:	4a31      	ldr	r2, [pc, #196]	@ (8001984 <timer_init+0xec>)
 80018c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    RCC->BDCR &= ~RCC_BDCR_BDRST;
 80018c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001984 <timer_init+0xec>)
 80018ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018ce:	4a2d      	ldr	r2, [pc, #180]	@ (8001984 <timer_init+0xec>)
 80018d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    // Enable LSE
    RCC->BDCR |= RCC_BDCR_LSEON;
 80018d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001984 <timer_init+0xec>)
 80018da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018de:	4a29      	ldr	r2, [pc, #164]	@ (8001984 <timer_init+0xec>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    // Wait for LSE to stabilize
    while (!(RCC->BDCR & RCC_BDCR_LSERDY));
 80018e8:	bf00      	nop
 80018ea:	4b26      	ldr	r3, [pc, #152]	@ (8001984 <timer_init+0xec>)
 80018ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d0f8      	beq.n	80018ea <timer_init+0x52>

    // Enable LPTIM1 peripheral clock
    RCC->APB1ENR1 |= RCC_APB1ENR1_LPTIM1EN;
 80018f8:	4b22      	ldr	r3, [pc, #136]	@ (8001984 <timer_init+0xec>)
 80018fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018fc:	4a21      	ldr	r2, [pc, #132]	@ (8001984 <timer_init+0xec>)
 80018fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001902:	6593      	str	r3, [r2, #88]	@ 0x58

    // Ensure LPTIM1 is disabled before configuration
    timer->CR &= ~LPTIM_CR_ENABLE;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	691b      	ldr	r3, [r3, #16]
 8001908:	f023 0201 	bic.w	r2, r3, #1
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	611a      	str	r2, [r3, #16]

    // Select LSE as the clock source for LPTIM1
    RCC->CCIPR &= ~RCC_CCIPR_LPTIM1SEL;  // Clear bits
 8001910:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <timer_init+0xec>)
 8001912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001916:	4a1b      	ldr	r2, [pc, #108]	@ (8001984 <timer_init+0xec>)
 8001918:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800191c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= (RCC_CCIPR_LPTIM1SEL_1 | RCC_CCIPR_LPTIM1SEL_0); // Set LSE as clock source
 8001920:	4b18      	ldr	r3, [pc, #96]	@ (8001984 <timer_init+0xec>)
 8001922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001926:	4a17      	ldr	r2, [pc, #92]	@ (8001984 <timer_init+0xec>)
 8001928:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 800192c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    // Set ARR (Auto-Reload Register) for a 1-second interval (LSE = 32.768 kHz)
    timer->ARR = 32768 - 1;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001936:	619a      	str	r2, [r3, #24]
    timer->CNT = 0;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]

    timer->CR |= LPTIM_CFGR_PRELOAD;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	611a      	str	r2, [r3, #16]

    // Enable interrupt for auto-reload match
    timer->IER |= LPTIM_IER_ARRMIE;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f043 0202 	orr.w	r2, r3, #2
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	609a      	str	r2, [r3, #8]

    // Enable NVIC interrupt for LPTIM1
    NVIC_EnableIRQ(LPTIM1_IRQn);
 8001956:	2041      	movs	r0, #65	@ 0x41
 8001958:	f7ff ff56 	bl	8001808 <__NVIC_EnableIRQ>
    NVIC_SetPriority(LPTIM1_IRQn, 2);
 800195c:	2102      	movs	r1, #2
 800195e:	2041      	movs	r0, #65	@ 0x41
 8001960:	f7ff ff70 	bl	8001844 <__NVIC_SetPriority>

    // Enable LPTIM1 and start the timer
    timer->CR |= LPTIM_CR_ENABLE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	f043 0201 	orr.w	r2, r3, #1
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	611a      	str	r2, [r3, #16]
    timer->CR |= LPTIM_CR_CNTSTRT;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	f043 0204 	orr.w	r2, r3, #4
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	611a      	str	r2, [r3, #16]
}
 800197c:	bf00      	nop
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40021000 	.word	0x40021000
 8001988:	40007000 	.word	0x40007000

0800198c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800198c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001990:	f7ff ff04 	bl	800179c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001994:	480c      	ldr	r0, [pc, #48]	@ (80019c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001996:	490d      	ldr	r1, [pc, #52]	@ (80019cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001998:	4a0d      	ldr	r2, [pc, #52]	@ (80019d0 <LoopForever+0xe>)
  movs r3, #0
 800199a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800199c:	e002      	b.n	80019a4 <LoopCopyDataInit>

0800199e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800199e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019a2:	3304      	adds	r3, #4

080019a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019a8:	d3f9      	bcc.n	800199e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019aa:	4a0a      	ldr	r2, [pc, #40]	@ (80019d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019ac:	4c0a      	ldr	r4, [pc, #40]	@ (80019d8 <LoopForever+0x16>)
  movs r3, #0
 80019ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b0:	e001      	b.n	80019b6 <LoopFillZerobss>

080019b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019b4:	3204      	adds	r2, #4

080019b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019b8:	d3fb      	bcc.n	80019b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ba:	f002 fae3 	bl	8003f84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019be:	f7ff fbad 	bl	800111c <main>

080019c2 <LoopForever>:

LoopForever:
    b LoopForever
 80019c2:	e7fe      	b.n	80019c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019c4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019cc:	200001ac 	.word	0x200001ac
  ldr r2, =_sidata
 80019d0:	08004d88 	.word	0x08004d88
  ldr r2, =_sbss
 80019d4:	200001ac 	.word	0x200001ac
  ldr r4, =_ebss
 80019d8:	200004a8 	.word	0x200004a8

080019dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019dc:	e7fe      	b.n	80019dc <ADC1_2_IRQHandler>

080019de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019e4:	2300      	movs	r3, #0
 80019e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019e8:	2003      	movs	r0, #3
 80019ea:	f000 f961 	bl	8001cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019ee:	2000      	movs	r0, #0
 80019f0:	f000 f80e 	bl	8001a10 <HAL_InitTick>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d002      	beq.n	8001a00 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	71fb      	strb	r3, [r7, #7]
 80019fe:	e001      	b.n	8001a04 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a00:	f7ff fdaa 	bl	8001558 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a04:	79fb      	ldrb	r3, [r7, #7]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
	...

08001a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a1c:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <HAL_InitTick+0x6c>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d023      	beq.n	8001a6c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a24:	4b16      	ldr	r3, [pc, #88]	@ (8001a80 <HAL_InitTick+0x70>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <HAL_InitTick+0x6c>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f96d 	bl	8001d1a <HAL_SYSTICK_Config>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10f      	bne.n	8001a66 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b0f      	cmp	r3, #15
 8001a4a:	d809      	bhi.n	8001a60 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	f000 f937 	bl	8001cc6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a58:	4a0a      	ldr	r2, [pc, #40]	@ (8001a84 <HAL_InitTick+0x74>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	e007      	b.n	8001a70 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	73fb      	strb	r3, [r7, #15]
 8001a64:	e004      	b.n	8001a70 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	73fb      	strb	r3, [r7, #15]
 8001a6a:	e001      	b.n	8001a70 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	2000014c 	.word	0x2000014c
 8001a80:	20000144 	.word	0x20000144
 8001a84:	20000148 	.word	0x20000148

08001a88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <HAL_IncTick+0x20>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b06      	ldr	r3, [pc, #24]	@ (8001aac <HAL_IncTick+0x24>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4413      	add	r3, r2
 8001a98:	4a04      	ldr	r2, [pc, #16]	@ (8001aac <HAL_IncTick+0x24>)
 8001a9a:	6013      	str	r3, [r2, #0]
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	2000014c 	.word	0x2000014c
 8001aac:	20000358 	.word	0x20000358

08001ab0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ab4:	4b03      	ldr	r3, [pc, #12]	@ (8001ac4 <HAL_GetTick+0x14>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	20000358 	.word	0x20000358

08001ac8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ad0:	f7ff ffee 	bl	8001ab0 <HAL_GetTick>
 8001ad4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae0:	d005      	beq.n	8001aee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <HAL_Delay+0x44>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4413      	add	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aee:	bf00      	nop
 8001af0:	f7ff ffde 	bl	8001ab0 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d8f7      	bhi.n	8001af0 <HAL_Delay+0x28>
  {
  }
}
 8001b00:	bf00      	nop
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	2000014c 	.word	0x2000014c

08001b10 <__NVIC_SetPriorityGrouping>:
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b20:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <__NVIC_SetPriorityGrouping+0x44>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b26:	68ba      	ldr	r2, [r7, #8]
 8001b28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b42:	4a04      	ldr	r2, [pc, #16]	@ (8001b54 <__NVIC_SetPriorityGrouping+0x44>)
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	60d3      	str	r3, [r2, #12]
}
 8001b48:	bf00      	nop
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <__NVIC_GetPriorityGrouping>:
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b5c:	4b04      	ldr	r3, [pc, #16]	@ (8001b70 <__NVIC_GetPriorityGrouping+0x18>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	0a1b      	lsrs	r3, r3, #8
 8001b62:	f003 0307 	and.w	r3, r3, #7
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <__NVIC_EnableIRQ>:
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	db0b      	blt.n	8001b9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	f003 021f 	and.w	r2, r3, #31
 8001b8c:	4907      	ldr	r1, [pc, #28]	@ (8001bac <__NVIC_EnableIRQ+0x38>)
 8001b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b92:	095b      	lsrs	r3, r3, #5
 8001b94:	2001      	movs	r0, #1
 8001b96:	fa00 f202 	lsl.w	r2, r0, r2
 8001b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000e100 	.word	0xe000e100

08001bb0 <__NVIC_SetPriority>:
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	6039      	str	r1, [r7, #0]
 8001bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	db0a      	blt.n	8001bda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	490c      	ldr	r1, [pc, #48]	@ (8001bfc <__NVIC_SetPriority+0x4c>)
 8001bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bce:	0112      	lsls	r2, r2, #4
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	440b      	add	r3, r1
 8001bd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001bd8:	e00a      	b.n	8001bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4908      	ldr	r1, [pc, #32]	@ (8001c00 <__NVIC_SetPriority+0x50>)
 8001be0:	79fb      	ldrb	r3, [r7, #7]
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	3b04      	subs	r3, #4
 8001be8:	0112      	lsls	r2, r2, #4
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	440b      	add	r3, r1
 8001bee:	761a      	strb	r2, [r3, #24]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	e000e100 	.word	0xe000e100
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <NVIC_EncodePriority>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b089      	sub	sp, #36	@ 0x24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f1c3 0307 	rsb	r3, r3, #7
 8001c1e:	2b04      	cmp	r3, #4
 8001c20:	bf28      	it	cs
 8001c22:	2304      	movcs	r3, #4
 8001c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d902      	bls.n	8001c34 <NVIC_EncodePriority+0x30>
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	3b03      	subs	r3, #3
 8001c32:	e000      	b.n	8001c36 <NVIC_EncodePriority+0x32>
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	f04f 32ff 	mov.w	r2, #4294967295
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43da      	mvns	r2, r3
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	401a      	ands	r2, r3
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	43d9      	mvns	r1, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	4313      	orrs	r3, r2
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3724      	adds	r7, #36	@ 0x24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <SysTick_Config>:
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c7c:	d301      	bcc.n	8001c82 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e00f      	b.n	8001ca2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c82:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <SysTick_Config+0x40>)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c8a:	210f      	movs	r1, #15
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c90:	f7ff ff8e 	bl	8001bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c94:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <SysTick_Config+0x40>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c9a:	4b04      	ldr	r3, [pc, #16]	@ (8001cac <SysTick_Config+0x40>)
 8001c9c:	2207      	movs	r2, #7
 8001c9e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	e000e010 	.word	0xe000e010

08001cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff ff29 	bl	8001b10 <__NVIC_SetPriorityGrouping>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b086      	sub	sp, #24
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	4603      	mov	r3, r0
 8001cce:	60b9      	str	r1, [r7, #8]
 8001cd0:	607a      	str	r2, [r7, #4]
 8001cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd8:	f7ff ff3e 	bl	8001b58 <__NVIC_GetPriorityGrouping>
 8001cdc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	6978      	ldr	r0, [r7, #20]
 8001ce4:	f7ff ff8e 	bl	8001c04 <NVIC_EncodePriority>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff5d 	bl	8001bb0 <__NVIC_SetPriority>
}
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	4603      	mov	r3, r0
 8001d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff ff31 	bl	8001b74 <__NVIC_EnableIRQ>
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b082      	sub	sp, #8
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7ff ffa2 	bl	8001c6c <SysTick_Config>
 8001d28:	4603      	mov	r3, r0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b087      	sub	sp, #28
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d42:	e17f      	b.n	8002044 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	2101      	movs	r1, #1
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d50:	4013      	ands	r3, r2
 8001d52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f000 8171 	beq.w	800203e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f003 0303 	and.w	r3, r3, #3
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d005      	beq.n	8001d74 <HAL_GPIO_Init+0x40>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d130      	bne.n	8001dd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	2203      	movs	r2, #3
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	68da      	ldr	r2, [r3, #12]
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001daa:	2201      	movs	r2, #1
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43db      	mvns	r3, r3
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	4013      	ands	r3, r2
 8001db8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	091b      	lsrs	r3, r3, #4
 8001dc0:	f003 0201 	and.w	r2, r3, #1
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	2b03      	cmp	r3, #3
 8001de0:	d118      	bne.n	8001e14 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001de8:	2201      	movs	r2, #1
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	08db      	lsrs	r3, r3, #3
 8001dfe:	f003 0201 	and.w	r2, r3, #1
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	2b03      	cmp	r3, #3
 8001e1e:	d017      	beq.n	8001e50 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	2203      	movs	r2, #3
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	43db      	mvns	r3, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f003 0303 	and.w	r3, r3, #3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d123      	bne.n	8001ea4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	08da      	lsrs	r2, r3, #3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3208      	adds	r2, #8
 8001e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e68:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	220f      	movs	r2, #15
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	691a      	ldr	r2, [r3, #16]
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	08da      	lsrs	r2, r3, #3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3208      	adds	r2, #8
 8001e9e:	6939      	ldr	r1, [r7, #16]
 8001ea0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	2203      	movs	r2, #3
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	43db      	mvns	r3, r3
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f003 0203 	and.w	r2, r3, #3
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f000 80ac 	beq.w	800203e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee6:	4b5f      	ldr	r3, [pc, #380]	@ (8002064 <HAL_GPIO_Init+0x330>)
 8001ee8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eea:	4a5e      	ldr	r2, [pc, #376]	@ (8002064 <HAL_GPIO_Init+0x330>)
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ef2:	4b5c      	ldr	r3, [pc, #368]	@ (8002064 <HAL_GPIO_Init+0x330>)
 8001ef4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	60bb      	str	r3, [r7, #8]
 8001efc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001efe:	4a5a      	ldr	r2, [pc, #360]	@ (8002068 <HAL_GPIO_Init+0x334>)
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	089b      	lsrs	r3, r3, #2
 8001f04:	3302      	adds	r3, #2
 8001f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f003 0303 	and.w	r3, r3, #3
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	220f      	movs	r2, #15
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	693a      	ldr	r2, [r7, #16]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f28:	d025      	beq.n	8001f76 <HAL_GPIO_Init+0x242>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4f      	ldr	r2, [pc, #316]	@ (800206c <HAL_GPIO_Init+0x338>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d01f      	beq.n	8001f72 <HAL_GPIO_Init+0x23e>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a4e      	ldr	r2, [pc, #312]	@ (8002070 <HAL_GPIO_Init+0x33c>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d019      	beq.n	8001f6e <HAL_GPIO_Init+0x23a>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a4d      	ldr	r2, [pc, #308]	@ (8002074 <HAL_GPIO_Init+0x340>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d013      	beq.n	8001f6a <HAL_GPIO_Init+0x236>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a4c      	ldr	r2, [pc, #304]	@ (8002078 <HAL_GPIO_Init+0x344>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d00d      	beq.n	8001f66 <HAL_GPIO_Init+0x232>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a4b      	ldr	r2, [pc, #300]	@ (800207c <HAL_GPIO_Init+0x348>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d007      	beq.n	8001f62 <HAL_GPIO_Init+0x22e>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a4a      	ldr	r2, [pc, #296]	@ (8002080 <HAL_GPIO_Init+0x34c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d101      	bne.n	8001f5e <HAL_GPIO_Init+0x22a>
 8001f5a:	2306      	movs	r3, #6
 8001f5c:	e00c      	b.n	8001f78 <HAL_GPIO_Init+0x244>
 8001f5e:	2307      	movs	r3, #7
 8001f60:	e00a      	b.n	8001f78 <HAL_GPIO_Init+0x244>
 8001f62:	2305      	movs	r3, #5
 8001f64:	e008      	b.n	8001f78 <HAL_GPIO_Init+0x244>
 8001f66:	2304      	movs	r3, #4
 8001f68:	e006      	b.n	8001f78 <HAL_GPIO_Init+0x244>
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e004      	b.n	8001f78 <HAL_GPIO_Init+0x244>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e002      	b.n	8001f78 <HAL_GPIO_Init+0x244>
 8001f72:	2301      	movs	r3, #1
 8001f74:	e000      	b.n	8001f78 <HAL_GPIO_Init+0x244>
 8001f76:	2300      	movs	r3, #0
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	f002 0203 	and.w	r2, r2, #3
 8001f7e:	0092      	lsls	r2, r2, #2
 8001f80:	4093      	lsls	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f88:	4937      	ldr	r1, [pc, #220]	@ (8002068 <HAL_GPIO_Init+0x334>)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	089b      	lsrs	r3, r3, #2
 8001f8e:	3302      	adds	r3, #2
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f96:	4b3b      	ldr	r3, [pc, #236]	@ (8002084 <HAL_GPIO_Init+0x350>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fba:	4a32      	ldr	r2, [pc, #200]	@ (8002084 <HAL_GPIO_Init+0x350>)
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001fc0:	4b30      	ldr	r3, [pc, #192]	@ (8002084 <HAL_GPIO_Init+0x350>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d003      	beq.n	8001fe4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fe4:	4a27      	ldr	r2, [pc, #156]	@ (8002084 <HAL_GPIO_Init+0x350>)
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001fea:	4b26      	ldr	r3, [pc, #152]	@ (8002084 <HAL_GPIO_Init+0x350>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800200e:	4a1d      	ldr	r2, [pc, #116]	@ (8002084 <HAL_GPIO_Init+0x350>)
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002014:	4b1b      	ldr	r3, [pc, #108]	@ (8002084 <HAL_GPIO_Init+0x350>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	43db      	mvns	r3, r3
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4013      	ands	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d003      	beq.n	8002038 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	4313      	orrs	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002038:	4a12      	ldr	r2, [pc, #72]	@ (8002084 <HAL_GPIO_Init+0x350>)
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	3301      	adds	r3, #1
 8002042:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	fa22 f303 	lsr.w	r3, r2, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	f47f ae78 	bne.w	8001d44 <HAL_GPIO_Init+0x10>
  }
}
 8002054:	bf00      	nop
 8002056:	bf00      	nop
 8002058:	371c      	adds	r7, #28
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	40021000 	.word	0x40021000
 8002068:	40010000 	.word	0x40010000
 800206c:	48000400 	.word	0x48000400
 8002070:	48000800 	.word	0x48000800
 8002074:	48000c00 	.word	0x48000c00
 8002078:	48001000 	.word	0x48001000
 800207c:	48001400 	.word	0x48001400
 8002080:	48001800 	.word	0x48001800
 8002084:	40010400 	.word	0x40010400

08002088 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	691a      	ldr	r2, [r3, #16]
 8002098:	887b      	ldrh	r3, [r7, #2]
 800209a:	4013      	ands	r3, r2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d002      	beq.n	80020a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020a0:	2301      	movs	r3, #1
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	e001      	b.n	80020aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020a6:	2300      	movs	r3, #0
 80020a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	460b      	mov	r3, r1
 80020c2:	807b      	strh	r3, [r7, #2]
 80020c4:	4613      	mov	r3, r2
 80020c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020c8:	787b      	ldrb	r3, [r7, #1]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020ce:	887a      	ldrh	r2, [r7, #2]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020d4:	e002      	b.n	80020dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020d6:	887a      	ldrh	r2, [r7, #2]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020f2:	4b08      	ldr	r3, [pc, #32]	@ (8002114 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020f4:	695a      	ldr	r2, [r3, #20]
 80020f6:	88fb      	ldrh	r3, [r7, #6]
 80020f8:	4013      	ands	r3, r2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d006      	beq.n	800210c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020fe:	4a05      	ldr	r2, [pc, #20]	@ (8002114 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002100:	88fb      	ldrh	r3, [r7, #6]
 8002102:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002104:	88fb      	ldrh	r3, [r7, #6]
 8002106:	4618      	mov	r0, r3
 8002108:	f000 f806 	bl	8002118 <HAL_GPIO_EXTI_Callback>
  }
}
 800210c:	bf00      	nop
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40010400 	.word	0x40010400

08002118 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
	...

08002130 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002134:	4b04      	ldr	r3, [pc, #16]	@ (8002148 <HAL_PWREx_GetVoltageRange+0x18>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40007000 	.word	0x40007000

0800214c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800215a:	d130      	bne.n	80021be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800215c:	4b23      	ldr	r3, [pc, #140]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002168:	d038      	beq.n	80021dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800216a:	4b20      	ldr	r3, [pc, #128]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002172:	4a1e      	ldr	r2, [pc, #120]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002174:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002178:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800217a:	4b1d      	ldr	r3, [pc, #116]	@ (80021f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2232      	movs	r2, #50	@ 0x32
 8002180:	fb02 f303 	mul.w	r3, r2, r3
 8002184:	4a1b      	ldr	r2, [pc, #108]	@ (80021f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002186:	fba2 2303 	umull	r2, r3, r2, r3
 800218a:	0c9b      	lsrs	r3, r3, #18
 800218c:	3301      	adds	r3, #1
 800218e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002190:	e002      	b.n	8002198 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	3b01      	subs	r3, #1
 8002196:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002198:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800219a:	695b      	ldr	r3, [r3, #20]
 800219c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a4:	d102      	bne.n	80021ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d1f2      	bne.n	8002192 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021ac:	4b0f      	ldr	r3, [pc, #60]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021b8:	d110      	bne.n	80021dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e00f      	b.n	80021de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80021be:	4b0b      	ldr	r3, [pc, #44]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021ca:	d007      	beq.n	80021dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021cc:	4b07      	ldr	r3, [pc, #28]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021d4:	4a05      	ldr	r2, [pc, #20]	@ (80021ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	40007000 	.word	0x40007000
 80021f0:	20000144 	.word	0x20000144
 80021f4:	431bde83 	.word	0x431bde83

080021f8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b088      	sub	sp, #32
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e3ca      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800220a:	4b97      	ldr	r3, [pc, #604]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f003 030c 	and.w	r3, r3, #12
 8002212:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002214:	4b94      	ldr	r3, [pc, #592]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0310 	and.w	r3, r3, #16
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 80e4 	beq.w	80023f4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d007      	beq.n	8002242 <HAL_RCC_OscConfig+0x4a>
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	2b0c      	cmp	r3, #12
 8002236:	f040 808b 	bne.w	8002350 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	2b01      	cmp	r3, #1
 800223e:	f040 8087 	bne.w	8002350 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002242:	4b89      	ldr	r3, [pc, #548]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d005      	beq.n	800225a <HAL_RCC_OscConfig+0x62>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e3a2      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a1a      	ldr	r2, [r3, #32]
 800225e:	4b82      	ldr	r3, [pc, #520]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0308 	and.w	r3, r3, #8
 8002266:	2b00      	cmp	r3, #0
 8002268:	d004      	beq.n	8002274 <HAL_RCC_OscConfig+0x7c>
 800226a:	4b7f      	ldr	r3, [pc, #508]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002272:	e005      	b.n	8002280 <HAL_RCC_OscConfig+0x88>
 8002274:	4b7c      	ldr	r3, [pc, #496]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002276:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800227a:	091b      	lsrs	r3, r3, #4
 800227c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002280:	4293      	cmp	r3, r2
 8002282:	d223      	bcs.n	80022cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4618      	mov	r0, r3
 800228a:	f000 fd1d 	bl	8002cc8 <RCC_SetFlashLatencyFromMSIRange>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e383      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002298:	4b73      	ldr	r3, [pc, #460]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a72      	ldr	r2, [pc, #456]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800229e:	f043 0308 	orr.w	r3, r3, #8
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	4b70      	ldr	r3, [pc, #448]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	496d      	ldr	r1, [pc, #436]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022b6:	4b6c      	ldr	r3, [pc, #432]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	4968      	ldr	r1, [pc, #416]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	604b      	str	r3, [r1, #4]
 80022ca:	e025      	b.n	8002318 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022cc:	4b66      	ldr	r3, [pc, #408]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a65      	ldr	r2, [pc, #404]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022d2:	f043 0308 	orr.w	r3, r3, #8
 80022d6:	6013      	str	r3, [r2, #0]
 80022d8:	4b63      	ldr	r3, [pc, #396]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	4960      	ldr	r1, [pc, #384]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	021b      	lsls	r3, r3, #8
 80022f8:	495b      	ldr	r1, [pc, #364]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d109      	bne.n	8002318 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	4618      	mov	r0, r3
 800230a:	f000 fcdd 	bl	8002cc8 <RCC_SetFlashLatencyFromMSIRange>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e343      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002318:	f000 fc4a 	bl	8002bb0 <HAL_RCC_GetSysClockFreq>
 800231c:	4602      	mov	r2, r0
 800231e:	4b52      	ldr	r3, [pc, #328]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	091b      	lsrs	r3, r3, #4
 8002324:	f003 030f 	and.w	r3, r3, #15
 8002328:	4950      	ldr	r1, [pc, #320]	@ (800246c <HAL_RCC_OscConfig+0x274>)
 800232a:	5ccb      	ldrb	r3, [r1, r3]
 800232c:	f003 031f 	and.w	r3, r3, #31
 8002330:	fa22 f303 	lsr.w	r3, r2, r3
 8002334:	4a4e      	ldr	r2, [pc, #312]	@ (8002470 <HAL_RCC_OscConfig+0x278>)
 8002336:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002338:	4b4e      	ldr	r3, [pc, #312]	@ (8002474 <HAL_RCC_OscConfig+0x27c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff fb67 	bl	8001a10 <HAL_InitTick>
 8002342:	4603      	mov	r3, r0
 8002344:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002346:	7bfb      	ldrb	r3, [r7, #15]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d052      	beq.n	80023f2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800234c:	7bfb      	ldrb	r3, [r7, #15]
 800234e:	e327      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d032      	beq.n	80023be <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002358:	4b43      	ldr	r3, [pc, #268]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a42      	ldr	r2, [pc, #264]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002364:	f7ff fba4 	bl	8001ab0 <HAL_GetTick>
 8002368:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800236c:	f7ff fba0 	bl	8001ab0 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e310      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800237e:	4b3a      	ldr	r3, [pc, #232]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0f0      	beq.n	800236c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800238a:	4b37      	ldr	r3, [pc, #220]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a36      	ldr	r2, [pc, #216]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002390:	f043 0308 	orr.w	r3, r3, #8
 8002394:	6013      	str	r3, [r2, #0]
 8002396:	4b34      	ldr	r3, [pc, #208]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	4931      	ldr	r1, [pc, #196]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023a8:	4b2f      	ldr	r3, [pc, #188]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	021b      	lsls	r3, r3, #8
 80023b6:	492c      	ldr	r1, [pc, #176]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	604b      	str	r3, [r1, #4]
 80023bc:	e01a      	b.n	80023f4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80023be:	4b2a      	ldr	r3, [pc, #168]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a29      	ldr	r2, [pc, #164]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80023c4:	f023 0301 	bic.w	r3, r3, #1
 80023c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023ca:	f7ff fb71 	bl	8001ab0 <HAL_GetTick>
 80023ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023d0:	e008      	b.n	80023e4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023d2:	f7ff fb6d 	bl	8001ab0 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e2dd      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023e4:	4b20      	ldr	r3, [pc, #128]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1f0      	bne.n	80023d2 <HAL_RCC_OscConfig+0x1da>
 80023f0:	e000      	b.n	80023f4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d074      	beq.n	80024ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	2b08      	cmp	r3, #8
 8002404:	d005      	beq.n	8002412 <HAL_RCC_OscConfig+0x21a>
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	2b0c      	cmp	r3, #12
 800240a:	d10e      	bne.n	800242a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	2b03      	cmp	r3, #3
 8002410:	d10b      	bne.n	800242a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002412:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d064      	beq.n	80024e8 <HAL_RCC_OscConfig+0x2f0>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d160      	bne.n	80024e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e2ba      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002432:	d106      	bne.n	8002442 <HAL_RCC_OscConfig+0x24a>
 8002434:	4b0c      	ldr	r3, [pc, #48]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a0b      	ldr	r2, [pc, #44]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800243a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	e026      	b.n	8002490 <HAL_RCC_OscConfig+0x298>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800244a:	d115      	bne.n	8002478 <HAL_RCC_OscConfig+0x280>
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a05      	ldr	r2, [pc, #20]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 8002452:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002456:	6013      	str	r3, [r2, #0]
 8002458:	4b03      	ldr	r3, [pc, #12]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a02      	ldr	r2, [pc, #8]	@ (8002468 <HAL_RCC_OscConfig+0x270>)
 800245e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	e014      	b.n	8002490 <HAL_RCC_OscConfig+0x298>
 8002466:	bf00      	nop
 8002468:	40021000 	.word	0x40021000
 800246c:	08004d04 	.word	0x08004d04
 8002470:	20000144 	.word	0x20000144
 8002474:	20000148 	.word	0x20000148
 8002478:	4ba0      	ldr	r3, [pc, #640]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a9f      	ldr	r2, [pc, #636]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 800247e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	4b9d      	ldr	r3, [pc, #628]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a9c      	ldr	r2, [pc, #624]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 800248a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800248e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d013      	beq.n	80024c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7ff fb0a 	bl	8001ab0 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a0:	f7ff fb06 	bl	8001ab0 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b64      	cmp	r3, #100	@ 0x64
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e276      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024b2:	4b92      	ldr	r3, [pc, #584]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d0f0      	beq.n	80024a0 <HAL_RCC_OscConfig+0x2a8>
 80024be:	e014      	b.n	80024ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7ff faf6 	bl	8001ab0 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024c8:	f7ff faf2 	bl	8001ab0 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b64      	cmp	r3, #100	@ 0x64
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e262      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024da:	4b88      	ldr	r3, [pc, #544]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1f0      	bne.n	80024c8 <HAL_RCC_OscConfig+0x2d0>
 80024e6:	e000      	b.n	80024ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d060      	beq.n	80025b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d005      	beq.n	8002508 <HAL_RCC_OscConfig+0x310>
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	2b0c      	cmp	r3, #12
 8002500:	d119      	bne.n	8002536 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	2b02      	cmp	r3, #2
 8002506:	d116      	bne.n	8002536 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002508:	4b7c      	ldr	r3, [pc, #496]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002510:	2b00      	cmp	r3, #0
 8002512:	d005      	beq.n	8002520 <HAL_RCC_OscConfig+0x328>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e23f      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002520:	4b76      	ldr	r3, [pc, #472]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	691b      	ldr	r3, [r3, #16]
 800252c:	061b      	lsls	r3, r3, #24
 800252e:	4973      	ldr	r1, [pc, #460]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002530:	4313      	orrs	r3, r2
 8002532:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002534:	e040      	b.n	80025b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d023      	beq.n	8002586 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800253e:	4b6f      	ldr	r3, [pc, #444]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a6e      	ldr	r2, [pc, #440]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254a:	f7ff fab1 	bl	8001ab0 <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002550:	e008      	b.n	8002564 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002552:	f7ff faad 	bl	8001ab0 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d901      	bls.n	8002564 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e21d      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002564:	4b65      	ldr	r3, [pc, #404]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800256c:	2b00      	cmp	r3, #0
 800256e:	d0f0      	beq.n	8002552 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002570:	4b62      	ldr	r3, [pc, #392]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	061b      	lsls	r3, r3, #24
 800257e:	495f      	ldr	r1, [pc, #380]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002580:	4313      	orrs	r3, r2
 8002582:	604b      	str	r3, [r1, #4]
 8002584:	e018      	b.n	80025b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002586:	4b5d      	ldr	r3, [pc, #372]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a5c      	ldr	r2, [pc, #368]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 800258c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002592:	f7ff fa8d 	bl	8001ab0 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800259a:	f7ff fa89 	bl	8001ab0 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e1f9      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025ac:	4b53      	ldr	r3, [pc, #332]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1f0      	bne.n	800259a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0308 	and.w	r3, r3, #8
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d03c      	beq.n	800263e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d01c      	beq.n	8002606 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025cc:	4b4b      	ldr	r3, [pc, #300]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80025ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025d2:	4a4a      	ldr	r2, [pc, #296]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025dc:	f7ff fa68 	bl	8001ab0 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025e4:	f7ff fa64 	bl	8001ab0 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e1d4      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025f6:	4b41      	ldr	r3, [pc, #260]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80025f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d0ef      	beq.n	80025e4 <HAL_RCC_OscConfig+0x3ec>
 8002604:	e01b      	b.n	800263e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002606:	4b3d      	ldr	r3, [pc, #244]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002608:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800260c:	4a3b      	ldr	r2, [pc, #236]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 800260e:	f023 0301 	bic.w	r3, r3, #1
 8002612:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002616:	f7ff fa4b 	bl	8001ab0 <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800261c:	e008      	b.n	8002630 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800261e:	f7ff fa47 	bl	8001ab0 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e1b7      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002630:	4b32      	ldr	r3, [pc, #200]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1ef      	bne.n	800261e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0304 	and.w	r3, r3, #4
 8002646:	2b00      	cmp	r3, #0
 8002648:	f000 80a6 	beq.w	8002798 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800264c:	2300      	movs	r3, #0
 800264e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002650:	4b2a      	ldr	r3, [pc, #168]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10d      	bne.n	8002678 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800265c:	4b27      	ldr	r3, [pc, #156]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 800265e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002660:	4a26      	ldr	r2, [pc, #152]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 8002662:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002666:	6593      	str	r3, [r2, #88]	@ 0x58
 8002668:	4b24      	ldr	r3, [pc, #144]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 800266a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002674:	2301      	movs	r3, #1
 8002676:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002678:	4b21      	ldr	r3, [pc, #132]	@ (8002700 <HAL_RCC_OscConfig+0x508>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002680:	2b00      	cmp	r3, #0
 8002682:	d118      	bne.n	80026b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002684:	4b1e      	ldr	r3, [pc, #120]	@ (8002700 <HAL_RCC_OscConfig+0x508>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a1d      	ldr	r2, [pc, #116]	@ (8002700 <HAL_RCC_OscConfig+0x508>)
 800268a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800268e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002690:	f7ff fa0e 	bl	8001ab0 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002698:	f7ff fa0a 	bl	8001ab0 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e17a      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026aa:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <HAL_RCC_OscConfig+0x508>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f0      	beq.n	8002698 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d108      	bne.n	80026d0 <HAL_RCC_OscConfig+0x4d8>
 80026be:	4b0f      	ldr	r3, [pc, #60]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80026c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c4:	4a0d      	ldr	r2, [pc, #52]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80026c6:	f043 0301 	orr.w	r3, r3, #1
 80026ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026ce:	e029      	b.n	8002724 <HAL_RCC_OscConfig+0x52c>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2b05      	cmp	r3, #5
 80026d6:	d115      	bne.n	8002704 <HAL_RCC_OscConfig+0x50c>
 80026d8:	4b08      	ldr	r3, [pc, #32]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80026da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026de:	4a07      	ldr	r2, [pc, #28]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80026e0:	f043 0304 	orr.w	r3, r3, #4
 80026e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026e8:	4b04      	ldr	r3, [pc, #16]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80026ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ee:	4a03      	ldr	r2, [pc, #12]	@ (80026fc <HAL_RCC_OscConfig+0x504>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026f8:	e014      	b.n	8002724 <HAL_RCC_OscConfig+0x52c>
 80026fa:	bf00      	nop
 80026fc:	40021000 	.word	0x40021000
 8002700:	40007000 	.word	0x40007000
 8002704:	4b9c      	ldr	r3, [pc, #624]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800270a:	4a9b      	ldr	r2, [pc, #620]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800270c:	f023 0301 	bic.w	r3, r3, #1
 8002710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002714:	4b98      	ldr	r3, [pc, #608]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800271a:	4a97      	ldr	r2, [pc, #604]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800271c:	f023 0304 	bic.w	r3, r3, #4
 8002720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d016      	beq.n	800275a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272c:	f7ff f9c0 	bl	8001ab0 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002732:	e00a      	b.n	800274a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002734:	f7ff f9bc 	bl	8001ab0 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002742:	4293      	cmp	r3, r2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e12a      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800274a:	4b8b      	ldr	r3, [pc, #556]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800274c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d0ed      	beq.n	8002734 <HAL_RCC_OscConfig+0x53c>
 8002758:	e015      	b.n	8002786 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800275a:	f7ff f9a9 	bl	8001ab0 <HAL_GetTick>
 800275e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002760:	e00a      	b.n	8002778 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002762:	f7ff f9a5 	bl	8001ab0 <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002770:	4293      	cmp	r3, r2
 8002772:	d901      	bls.n	8002778 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e113      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002778:	4b7f      	ldr	r3, [pc, #508]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1ed      	bne.n	8002762 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002786:	7ffb      	ldrb	r3, [r7, #31]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d105      	bne.n	8002798 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800278c:	4b7a      	ldr	r3, [pc, #488]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800278e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002790:	4a79      	ldr	r2, [pc, #484]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002792:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002796:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 80fe 	beq.w	800299e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	f040 80d0 	bne.w	800294c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80027ac:	4b72      	ldr	r3, [pc, #456]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f003 0203 	and.w	r2, r3, #3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027bc:	429a      	cmp	r2, r3
 80027be:	d130      	bne.n	8002822 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	3b01      	subs	r3, #1
 80027cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d127      	bne.n	8002822 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027de:	429a      	cmp	r2, r3
 80027e0:	d11f      	bne.n	8002822 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027ec:	2a07      	cmp	r2, #7
 80027ee:	bf14      	ite	ne
 80027f0:	2201      	movne	r2, #1
 80027f2:	2200      	moveq	r2, #0
 80027f4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d113      	bne.n	8002822 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002804:	085b      	lsrs	r3, r3, #1
 8002806:	3b01      	subs	r3, #1
 8002808:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800280a:	429a      	cmp	r2, r3
 800280c:	d109      	bne.n	8002822 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002818:	085b      	lsrs	r3, r3, #1
 800281a:	3b01      	subs	r3, #1
 800281c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800281e:	429a      	cmp	r2, r3
 8002820:	d06e      	beq.n	8002900 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	2b0c      	cmp	r3, #12
 8002826:	d069      	beq.n	80028fc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002828:	4b53      	ldr	r3, [pc, #332]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d105      	bne.n	8002840 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002834:	4b50      	ldr	r3, [pc, #320]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e0ad      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002844:	4b4c      	ldr	r3, [pc, #304]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a4b      	ldr	r2, [pc, #300]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800284a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800284e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002850:	f7ff f92e 	bl	8001ab0 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002858:	f7ff f92a 	bl	8001ab0 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e09a      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800286a:	4b43      	ldr	r3, [pc, #268]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f0      	bne.n	8002858 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002876:	4b40      	ldr	r3, [pc, #256]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002878:	68da      	ldr	r2, [r3, #12]
 800287a:	4b40      	ldr	r3, [pc, #256]	@ (800297c <HAL_RCC_OscConfig+0x784>)
 800287c:	4013      	ands	r3, r2
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002886:	3a01      	subs	r2, #1
 8002888:	0112      	lsls	r2, r2, #4
 800288a:	4311      	orrs	r1, r2
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002890:	0212      	lsls	r2, r2, #8
 8002892:	4311      	orrs	r1, r2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002898:	0852      	lsrs	r2, r2, #1
 800289a:	3a01      	subs	r2, #1
 800289c:	0552      	lsls	r2, r2, #21
 800289e:	4311      	orrs	r1, r2
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80028a4:	0852      	lsrs	r2, r2, #1
 80028a6:	3a01      	subs	r2, #1
 80028a8:	0652      	lsls	r2, r2, #25
 80028aa:	4311      	orrs	r1, r2
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80028b0:	0912      	lsrs	r2, r2, #4
 80028b2:	0452      	lsls	r2, r2, #17
 80028b4:	430a      	orrs	r2, r1
 80028b6:	4930      	ldr	r1, [pc, #192]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80028bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a2d      	ldr	r2, [pc, #180]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 80028c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	4a2a      	ldr	r2, [pc, #168]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 80028ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028d4:	f7ff f8ec 	bl	8001ab0 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7ff f8e8 	bl	8001ab0 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e058      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ee:	4b22      	ldr	r3, [pc, #136]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d0f0      	beq.n	80028dc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028fa:	e050      	b.n	800299e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e04f      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002900:	4b1d      	ldr	r3, [pc, #116]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d148      	bne.n	800299e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800290c:	4b1a      	ldr	r3, [pc, #104]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a19      	ldr	r2, [pc, #100]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002916:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002918:	4b17      	ldr	r3, [pc, #92]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	4a16      	ldr	r2, [pc, #88]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 800291e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002922:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002924:	f7ff f8c4 	bl	8001ab0 <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292c:	f7ff f8c0 	bl	8001ab0 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e030      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800293e:	4b0e      	ldr	r3, [pc, #56]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0f0      	beq.n	800292c <HAL_RCC_OscConfig+0x734>
 800294a:	e028      	b.n	800299e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	2b0c      	cmp	r3, #12
 8002950:	d023      	beq.n	800299a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002952:	4b09      	ldr	r3, [pc, #36]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a08      	ldr	r2, [pc, #32]	@ (8002978 <HAL_RCC_OscConfig+0x780>)
 8002958:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800295c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295e:	f7ff f8a7 	bl	8001ab0 <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002964:	e00c      	b.n	8002980 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002966:	f7ff f8a3 	bl	8001ab0 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d905      	bls.n	8002980 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e013      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
 8002978:	40021000 	.word	0x40021000
 800297c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002980:	4b09      	ldr	r3, [pc, #36]	@ (80029a8 <HAL_RCC_OscConfig+0x7b0>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1ec      	bne.n	8002966 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800298c:	4b06      	ldr	r3, [pc, #24]	@ (80029a8 <HAL_RCC_OscConfig+0x7b0>)
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	4905      	ldr	r1, [pc, #20]	@ (80029a8 <HAL_RCC_OscConfig+0x7b0>)
 8002992:	4b06      	ldr	r3, [pc, #24]	@ (80029ac <HAL_RCC_OscConfig+0x7b4>)
 8002994:	4013      	ands	r3, r2
 8002996:	60cb      	str	r3, [r1, #12]
 8002998:	e001      	b.n	800299e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e000      	b.n	80029a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3720      	adds	r7, #32
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40021000 	.word	0x40021000
 80029ac:	feeefffc 	.word	0xfeeefffc

080029b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0e7      	b.n	8002b94 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029c4:	4b75      	ldr	r3, [pc, #468]	@ (8002b9c <HAL_RCC_ClockConfig+0x1ec>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d910      	bls.n	80029f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d2:	4b72      	ldr	r3, [pc, #456]	@ (8002b9c <HAL_RCC_ClockConfig+0x1ec>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f023 0207 	bic.w	r2, r3, #7
 80029da:	4970      	ldr	r1, [pc, #448]	@ (8002b9c <HAL_RCC_ClockConfig+0x1ec>)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	4313      	orrs	r3, r2
 80029e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e2:	4b6e      	ldr	r3, [pc, #440]	@ (8002b9c <HAL_RCC_ClockConfig+0x1ec>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d001      	beq.n	80029f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e0cf      	b.n	8002b94 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d010      	beq.n	8002a22 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	4b66      	ldr	r3, [pc, #408]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d908      	bls.n	8002a22 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a10:	4b63      	ldr	r3, [pc, #396]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	4960      	ldr	r1, [pc, #384]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d04c      	beq.n	8002ac8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d107      	bne.n	8002a46 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a36:	4b5a      	ldr	r3, [pc, #360]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d121      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e0a6      	b.n	8002b94 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d107      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a4e:	4b54      	ldr	r3, [pc, #336]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d115      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e09a      	b.n	8002b94 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d107      	bne.n	8002a76 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a66:	4b4e      	ldr	r3, [pc, #312]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d109      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e08e      	b.n	8002b94 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a76:	4b4a      	ldr	r3, [pc, #296]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e086      	b.n	8002b94 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a86:	4b46      	ldr	r3, [pc, #280]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f023 0203 	bic.w	r2, r3, #3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	4943      	ldr	r1, [pc, #268]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a98:	f7ff f80a 	bl	8001ab0 <HAL_GetTick>
 8002a9c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a9e:	e00a      	b.n	8002ab6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aa0:	f7ff f806 	bl	8001ab0 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e06e      	b.n	8002b94 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ab6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 020c 	and.w	r2, r3, #12
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d1eb      	bne.n	8002aa0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0302 	and.w	r3, r3, #2
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d010      	beq.n	8002af6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	4b31      	ldr	r3, [pc, #196]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d208      	bcs.n	8002af6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	492b      	ldr	r1, [pc, #172]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002af6:	4b29      	ldr	r3, [pc, #164]	@ (8002b9c <HAL_RCC_ClockConfig+0x1ec>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d210      	bcs.n	8002b26 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b04:	4b25      	ldr	r3, [pc, #148]	@ (8002b9c <HAL_RCC_ClockConfig+0x1ec>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f023 0207 	bic.w	r2, r3, #7
 8002b0c:	4923      	ldr	r1, [pc, #140]	@ (8002b9c <HAL_RCC_ClockConfig+0x1ec>)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b14:	4b21      	ldr	r3, [pc, #132]	@ (8002b9c <HAL_RCC_ClockConfig+0x1ec>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d001      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e036      	b.n	8002b94 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0304 	and.w	r3, r3, #4
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d008      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b32:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	4918      	ldr	r1, [pc, #96]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0308 	and.w	r3, r3, #8
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d009      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b50:	4b13      	ldr	r3, [pc, #76]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	4910      	ldr	r1, [pc, #64]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b64:	f000 f824 	bl	8002bb0 <HAL_RCC_GetSysClockFreq>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ba0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	091b      	lsrs	r3, r3, #4
 8002b70:	f003 030f 	and.w	r3, r3, #15
 8002b74:	490b      	ldr	r1, [pc, #44]	@ (8002ba4 <HAL_RCC_ClockConfig+0x1f4>)
 8002b76:	5ccb      	ldrb	r3, [r1, r3]
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b80:	4a09      	ldr	r2, [pc, #36]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1f8>)
 8002b82:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b84:	4b09      	ldr	r3, [pc, #36]	@ (8002bac <HAL_RCC_ClockConfig+0x1fc>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7fe ff41 	bl	8001a10 <HAL_InitTick>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b92:	7afb      	ldrb	r3, [r7, #11]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40022000 	.word	0x40022000
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	08004d04 	.word	0x08004d04
 8002ba8:	20000144 	.word	0x20000144
 8002bac:	20000148 	.word	0x20000148

08002bb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b089      	sub	sp, #36	@ 0x24
 8002bb4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61fb      	str	r3, [r7, #28]
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f003 030c 	and.w	r3, r3, #12
 8002bc6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bc8:	4b3b      	ldr	r3, [pc, #236]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	f003 0303 	and.w	r3, r3, #3
 8002bd0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <HAL_RCC_GetSysClockFreq+0x34>
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	2b0c      	cmp	r3, #12
 8002bdc:	d121      	bne.n	8002c22 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d11e      	bne.n	8002c22 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002be4:	4b34      	ldr	r3, [pc, #208]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d107      	bne.n	8002c00 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002bf0:	4b31      	ldr	r3, [pc, #196]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bf6:	0a1b      	lsrs	r3, r3, #8
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	61fb      	str	r3, [r7, #28]
 8002bfe:	e005      	b.n	8002c0c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c00:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	091b      	lsrs	r3, r3, #4
 8002c06:	f003 030f 	and.w	r3, r3, #15
 8002c0a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c0c:	4a2b      	ldr	r2, [pc, #172]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c14:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10d      	bne.n	8002c38 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c20:	e00a      	b.n	8002c38 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	2b04      	cmp	r3, #4
 8002c26:	d102      	bne.n	8002c2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c28:	4b25      	ldr	r3, [pc, #148]	@ (8002cc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c2a:	61bb      	str	r3, [r7, #24]
 8002c2c:	e004      	b.n	8002c38 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	2b08      	cmp	r3, #8
 8002c32:	d101      	bne.n	8002c38 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c34:	4b23      	ldr	r3, [pc, #140]	@ (8002cc4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c36:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	2b0c      	cmp	r3, #12
 8002c3c:	d134      	bne.n	8002ca8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d003      	beq.n	8002c56 <HAL_RCC_GetSysClockFreq+0xa6>
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	2b03      	cmp	r3, #3
 8002c52:	d003      	beq.n	8002c5c <HAL_RCC_GetSysClockFreq+0xac>
 8002c54:	e005      	b.n	8002c62 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c56:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c58:	617b      	str	r3, [r7, #20]
      break;
 8002c5a:	e005      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c5c:	4b19      	ldr	r3, [pc, #100]	@ (8002cc4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c5e:	617b      	str	r3, [r7, #20]
      break;
 8002c60:	e002      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	617b      	str	r3, [r7, #20]
      break;
 8002c66:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c68:	4b13      	ldr	r3, [pc, #76]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	091b      	lsrs	r3, r3, #4
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	3301      	adds	r3, #1
 8002c74:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c76:	4b10      	ldr	r3, [pc, #64]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	0a1b      	lsrs	r3, r3, #8
 8002c7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	fb03 f202 	mul.w	r2, r3, r2
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	0e5b      	lsrs	r3, r3, #25
 8002c94:	f003 0303 	and.w	r3, r3, #3
 8002c98:	3301      	adds	r3, #1
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ca8:	69bb      	ldr	r3, [r7, #24]
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3724      	adds	r7, #36	@ 0x24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	08004d14 	.word	0x08004d14
 8002cc0:	00f42400 	.word	0x00f42400
 8002cc4:	007a1200 	.word	0x007a1200

08002cc8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cd4:	4b2a      	ldr	r3, [pc, #168]	@ (8002d80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d003      	beq.n	8002ce8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ce0:	f7ff fa26 	bl	8002130 <HAL_PWREx_GetVoltageRange>
 8002ce4:	6178      	str	r0, [r7, #20]
 8002ce6:	e014      	b.n	8002d12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ce8:	4b25      	ldr	r3, [pc, #148]	@ (8002d80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cec:	4a24      	ldr	r2, [pc, #144]	@ (8002d80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cf2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cf4:	4b22      	ldr	r3, [pc, #136]	@ (8002d80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cfc:	60fb      	str	r3, [r7, #12]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d00:	f7ff fa16 	bl	8002130 <HAL_PWREx_GetVoltageRange>
 8002d04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d06:	4b1e      	ldr	r3, [pc, #120]	@ (8002d80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8002d80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d10:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d18:	d10b      	bne.n	8002d32 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b80      	cmp	r3, #128	@ 0x80
 8002d1e:	d919      	bls.n	8002d54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d24:	d902      	bls.n	8002d2c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d26:	2302      	movs	r3, #2
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	e013      	b.n	8002d54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	e010      	b.n	8002d54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b80      	cmp	r3, #128	@ 0x80
 8002d36:	d902      	bls.n	8002d3e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d38:	2303      	movs	r3, #3
 8002d3a:	613b      	str	r3, [r7, #16]
 8002d3c:	e00a      	b.n	8002d54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b80      	cmp	r3, #128	@ 0x80
 8002d42:	d102      	bne.n	8002d4a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d44:	2302      	movs	r3, #2
 8002d46:	613b      	str	r3, [r7, #16]
 8002d48:	e004      	b.n	8002d54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b70      	cmp	r3, #112	@ 0x70
 8002d4e:	d101      	bne.n	8002d54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d50:	2301      	movs	r3, #1
 8002d52:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d54:	4b0b      	ldr	r3, [pc, #44]	@ (8002d84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f023 0207 	bic.w	r2, r3, #7
 8002d5c:	4909      	ldr	r1, [pc, #36]	@ (8002d84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d64:	4b07      	ldr	r3, [pc, #28]	@ (8002d84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0307 	and.w	r3, r3, #7
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d001      	beq.n	8002d76 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e000      	b.n	8002d78 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40021000 	.word	0x40021000
 8002d84:	40022000 	.word	0x40022000

08002d88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e095      	b.n	8002ec6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d108      	bne.n	8002db4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002daa:	d009      	beq.n	8002dc0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	61da      	str	r2, [r3, #28]
 8002db2:	e005      	b.n	8002dc0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d106      	bne.n	8002de0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7fe fbe0 	bl	80015a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2202      	movs	r2, #2
 8002de4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002df6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002e00:	d902      	bls.n	8002e08 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	e002      	b.n	8002e0e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002e08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e0c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002e16:	d007      	beq.n	8002e28 <HAL_SPI_Init+0xa0>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002e20:	d002      	beq.n	8002e28 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	431a      	orrs	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	69db      	ldr	r3, [r3, #28]
 8002e5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e60:	431a      	orrs	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e6a:	ea42 0103 	orr.w	r1, r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e72:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	0c1b      	lsrs	r3, r3, #16
 8002e84:	f003 0204 	and.w	r2, r3, #4
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	f003 0310 	and.w	r3, r3, #16
 8002e90:	431a      	orrs	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002ea4:	ea42 0103 	orr.w	r1, r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b088      	sub	sp, #32
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	60f8      	str	r0, [r7, #12]
 8002ed6:	60b9      	str	r1, [r7, #8]
 8002ed8:	603b      	str	r3, [r7, #0]
 8002eda:	4613      	mov	r3, r2
 8002edc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d101      	bne.n	8002ef0 <HAL_SPI_Transmit+0x22>
 8002eec:	2302      	movs	r3, #2
 8002eee:	e15f      	b.n	80031b0 <HAL_SPI_Transmit+0x2e2>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ef8:	f7fe fdda 	bl	8001ab0 <HAL_GetTick>
 8002efc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002efe:	88fb      	ldrh	r3, [r7, #6]
 8002f00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d002      	beq.n	8002f14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002f0e:	2302      	movs	r3, #2
 8002f10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002f12:	e148      	b.n	80031a6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d002      	beq.n	8002f20 <HAL_SPI_Transmit+0x52>
 8002f1a:	88fb      	ldrh	r3, [r7, #6]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d102      	bne.n	8002f26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002f24:	e13f      	b.n	80031a6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2203      	movs	r2, #3
 8002f2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	88fa      	ldrh	r2, [r7, #6]
 8002f3e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	88fa      	ldrh	r2, [r7, #6]
 8002f44:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f70:	d10f      	bne.n	8002f92 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f9c:	2b40      	cmp	r3, #64	@ 0x40
 8002f9e:	d007      	beq.n	8002fb0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002fb8:	d94f      	bls.n	800305a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <HAL_SPI_Transmit+0xfa>
 8002fc2:	8afb      	ldrh	r3, [r7, #22]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d142      	bne.n	800304e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fcc:	881a      	ldrh	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fd8:	1c9a      	adds	r2, r3, #2
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002fec:	e02f      	b.n	800304e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d112      	bne.n	8003022 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003000:	881a      	ldrh	r2, [r3, #0]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800300c:	1c9a      	adds	r2, r3, #2
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003020:	e015      	b.n	800304e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003022:	f7fe fd45 	bl	8001ab0 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d803      	bhi.n	800303a <HAL_SPI_Transmit+0x16c>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003038:	d102      	bne.n	8003040 <HAL_SPI_Transmit+0x172>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d106      	bne.n	800304e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800304c:	e0ab      	b.n	80031a6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003052:	b29b      	uxth	r3, r3
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1ca      	bne.n	8002fee <HAL_SPI_Transmit+0x120>
 8003058:	e080      	b.n	800315c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <HAL_SPI_Transmit+0x19a>
 8003062:	8afb      	ldrh	r3, [r7, #22]
 8003064:	2b01      	cmp	r3, #1
 8003066:	d174      	bne.n	8003152 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800306c:	b29b      	uxth	r3, r3
 800306e:	2b01      	cmp	r3, #1
 8003070:	d912      	bls.n	8003098 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003076:	881a      	ldrh	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003082:	1c9a      	adds	r2, r3, #2
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800308c:	b29b      	uxth	r3, r3
 800308e:	3b02      	subs	r3, #2
 8003090:	b29a      	uxth	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003096:	e05c      	b.n	8003152 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	330c      	adds	r3, #12
 80030a2:	7812      	ldrb	r2, [r2, #0]
 80030a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030aa:	1c5a      	adds	r2, r3, #1
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	3b01      	subs	r3, #1
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80030be:	e048      	b.n	8003152 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d12b      	bne.n	8003126 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d912      	bls.n	80030fe <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030dc:	881a      	ldrh	r2, [r3, #0]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e8:	1c9a      	adds	r2, r3, #2
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	3b02      	subs	r3, #2
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80030fc:	e029      	b.n	8003152 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	330c      	adds	r3, #12
 8003108:	7812      	ldrb	r2, [r2, #0]
 800310a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003110:	1c5a      	adds	r2, r3, #1
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800311a:	b29b      	uxth	r3, r3
 800311c:	3b01      	subs	r3, #1
 800311e:	b29a      	uxth	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003124:	e015      	b.n	8003152 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003126:	f7fe fcc3 	bl	8001ab0 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d803      	bhi.n	800313e <HAL_SPI_Transmit+0x270>
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313c:	d102      	bne.n	8003144 <HAL_SPI_Transmit+0x276>
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d106      	bne.n	8003152 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003150:	e029      	b.n	80031a6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003156:	b29b      	uxth	r3, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1b1      	bne.n	80030c0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	6839      	ldr	r1, [r7, #0]
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 fb69 	bl	8003838 <SPI_EndRxTxTransaction>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d002      	beq.n	8003172 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2220      	movs	r2, #32
 8003170:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10a      	bne.n	8003190 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800317a:	2300      	movs	r3, #0
 800317c:	613b      	str	r3, [r7, #16]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003194:	2b00      	cmp	r3, #0
 8003196:	d002      	beq.n	800319e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	77fb      	strb	r3, [r7, #31]
 800319c:	e003      	b.n	80031a6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80031ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3720      	adds	r7, #32
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b08a      	sub	sp, #40	@ 0x28
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
 80031c4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031c6:	2301      	movs	r3, #1
 80031c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d101      	bne.n	80031de <HAL_SPI_TransmitReceive+0x26>
 80031da:	2302      	movs	r3, #2
 80031dc:	e20a      	b.n	80035f4 <HAL_SPI_TransmitReceive+0x43c>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031e6:	f7fe fc63 	bl	8001ab0 <HAL_GetTick>
 80031ea:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80031f2:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80031fa:	887b      	ldrh	r3, [r7, #2]
 80031fc:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80031fe:	887b      	ldrh	r3, [r7, #2]
 8003200:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003202:	7efb      	ldrb	r3, [r7, #27]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d00e      	beq.n	8003226 <HAL_SPI_TransmitReceive+0x6e>
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800320e:	d106      	bne.n	800321e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d102      	bne.n	800321e <HAL_SPI_TransmitReceive+0x66>
 8003218:	7efb      	ldrb	r3, [r7, #27]
 800321a:	2b04      	cmp	r3, #4
 800321c:	d003      	beq.n	8003226 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800321e:	2302      	movs	r3, #2
 8003220:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003224:	e1e0      	b.n	80035e8 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d005      	beq.n	8003238 <HAL_SPI_TransmitReceive+0x80>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d002      	beq.n	8003238 <HAL_SPI_TransmitReceive+0x80>
 8003232:	887b      	ldrh	r3, [r7, #2]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d103      	bne.n	8003240 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800323e:	e1d3      	b.n	80035e8 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2b04      	cmp	r3, #4
 800324a:	d003      	beq.n	8003254 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2205      	movs	r2, #5
 8003250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	887a      	ldrh	r2, [r7, #2]
 8003264:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	887a      	ldrh	r2, [r7, #2]
 800326c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	68ba      	ldr	r2, [r7, #8]
 8003274:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	887a      	ldrh	r2, [r7, #2]
 800327a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	887a      	ldrh	r2, [r7, #2]
 8003280:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003296:	d802      	bhi.n	800329e <HAL_SPI_TransmitReceive+0xe6>
 8003298:	8a3b      	ldrh	r3, [r7, #16]
 800329a:	2b01      	cmp	r3, #1
 800329c:	d908      	bls.n	80032b0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032ac:	605a      	str	r2, [r3, #4]
 80032ae:	e007      	b.n	80032c0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80032be:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ca:	2b40      	cmp	r3, #64	@ 0x40
 80032cc:	d007      	beq.n	80032de <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80032e6:	f240 8081 	bls.w	80033ec <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <HAL_SPI_TransmitReceive+0x140>
 80032f2:	8a7b      	ldrh	r3, [r7, #18]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d16d      	bne.n	80033d4 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032fc:	881a      	ldrh	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003308:	1c9a      	adds	r2, r3, #2
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003312:	b29b      	uxth	r3, r3
 8003314:	3b01      	subs	r3, #1
 8003316:	b29a      	uxth	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800331c:	e05a      	b.n	80033d4 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b02      	cmp	r3, #2
 800332a:	d11b      	bne.n	8003364 <HAL_SPI_TransmitReceive+0x1ac>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003330:	b29b      	uxth	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d016      	beq.n	8003364 <HAL_SPI_TransmitReceive+0x1ac>
 8003336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003338:	2b01      	cmp	r3, #1
 800333a:	d113      	bne.n	8003364 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003340:	881a      	ldrh	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800334c:	1c9a      	adds	r2, r3, #2
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b01      	cmp	r3, #1
 8003370:	d11c      	bne.n	80033ac <HAL_SPI_TransmitReceive+0x1f4>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d016      	beq.n	80033ac <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003388:	b292      	uxth	r2, r2
 800338a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	1c9a      	adds	r2, r3, #2
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800339c:	b29b      	uxth	r3, r3
 800339e:	3b01      	subs	r3, #1
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80033a8:	2301      	movs	r3, #1
 80033aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80033ac:	f7fe fb80 	bl	8001ab0 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d80b      	bhi.n	80033d4 <HAL_SPI_TransmitReceive+0x21c>
 80033bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c2:	d007      	beq.n	80033d4 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80033d2:	e109      	b.n	80035e8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033d8:	b29b      	uxth	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d19f      	bne.n	800331e <HAL_SPI_TransmitReceive+0x166>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d199      	bne.n	800331e <HAL_SPI_TransmitReceive+0x166>
 80033ea:	e0e3      	b.n	80035b4 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d003      	beq.n	80033fc <HAL_SPI_TransmitReceive+0x244>
 80033f4:	8a7b      	ldrh	r3, [r7, #18]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	f040 80cf 	bne.w	800359a <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003400:	b29b      	uxth	r3, r3
 8003402:	2b01      	cmp	r3, #1
 8003404:	d912      	bls.n	800342c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340a:	881a      	ldrh	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003416:	1c9a      	adds	r2, r3, #2
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003420:	b29b      	uxth	r3, r3
 8003422:	3b02      	subs	r3, #2
 8003424:	b29a      	uxth	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800342a:	e0b6      	b.n	800359a <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	330c      	adds	r3, #12
 8003436:	7812      	ldrb	r2, [r2, #0]
 8003438:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003448:	b29b      	uxth	r3, r3
 800344a:	3b01      	subs	r3, #1
 800344c:	b29a      	uxth	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003452:	e0a2      	b.n	800359a <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b02      	cmp	r3, #2
 8003460:	d134      	bne.n	80034cc <HAL_SPI_TransmitReceive+0x314>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003466:	b29b      	uxth	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d02f      	beq.n	80034cc <HAL_SPI_TransmitReceive+0x314>
 800346c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346e:	2b01      	cmp	r3, #1
 8003470:	d12c      	bne.n	80034cc <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b01      	cmp	r3, #1
 800347a:	d912      	bls.n	80034a2 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003480:	881a      	ldrh	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800348c:	1c9a      	adds	r2, r3, #2
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003496:	b29b      	uxth	r3, r3
 8003498:	3b02      	subs	r3, #2
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034a0:	e012      	b.n	80034c8 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	330c      	adds	r3, #12
 80034ac:	7812      	ldrb	r2, [r2, #0]
 80034ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d148      	bne.n	800356c <HAL_SPI_TransmitReceive+0x3b4>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d042      	beq.n	800356c <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d923      	bls.n	800353a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fc:	b292      	uxth	r2, r2
 80034fe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	1c9a      	adds	r2, r3, #2
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003510:	b29b      	uxth	r3, r3
 8003512:	3b02      	subs	r3, #2
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003522:	b29b      	uxth	r3, r3
 8003524:	2b01      	cmp	r3, #1
 8003526:	d81f      	bhi.n	8003568 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003536:	605a      	str	r2, [r3, #4]
 8003538:	e016      	b.n	8003568 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f103 020c 	add.w	r2, r3, #12
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	7812      	ldrb	r2, [r2, #0]
 8003548:	b2d2      	uxtb	r2, r2
 800354a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003550:	1c5a      	adds	r2, r3, #1
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800355c:	b29b      	uxth	r3, r3
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003568:	2301      	movs	r3, #1
 800356a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800356c:	f7fe faa0 	bl	8001ab0 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003578:	429a      	cmp	r2, r3
 800357a:	d803      	bhi.n	8003584 <HAL_SPI_TransmitReceive+0x3cc>
 800357c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800357e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003582:	d102      	bne.n	800358a <HAL_SPI_TransmitReceive+0x3d2>
 8003584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003586:	2b00      	cmp	r3, #0
 8003588:	d107      	bne.n	800359a <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003598:	e026      	b.n	80035e8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800359e:	b29b      	uxth	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f47f af57 	bne.w	8003454 <HAL_SPI_TransmitReceive+0x29c>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f47f af50 	bne.w	8003454 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035b4:	69fa      	ldr	r2, [r7, #28]
 80035b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f000 f93d 	bl	8003838 <SPI_EndRxTxTransaction>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d005      	beq.n	80035d0 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2220      	movs	r2, #32
 80035ce:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d003      	beq.n	80035e0 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035de:	e003      	b.n	80035e8 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80035f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3728      	adds	r7, #40	@ 0x28
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b088      	sub	sp, #32
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	603b      	str	r3, [r7, #0]
 8003608:	4613      	mov	r3, r2
 800360a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800360c:	f7fe fa50 	bl	8001ab0 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	4413      	add	r3, r2
 800361a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800361c:	f7fe fa48 	bl	8001ab0 <HAL_GetTick>
 8003620:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003622:	4b39      	ldr	r3, [pc, #228]	@ (8003708 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	015b      	lsls	r3, r3, #5
 8003628:	0d1b      	lsrs	r3, r3, #20
 800362a:	69fa      	ldr	r2, [r7, #28]
 800362c:	fb02 f303 	mul.w	r3, r2, r3
 8003630:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003632:	e054      	b.n	80036de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363a:	d050      	beq.n	80036de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800363c:	f7fe fa38 	bl	8001ab0 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	69fa      	ldr	r2, [r7, #28]
 8003648:	429a      	cmp	r2, r3
 800364a:	d902      	bls.n	8003652 <SPI_WaitFlagStateUntilTimeout+0x56>
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d13d      	bne.n	80036ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685a      	ldr	r2, [r3, #4]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003660:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800366a:	d111      	bne.n	8003690 <SPI_WaitFlagStateUntilTimeout+0x94>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003674:	d004      	beq.n	8003680 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800367e:	d107      	bne.n	8003690 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800368e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003694:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003698:	d10f      	bne.n	80036ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e017      	b.n	80036fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	3b01      	subs	r3, #1
 80036dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	4013      	ands	r3, r2
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	bf0c      	ite	eq
 80036ee:	2301      	moveq	r3, #1
 80036f0:	2300      	movne	r3, #0
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	461a      	mov	r2, r3
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d19b      	bne.n	8003634 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3720      	adds	r7, #32
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	20000144 	.word	0x20000144

0800370c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b08a      	sub	sp, #40	@ 0x28
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
 8003718:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800371e:	f7fe f9c7 	bl	8001ab0 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003726:	1a9b      	subs	r3, r3, r2
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	4413      	add	r3, r2
 800372c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800372e:	f7fe f9bf 	bl	8001ab0 <HAL_GetTick>
 8003732:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	330c      	adds	r3, #12
 800373a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800373c:	4b3d      	ldr	r3, [pc, #244]	@ (8003834 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	4613      	mov	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	00da      	lsls	r2, r3, #3
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	0d1b      	lsrs	r3, r3, #20
 800374c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800374e:	fb02 f303 	mul.w	r3, r2, r3
 8003752:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003754:	e060      	b.n	8003818 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800375c:	d107      	bne.n	800376e <SPI_WaitFifoStateUntilTimeout+0x62>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d104      	bne.n	800376e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	b2db      	uxtb	r3, r3
 800376a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800376c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003774:	d050      	beq.n	8003818 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003776:	f7fe f99b 	bl	8001ab0 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003782:	429a      	cmp	r2, r3
 8003784:	d902      	bls.n	800378c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003788:	2b00      	cmp	r3, #0
 800378a:	d13d      	bne.n	8003808 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	685a      	ldr	r2, [r3, #4]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800379a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037a4:	d111      	bne.n	80037ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037ae:	d004      	beq.n	80037ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037b8:	d107      	bne.n	80037ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037d2:	d10f      	bne.n	80037f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e010      	b.n	800382a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	3b01      	subs	r3, #1
 8003816:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	4013      	ands	r3, r2
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	429a      	cmp	r2, r3
 8003826:	d196      	bne.n	8003756 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3728      	adds	r7, #40	@ 0x28
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	20000144 	.word	0x20000144

08003838 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af02      	add	r7, sp, #8
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2200      	movs	r2, #0
 800384c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f7ff ff5b 	bl	800370c <SPI_WaitFifoStateUntilTimeout>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d007      	beq.n	800386c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003860:	f043 0220 	orr.w	r2, r3, #32
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e027      	b.n	80038bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2200      	movs	r2, #0
 8003874:	2180      	movs	r1, #128	@ 0x80
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f7ff fec0 	bl	80035fc <SPI_WaitFlagStateUntilTimeout>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d007      	beq.n	8003892 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003886:	f043 0220 	orr.w	r2, r3, #32
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e014      	b.n	80038bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	2200      	movs	r2, #0
 800389a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f7ff ff34 	bl	800370c <SPI_WaitFifoStateUntilTimeout>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d007      	beq.n	80038ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ae:	f043 0220 	orr.w	r2, r3, #32
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e000      	b.n	80038bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <malloc>:
 80038c4:	4b02      	ldr	r3, [pc, #8]	@ (80038d0 <malloc+0xc>)
 80038c6:	4601      	mov	r1, r0
 80038c8:	6818      	ldr	r0, [r3, #0]
 80038ca:	f000 b82d 	b.w	8003928 <_malloc_r>
 80038ce:	bf00      	nop
 80038d0:	2000015c 	.word	0x2000015c

080038d4 <free>:
 80038d4:	4b02      	ldr	r3, [pc, #8]	@ (80038e0 <free+0xc>)
 80038d6:	4601      	mov	r1, r0
 80038d8:	6818      	ldr	r0, [r3, #0]
 80038da:	f000 bb89 	b.w	8003ff0 <_free_r>
 80038de:	bf00      	nop
 80038e0:	2000015c 	.word	0x2000015c

080038e4 <sbrk_aligned>:
 80038e4:	b570      	push	{r4, r5, r6, lr}
 80038e6:	4e0f      	ldr	r6, [pc, #60]	@ (8003924 <sbrk_aligned+0x40>)
 80038e8:	460c      	mov	r4, r1
 80038ea:	6831      	ldr	r1, [r6, #0]
 80038ec:	4605      	mov	r5, r0
 80038ee:	b911      	cbnz	r1, 80038f6 <sbrk_aligned+0x12>
 80038f0:	f000 fb20 	bl	8003f34 <_sbrk_r>
 80038f4:	6030      	str	r0, [r6, #0]
 80038f6:	4621      	mov	r1, r4
 80038f8:	4628      	mov	r0, r5
 80038fa:	f000 fb1b 	bl	8003f34 <_sbrk_r>
 80038fe:	1c43      	adds	r3, r0, #1
 8003900:	d103      	bne.n	800390a <sbrk_aligned+0x26>
 8003902:	f04f 34ff 	mov.w	r4, #4294967295
 8003906:	4620      	mov	r0, r4
 8003908:	bd70      	pop	{r4, r5, r6, pc}
 800390a:	1cc4      	adds	r4, r0, #3
 800390c:	f024 0403 	bic.w	r4, r4, #3
 8003910:	42a0      	cmp	r0, r4
 8003912:	d0f8      	beq.n	8003906 <sbrk_aligned+0x22>
 8003914:	1a21      	subs	r1, r4, r0
 8003916:	4628      	mov	r0, r5
 8003918:	f000 fb0c 	bl	8003f34 <_sbrk_r>
 800391c:	3001      	adds	r0, #1
 800391e:	d1f2      	bne.n	8003906 <sbrk_aligned+0x22>
 8003920:	e7ef      	b.n	8003902 <sbrk_aligned+0x1e>
 8003922:	bf00      	nop
 8003924:	2000035c 	.word	0x2000035c

08003928 <_malloc_r>:
 8003928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800392c:	1ccd      	adds	r5, r1, #3
 800392e:	f025 0503 	bic.w	r5, r5, #3
 8003932:	3508      	adds	r5, #8
 8003934:	2d0c      	cmp	r5, #12
 8003936:	bf38      	it	cc
 8003938:	250c      	movcc	r5, #12
 800393a:	2d00      	cmp	r5, #0
 800393c:	4606      	mov	r6, r0
 800393e:	db01      	blt.n	8003944 <_malloc_r+0x1c>
 8003940:	42a9      	cmp	r1, r5
 8003942:	d904      	bls.n	800394e <_malloc_r+0x26>
 8003944:	230c      	movs	r3, #12
 8003946:	6033      	str	r3, [r6, #0]
 8003948:	2000      	movs	r0, #0
 800394a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800394e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a24 <_malloc_r+0xfc>
 8003952:	f000 f869 	bl	8003a28 <__malloc_lock>
 8003956:	f8d8 3000 	ldr.w	r3, [r8]
 800395a:	461c      	mov	r4, r3
 800395c:	bb44      	cbnz	r4, 80039b0 <_malloc_r+0x88>
 800395e:	4629      	mov	r1, r5
 8003960:	4630      	mov	r0, r6
 8003962:	f7ff ffbf 	bl	80038e4 <sbrk_aligned>
 8003966:	1c43      	adds	r3, r0, #1
 8003968:	4604      	mov	r4, r0
 800396a:	d158      	bne.n	8003a1e <_malloc_r+0xf6>
 800396c:	f8d8 4000 	ldr.w	r4, [r8]
 8003970:	4627      	mov	r7, r4
 8003972:	2f00      	cmp	r7, #0
 8003974:	d143      	bne.n	80039fe <_malloc_r+0xd6>
 8003976:	2c00      	cmp	r4, #0
 8003978:	d04b      	beq.n	8003a12 <_malloc_r+0xea>
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	4639      	mov	r1, r7
 800397e:	4630      	mov	r0, r6
 8003980:	eb04 0903 	add.w	r9, r4, r3
 8003984:	f000 fad6 	bl	8003f34 <_sbrk_r>
 8003988:	4581      	cmp	r9, r0
 800398a:	d142      	bne.n	8003a12 <_malloc_r+0xea>
 800398c:	6821      	ldr	r1, [r4, #0]
 800398e:	1a6d      	subs	r5, r5, r1
 8003990:	4629      	mov	r1, r5
 8003992:	4630      	mov	r0, r6
 8003994:	f7ff ffa6 	bl	80038e4 <sbrk_aligned>
 8003998:	3001      	adds	r0, #1
 800399a:	d03a      	beq.n	8003a12 <_malloc_r+0xea>
 800399c:	6823      	ldr	r3, [r4, #0]
 800399e:	442b      	add	r3, r5
 80039a0:	6023      	str	r3, [r4, #0]
 80039a2:	f8d8 3000 	ldr.w	r3, [r8]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	bb62      	cbnz	r2, 8003a04 <_malloc_r+0xdc>
 80039aa:	f8c8 7000 	str.w	r7, [r8]
 80039ae:	e00f      	b.n	80039d0 <_malloc_r+0xa8>
 80039b0:	6822      	ldr	r2, [r4, #0]
 80039b2:	1b52      	subs	r2, r2, r5
 80039b4:	d420      	bmi.n	80039f8 <_malloc_r+0xd0>
 80039b6:	2a0b      	cmp	r2, #11
 80039b8:	d917      	bls.n	80039ea <_malloc_r+0xc2>
 80039ba:	1961      	adds	r1, r4, r5
 80039bc:	42a3      	cmp	r3, r4
 80039be:	6025      	str	r5, [r4, #0]
 80039c0:	bf18      	it	ne
 80039c2:	6059      	strne	r1, [r3, #4]
 80039c4:	6863      	ldr	r3, [r4, #4]
 80039c6:	bf08      	it	eq
 80039c8:	f8c8 1000 	streq.w	r1, [r8]
 80039cc:	5162      	str	r2, [r4, r5]
 80039ce:	604b      	str	r3, [r1, #4]
 80039d0:	4630      	mov	r0, r6
 80039d2:	f000 f82f 	bl	8003a34 <__malloc_unlock>
 80039d6:	f104 000b 	add.w	r0, r4, #11
 80039da:	1d23      	adds	r3, r4, #4
 80039dc:	f020 0007 	bic.w	r0, r0, #7
 80039e0:	1ac2      	subs	r2, r0, r3
 80039e2:	bf1c      	itt	ne
 80039e4:	1a1b      	subne	r3, r3, r0
 80039e6:	50a3      	strne	r3, [r4, r2]
 80039e8:	e7af      	b.n	800394a <_malloc_r+0x22>
 80039ea:	6862      	ldr	r2, [r4, #4]
 80039ec:	42a3      	cmp	r3, r4
 80039ee:	bf0c      	ite	eq
 80039f0:	f8c8 2000 	streq.w	r2, [r8]
 80039f4:	605a      	strne	r2, [r3, #4]
 80039f6:	e7eb      	b.n	80039d0 <_malloc_r+0xa8>
 80039f8:	4623      	mov	r3, r4
 80039fa:	6864      	ldr	r4, [r4, #4]
 80039fc:	e7ae      	b.n	800395c <_malloc_r+0x34>
 80039fe:	463c      	mov	r4, r7
 8003a00:	687f      	ldr	r7, [r7, #4]
 8003a02:	e7b6      	b.n	8003972 <_malloc_r+0x4a>
 8003a04:	461a      	mov	r2, r3
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	42a3      	cmp	r3, r4
 8003a0a:	d1fb      	bne.n	8003a04 <_malloc_r+0xdc>
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	6053      	str	r3, [r2, #4]
 8003a10:	e7de      	b.n	80039d0 <_malloc_r+0xa8>
 8003a12:	230c      	movs	r3, #12
 8003a14:	6033      	str	r3, [r6, #0]
 8003a16:	4630      	mov	r0, r6
 8003a18:	f000 f80c 	bl	8003a34 <__malloc_unlock>
 8003a1c:	e794      	b.n	8003948 <_malloc_r+0x20>
 8003a1e:	6005      	str	r5, [r0, #0]
 8003a20:	e7d6      	b.n	80039d0 <_malloc_r+0xa8>
 8003a22:	bf00      	nop
 8003a24:	20000360 	.word	0x20000360

08003a28 <__malloc_lock>:
 8003a28:	4801      	ldr	r0, [pc, #4]	@ (8003a30 <__malloc_lock+0x8>)
 8003a2a:	f000 bad0 	b.w	8003fce <__retarget_lock_acquire_recursive>
 8003a2e:	bf00      	nop
 8003a30:	200004a4 	.word	0x200004a4

08003a34 <__malloc_unlock>:
 8003a34:	4801      	ldr	r0, [pc, #4]	@ (8003a3c <__malloc_unlock+0x8>)
 8003a36:	f000 bacb 	b.w	8003fd0 <__retarget_lock_release_recursive>
 8003a3a:	bf00      	nop
 8003a3c:	200004a4 	.word	0x200004a4

08003a40 <std>:
 8003a40:	2300      	movs	r3, #0
 8003a42:	b510      	push	{r4, lr}
 8003a44:	4604      	mov	r4, r0
 8003a46:	e9c0 3300 	strd	r3, r3, [r0]
 8003a4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a4e:	6083      	str	r3, [r0, #8]
 8003a50:	8181      	strh	r1, [r0, #12]
 8003a52:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a54:	81c2      	strh	r2, [r0, #14]
 8003a56:	6183      	str	r3, [r0, #24]
 8003a58:	4619      	mov	r1, r3
 8003a5a:	2208      	movs	r2, #8
 8003a5c:	305c      	adds	r0, #92	@ 0x5c
 8003a5e:	f000 fa2d 	bl	8003ebc <memset>
 8003a62:	4b0d      	ldr	r3, [pc, #52]	@ (8003a98 <std+0x58>)
 8003a64:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a66:	4b0d      	ldr	r3, [pc, #52]	@ (8003a9c <std+0x5c>)
 8003a68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa0 <std+0x60>)
 8003a6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa4 <std+0x64>)
 8003a70:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a72:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa8 <std+0x68>)
 8003a74:	6224      	str	r4, [r4, #32]
 8003a76:	429c      	cmp	r4, r3
 8003a78:	d006      	beq.n	8003a88 <std+0x48>
 8003a7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a7e:	4294      	cmp	r4, r2
 8003a80:	d002      	beq.n	8003a88 <std+0x48>
 8003a82:	33d0      	adds	r3, #208	@ 0xd0
 8003a84:	429c      	cmp	r4, r3
 8003a86:	d105      	bne.n	8003a94 <std+0x54>
 8003a88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a90:	f000 ba9c 	b.w	8003fcc <__retarget_lock_init_recursive>
 8003a94:	bd10      	pop	{r4, pc}
 8003a96:	bf00      	nop
 8003a98:	08003d0d 	.word	0x08003d0d
 8003a9c:	08003d2f 	.word	0x08003d2f
 8003aa0:	08003d67 	.word	0x08003d67
 8003aa4:	08003d8b 	.word	0x08003d8b
 8003aa8:	20000364 	.word	0x20000364

08003aac <stdio_exit_handler>:
 8003aac:	4a02      	ldr	r2, [pc, #8]	@ (8003ab8 <stdio_exit_handler+0xc>)
 8003aae:	4903      	ldr	r1, [pc, #12]	@ (8003abc <stdio_exit_handler+0x10>)
 8003ab0:	4803      	ldr	r0, [pc, #12]	@ (8003ac0 <stdio_exit_handler+0x14>)
 8003ab2:	f000 b869 	b.w	8003b88 <_fwalk_sglue>
 8003ab6:	bf00      	nop
 8003ab8:	20000150 	.word	0x20000150
 8003abc:	080049dd 	.word	0x080049dd
 8003ac0:	20000160 	.word	0x20000160

08003ac4 <cleanup_stdio>:
 8003ac4:	6841      	ldr	r1, [r0, #4]
 8003ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8003af8 <cleanup_stdio+0x34>)
 8003ac8:	4299      	cmp	r1, r3
 8003aca:	b510      	push	{r4, lr}
 8003acc:	4604      	mov	r4, r0
 8003ace:	d001      	beq.n	8003ad4 <cleanup_stdio+0x10>
 8003ad0:	f000 ff84 	bl	80049dc <_fflush_r>
 8003ad4:	68a1      	ldr	r1, [r4, #8]
 8003ad6:	4b09      	ldr	r3, [pc, #36]	@ (8003afc <cleanup_stdio+0x38>)
 8003ad8:	4299      	cmp	r1, r3
 8003ada:	d002      	beq.n	8003ae2 <cleanup_stdio+0x1e>
 8003adc:	4620      	mov	r0, r4
 8003ade:	f000 ff7d 	bl	80049dc <_fflush_r>
 8003ae2:	68e1      	ldr	r1, [r4, #12]
 8003ae4:	4b06      	ldr	r3, [pc, #24]	@ (8003b00 <cleanup_stdio+0x3c>)
 8003ae6:	4299      	cmp	r1, r3
 8003ae8:	d004      	beq.n	8003af4 <cleanup_stdio+0x30>
 8003aea:	4620      	mov	r0, r4
 8003aec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003af0:	f000 bf74 	b.w	80049dc <_fflush_r>
 8003af4:	bd10      	pop	{r4, pc}
 8003af6:	bf00      	nop
 8003af8:	20000364 	.word	0x20000364
 8003afc:	200003cc 	.word	0x200003cc
 8003b00:	20000434 	.word	0x20000434

08003b04 <global_stdio_init.part.0>:
 8003b04:	b510      	push	{r4, lr}
 8003b06:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <global_stdio_init.part.0+0x30>)
 8003b08:	4c0b      	ldr	r4, [pc, #44]	@ (8003b38 <global_stdio_init.part.0+0x34>)
 8003b0a:	4a0c      	ldr	r2, [pc, #48]	@ (8003b3c <global_stdio_init.part.0+0x38>)
 8003b0c:	601a      	str	r2, [r3, #0]
 8003b0e:	4620      	mov	r0, r4
 8003b10:	2200      	movs	r2, #0
 8003b12:	2104      	movs	r1, #4
 8003b14:	f7ff ff94 	bl	8003a40 <std>
 8003b18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	2109      	movs	r1, #9
 8003b20:	f7ff ff8e 	bl	8003a40 <std>
 8003b24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003b28:	2202      	movs	r2, #2
 8003b2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b2e:	2112      	movs	r1, #18
 8003b30:	f7ff bf86 	b.w	8003a40 <std>
 8003b34:	2000049c 	.word	0x2000049c
 8003b38:	20000364 	.word	0x20000364
 8003b3c:	08003aad 	.word	0x08003aad

08003b40 <__sfp_lock_acquire>:
 8003b40:	4801      	ldr	r0, [pc, #4]	@ (8003b48 <__sfp_lock_acquire+0x8>)
 8003b42:	f000 ba44 	b.w	8003fce <__retarget_lock_acquire_recursive>
 8003b46:	bf00      	nop
 8003b48:	200004a5 	.word	0x200004a5

08003b4c <__sfp_lock_release>:
 8003b4c:	4801      	ldr	r0, [pc, #4]	@ (8003b54 <__sfp_lock_release+0x8>)
 8003b4e:	f000 ba3f 	b.w	8003fd0 <__retarget_lock_release_recursive>
 8003b52:	bf00      	nop
 8003b54:	200004a5 	.word	0x200004a5

08003b58 <__sinit>:
 8003b58:	b510      	push	{r4, lr}
 8003b5a:	4604      	mov	r4, r0
 8003b5c:	f7ff fff0 	bl	8003b40 <__sfp_lock_acquire>
 8003b60:	6a23      	ldr	r3, [r4, #32]
 8003b62:	b11b      	cbz	r3, 8003b6c <__sinit+0x14>
 8003b64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b68:	f7ff bff0 	b.w	8003b4c <__sfp_lock_release>
 8003b6c:	4b04      	ldr	r3, [pc, #16]	@ (8003b80 <__sinit+0x28>)
 8003b6e:	6223      	str	r3, [r4, #32]
 8003b70:	4b04      	ldr	r3, [pc, #16]	@ (8003b84 <__sinit+0x2c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1f5      	bne.n	8003b64 <__sinit+0xc>
 8003b78:	f7ff ffc4 	bl	8003b04 <global_stdio_init.part.0>
 8003b7c:	e7f2      	b.n	8003b64 <__sinit+0xc>
 8003b7e:	bf00      	nop
 8003b80:	08003ac5 	.word	0x08003ac5
 8003b84:	2000049c 	.word	0x2000049c

08003b88 <_fwalk_sglue>:
 8003b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b8c:	4607      	mov	r7, r0
 8003b8e:	4688      	mov	r8, r1
 8003b90:	4614      	mov	r4, r2
 8003b92:	2600      	movs	r6, #0
 8003b94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b98:	f1b9 0901 	subs.w	r9, r9, #1
 8003b9c:	d505      	bpl.n	8003baa <_fwalk_sglue+0x22>
 8003b9e:	6824      	ldr	r4, [r4, #0]
 8003ba0:	2c00      	cmp	r4, #0
 8003ba2:	d1f7      	bne.n	8003b94 <_fwalk_sglue+0xc>
 8003ba4:	4630      	mov	r0, r6
 8003ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003baa:	89ab      	ldrh	r3, [r5, #12]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d907      	bls.n	8003bc0 <_fwalk_sglue+0x38>
 8003bb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	d003      	beq.n	8003bc0 <_fwalk_sglue+0x38>
 8003bb8:	4629      	mov	r1, r5
 8003bba:	4638      	mov	r0, r7
 8003bbc:	47c0      	blx	r8
 8003bbe:	4306      	orrs	r6, r0
 8003bc0:	3568      	adds	r5, #104	@ 0x68
 8003bc2:	e7e9      	b.n	8003b98 <_fwalk_sglue+0x10>

08003bc4 <iprintf>:
 8003bc4:	b40f      	push	{r0, r1, r2, r3}
 8003bc6:	b507      	push	{r0, r1, r2, lr}
 8003bc8:	4906      	ldr	r1, [pc, #24]	@ (8003be4 <iprintf+0x20>)
 8003bca:	ab04      	add	r3, sp, #16
 8003bcc:	6808      	ldr	r0, [r1, #0]
 8003bce:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bd2:	6881      	ldr	r1, [r0, #8]
 8003bd4:	9301      	str	r3, [sp, #4]
 8003bd6:	f000 fbd7 	bl	8004388 <_vfiprintf_r>
 8003bda:	b003      	add	sp, #12
 8003bdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003be0:	b004      	add	sp, #16
 8003be2:	4770      	bx	lr
 8003be4:	2000015c 	.word	0x2000015c

08003be8 <_puts_r>:
 8003be8:	6a03      	ldr	r3, [r0, #32]
 8003bea:	b570      	push	{r4, r5, r6, lr}
 8003bec:	6884      	ldr	r4, [r0, #8]
 8003bee:	4605      	mov	r5, r0
 8003bf0:	460e      	mov	r6, r1
 8003bf2:	b90b      	cbnz	r3, 8003bf8 <_puts_r+0x10>
 8003bf4:	f7ff ffb0 	bl	8003b58 <__sinit>
 8003bf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bfa:	07db      	lsls	r3, r3, #31
 8003bfc:	d405      	bmi.n	8003c0a <_puts_r+0x22>
 8003bfe:	89a3      	ldrh	r3, [r4, #12]
 8003c00:	0598      	lsls	r0, r3, #22
 8003c02:	d402      	bmi.n	8003c0a <_puts_r+0x22>
 8003c04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c06:	f000 f9e2 	bl	8003fce <__retarget_lock_acquire_recursive>
 8003c0a:	89a3      	ldrh	r3, [r4, #12]
 8003c0c:	0719      	lsls	r1, r3, #28
 8003c0e:	d502      	bpl.n	8003c16 <_puts_r+0x2e>
 8003c10:	6923      	ldr	r3, [r4, #16]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d135      	bne.n	8003c82 <_puts_r+0x9a>
 8003c16:	4621      	mov	r1, r4
 8003c18:	4628      	mov	r0, r5
 8003c1a:	f000 f8f9 	bl	8003e10 <__swsetup_r>
 8003c1e:	b380      	cbz	r0, 8003c82 <_puts_r+0x9a>
 8003c20:	f04f 35ff 	mov.w	r5, #4294967295
 8003c24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c26:	07da      	lsls	r2, r3, #31
 8003c28:	d405      	bmi.n	8003c36 <_puts_r+0x4e>
 8003c2a:	89a3      	ldrh	r3, [r4, #12]
 8003c2c:	059b      	lsls	r3, r3, #22
 8003c2e:	d402      	bmi.n	8003c36 <_puts_r+0x4e>
 8003c30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c32:	f000 f9cd 	bl	8003fd0 <__retarget_lock_release_recursive>
 8003c36:	4628      	mov	r0, r5
 8003c38:	bd70      	pop	{r4, r5, r6, pc}
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	da04      	bge.n	8003c48 <_puts_r+0x60>
 8003c3e:	69a2      	ldr	r2, [r4, #24]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	dc17      	bgt.n	8003c74 <_puts_r+0x8c>
 8003c44:	290a      	cmp	r1, #10
 8003c46:	d015      	beq.n	8003c74 <_puts_r+0x8c>
 8003c48:	6823      	ldr	r3, [r4, #0]
 8003c4a:	1c5a      	adds	r2, r3, #1
 8003c4c:	6022      	str	r2, [r4, #0]
 8003c4e:	7019      	strb	r1, [r3, #0]
 8003c50:	68a3      	ldr	r3, [r4, #8]
 8003c52:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003c56:	3b01      	subs	r3, #1
 8003c58:	60a3      	str	r3, [r4, #8]
 8003c5a:	2900      	cmp	r1, #0
 8003c5c:	d1ed      	bne.n	8003c3a <_puts_r+0x52>
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	da11      	bge.n	8003c86 <_puts_r+0x9e>
 8003c62:	4622      	mov	r2, r4
 8003c64:	210a      	movs	r1, #10
 8003c66:	4628      	mov	r0, r5
 8003c68:	f000 f893 	bl	8003d92 <__swbuf_r>
 8003c6c:	3001      	adds	r0, #1
 8003c6e:	d0d7      	beq.n	8003c20 <_puts_r+0x38>
 8003c70:	250a      	movs	r5, #10
 8003c72:	e7d7      	b.n	8003c24 <_puts_r+0x3c>
 8003c74:	4622      	mov	r2, r4
 8003c76:	4628      	mov	r0, r5
 8003c78:	f000 f88b 	bl	8003d92 <__swbuf_r>
 8003c7c:	3001      	adds	r0, #1
 8003c7e:	d1e7      	bne.n	8003c50 <_puts_r+0x68>
 8003c80:	e7ce      	b.n	8003c20 <_puts_r+0x38>
 8003c82:	3e01      	subs	r6, #1
 8003c84:	e7e4      	b.n	8003c50 <_puts_r+0x68>
 8003c86:	6823      	ldr	r3, [r4, #0]
 8003c88:	1c5a      	adds	r2, r3, #1
 8003c8a:	6022      	str	r2, [r4, #0]
 8003c8c:	220a      	movs	r2, #10
 8003c8e:	701a      	strb	r2, [r3, #0]
 8003c90:	e7ee      	b.n	8003c70 <_puts_r+0x88>
	...

08003c94 <puts>:
 8003c94:	4b02      	ldr	r3, [pc, #8]	@ (8003ca0 <puts+0xc>)
 8003c96:	4601      	mov	r1, r0
 8003c98:	6818      	ldr	r0, [r3, #0]
 8003c9a:	f7ff bfa5 	b.w	8003be8 <_puts_r>
 8003c9e:	bf00      	nop
 8003ca0:	2000015c 	.word	0x2000015c

08003ca4 <sniprintf>:
 8003ca4:	b40c      	push	{r2, r3}
 8003ca6:	b530      	push	{r4, r5, lr}
 8003ca8:	4b17      	ldr	r3, [pc, #92]	@ (8003d08 <sniprintf+0x64>)
 8003caa:	1e0c      	subs	r4, r1, #0
 8003cac:	681d      	ldr	r5, [r3, #0]
 8003cae:	b09d      	sub	sp, #116	@ 0x74
 8003cb0:	da08      	bge.n	8003cc4 <sniprintf+0x20>
 8003cb2:	238b      	movs	r3, #139	@ 0x8b
 8003cb4:	602b      	str	r3, [r5, #0]
 8003cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8003cba:	b01d      	add	sp, #116	@ 0x74
 8003cbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003cc0:	b002      	add	sp, #8
 8003cc2:	4770      	bx	lr
 8003cc4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003cc8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003ccc:	bf14      	ite	ne
 8003cce:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003cd2:	4623      	moveq	r3, r4
 8003cd4:	9304      	str	r3, [sp, #16]
 8003cd6:	9307      	str	r3, [sp, #28]
 8003cd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cdc:	9002      	str	r0, [sp, #8]
 8003cde:	9006      	str	r0, [sp, #24]
 8003ce0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003ce4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003ce6:	ab21      	add	r3, sp, #132	@ 0x84
 8003ce8:	a902      	add	r1, sp, #8
 8003cea:	4628      	mov	r0, r5
 8003cec:	9301      	str	r3, [sp, #4]
 8003cee:	f000 fa25 	bl	800413c <_svfiprintf_r>
 8003cf2:	1c43      	adds	r3, r0, #1
 8003cf4:	bfbc      	itt	lt
 8003cf6:	238b      	movlt	r3, #139	@ 0x8b
 8003cf8:	602b      	strlt	r3, [r5, #0]
 8003cfa:	2c00      	cmp	r4, #0
 8003cfc:	d0dd      	beq.n	8003cba <sniprintf+0x16>
 8003cfe:	9b02      	ldr	r3, [sp, #8]
 8003d00:	2200      	movs	r2, #0
 8003d02:	701a      	strb	r2, [r3, #0]
 8003d04:	e7d9      	b.n	8003cba <sniprintf+0x16>
 8003d06:	bf00      	nop
 8003d08:	2000015c 	.word	0x2000015c

08003d0c <__sread>:
 8003d0c:	b510      	push	{r4, lr}
 8003d0e:	460c      	mov	r4, r1
 8003d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d14:	f000 f8fc 	bl	8003f10 <_read_r>
 8003d18:	2800      	cmp	r0, #0
 8003d1a:	bfab      	itete	ge
 8003d1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003d1e:	89a3      	ldrhlt	r3, [r4, #12]
 8003d20:	181b      	addge	r3, r3, r0
 8003d22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003d26:	bfac      	ite	ge
 8003d28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003d2a:	81a3      	strhlt	r3, [r4, #12]
 8003d2c:	bd10      	pop	{r4, pc}

08003d2e <__swrite>:
 8003d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d32:	461f      	mov	r7, r3
 8003d34:	898b      	ldrh	r3, [r1, #12]
 8003d36:	05db      	lsls	r3, r3, #23
 8003d38:	4605      	mov	r5, r0
 8003d3a:	460c      	mov	r4, r1
 8003d3c:	4616      	mov	r6, r2
 8003d3e:	d505      	bpl.n	8003d4c <__swrite+0x1e>
 8003d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d44:	2302      	movs	r3, #2
 8003d46:	2200      	movs	r2, #0
 8003d48:	f000 f8d0 	bl	8003eec <_lseek_r>
 8003d4c:	89a3      	ldrh	r3, [r4, #12]
 8003d4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d56:	81a3      	strh	r3, [r4, #12]
 8003d58:	4632      	mov	r2, r6
 8003d5a:	463b      	mov	r3, r7
 8003d5c:	4628      	mov	r0, r5
 8003d5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d62:	f000 b8f7 	b.w	8003f54 <_write_r>

08003d66 <__sseek>:
 8003d66:	b510      	push	{r4, lr}
 8003d68:	460c      	mov	r4, r1
 8003d6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d6e:	f000 f8bd 	bl	8003eec <_lseek_r>
 8003d72:	1c43      	adds	r3, r0, #1
 8003d74:	89a3      	ldrh	r3, [r4, #12]
 8003d76:	bf15      	itete	ne
 8003d78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d82:	81a3      	strheq	r3, [r4, #12]
 8003d84:	bf18      	it	ne
 8003d86:	81a3      	strhne	r3, [r4, #12]
 8003d88:	bd10      	pop	{r4, pc}

08003d8a <__sclose>:
 8003d8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d8e:	f000 b89d 	b.w	8003ecc <_close_r>

08003d92 <__swbuf_r>:
 8003d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d94:	460e      	mov	r6, r1
 8003d96:	4614      	mov	r4, r2
 8003d98:	4605      	mov	r5, r0
 8003d9a:	b118      	cbz	r0, 8003da4 <__swbuf_r+0x12>
 8003d9c:	6a03      	ldr	r3, [r0, #32]
 8003d9e:	b90b      	cbnz	r3, 8003da4 <__swbuf_r+0x12>
 8003da0:	f7ff feda 	bl	8003b58 <__sinit>
 8003da4:	69a3      	ldr	r3, [r4, #24]
 8003da6:	60a3      	str	r3, [r4, #8]
 8003da8:	89a3      	ldrh	r3, [r4, #12]
 8003daa:	071a      	lsls	r2, r3, #28
 8003dac:	d501      	bpl.n	8003db2 <__swbuf_r+0x20>
 8003dae:	6923      	ldr	r3, [r4, #16]
 8003db0:	b943      	cbnz	r3, 8003dc4 <__swbuf_r+0x32>
 8003db2:	4621      	mov	r1, r4
 8003db4:	4628      	mov	r0, r5
 8003db6:	f000 f82b 	bl	8003e10 <__swsetup_r>
 8003dba:	b118      	cbz	r0, 8003dc4 <__swbuf_r+0x32>
 8003dbc:	f04f 37ff 	mov.w	r7, #4294967295
 8003dc0:	4638      	mov	r0, r7
 8003dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dc4:	6823      	ldr	r3, [r4, #0]
 8003dc6:	6922      	ldr	r2, [r4, #16]
 8003dc8:	1a98      	subs	r0, r3, r2
 8003dca:	6963      	ldr	r3, [r4, #20]
 8003dcc:	b2f6      	uxtb	r6, r6
 8003dce:	4283      	cmp	r3, r0
 8003dd0:	4637      	mov	r7, r6
 8003dd2:	dc05      	bgt.n	8003de0 <__swbuf_r+0x4e>
 8003dd4:	4621      	mov	r1, r4
 8003dd6:	4628      	mov	r0, r5
 8003dd8:	f000 fe00 	bl	80049dc <_fflush_r>
 8003ddc:	2800      	cmp	r0, #0
 8003dde:	d1ed      	bne.n	8003dbc <__swbuf_r+0x2a>
 8003de0:	68a3      	ldr	r3, [r4, #8]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	60a3      	str	r3, [r4, #8]
 8003de6:	6823      	ldr	r3, [r4, #0]
 8003de8:	1c5a      	adds	r2, r3, #1
 8003dea:	6022      	str	r2, [r4, #0]
 8003dec:	701e      	strb	r6, [r3, #0]
 8003dee:	6962      	ldr	r2, [r4, #20]
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d004      	beq.n	8003e00 <__swbuf_r+0x6e>
 8003df6:	89a3      	ldrh	r3, [r4, #12]
 8003df8:	07db      	lsls	r3, r3, #31
 8003dfa:	d5e1      	bpl.n	8003dc0 <__swbuf_r+0x2e>
 8003dfc:	2e0a      	cmp	r6, #10
 8003dfe:	d1df      	bne.n	8003dc0 <__swbuf_r+0x2e>
 8003e00:	4621      	mov	r1, r4
 8003e02:	4628      	mov	r0, r5
 8003e04:	f000 fdea 	bl	80049dc <_fflush_r>
 8003e08:	2800      	cmp	r0, #0
 8003e0a:	d0d9      	beq.n	8003dc0 <__swbuf_r+0x2e>
 8003e0c:	e7d6      	b.n	8003dbc <__swbuf_r+0x2a>
	...

08003e10 <__swsetup_r>:
 8003e10:	b538      	push	{r3, r4, r5, lr}
 8003e12:	4b29      	ldr	r3, [pc, #164]	@ (8003eb8 <__swsetup_r+0xa8>)
 8003e14:	4605      	mov	r5, r0
 8003e16:	6818      	ldr	r0, [r3, #0]
 8003e18:	460c      	mov	r4, r1
 8003e1a:	b118      	cbz	r0, 8003e24 <__swsetup_r+0x14>
 8003e1c:	6a03      	ldr	r3, [r0, #32]
 8003e1e:	b90b      	cbnz	r3, 8003e24 <__swsetup_r+0x14>
 8003e20:	f7ff fe9a 	bl	8003b58 <__sinit>
 8003e24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e28:	0719      	lsls	r1, r3, #28
 8003e2a:	d422      	bmi.n	8003e72 <__swsetup_r+0x62>
 8003e2c:	06da      	lsls	r2, r3, #27
 8003e2e:	d407      	bmi.n	8003e40 <__swsetup_r+0x30>
 8003e30:	2209      	movs	r2, #9
 8003e32:	602a      	str	r2, [r5, #0]
 8003e34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e38:	81a3      	strh	r3, [r4, #12]
 8003e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e3e:	e033      	b.n	8003ea8 <__swsetup_r+0x98>
 8003e40:	0758      	lsls	r0, r3, #29
 8003e42:	d512      	bpl.n	8003e6a <__swsetup_r+0x5a>
 8003e44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e46:	b141      	cbz	r1, 8003e5a <__swsetup_r+0x4a>
 8003e48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e4c:	4299      	cmp	r1, r3
 8003e4e:	d002      	beq.n	8003e56 <__swsetup_r+0x46>
 8003e50:	4628      	mov	r0, r5
 8003e52:	f000 f8cd 	bl	8003ff0 <_free_r>
 8003e56:	2300      	movs	r3, #0
 8003e58:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e5a:	89a3      	ldrh	r3, [r4, #12]
 8003e5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003e60:	81a3      	strh	r3, [r4, #12]
 8003e62:	2300      	movs	r3, #0
 8003e64:	6063      	str	r3, [r4, #4]
 8003e66:	6923      	ldr	r3, [r4, #16]
 8003e68:	6023      	str	r3, [r4, #0]
 8003e6a:	89a3      	ldrh	r3, [r4, #12]
 8003e6c:	f043 0308 	orr.w	r3, r3, #8
 8003e70:	81a3      	strh	r3, [r4, #12]
 8003e72:	6923      	ldr	r3, [r4, #16]
 8003e74:	b94b      	cbnz	r3, 8003e8a <__swsetup_r+0x7a>
 8003e76:	89a3      	ldrh	r3, [r4, #12]
 8003e78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e80:	d003      	beq.n	8003e8a <__swsetup_r+0x7a>
 8003e82:	4621      	mov	r1, r4
 8003e84:	4628      	mov	r0, r5
 8003e86:	f000 fdf7 	bl	8004a78 <__smakebuf_r>
 8003e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e8e:	f013 0201 	ands.w	r2, r3, #1
 8003e92:	d00a      	beq.n	8003eaa <__swsetup_r+0x9a>
 8003e94:	2200      	movs	r2, #0
 8003e96:	60a2      	str	r2, [r4, #8]
 8003e98:	6962      	ldr	r2, [r4, #20]
 8003e9a:	4252      	negs	r2, r2
 8003e9c:	61a2      	str	r2, [r4, #24]
 8003e9e:	6922      	ldr	r2, [r4, #16]
 8003ea0:	b942      	cbnz	r2, 8003eb4 <__swsetup_r+0xa4>
 8003ea2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003ea6:	d1c5      	bne.n	8003e34 <__swsetup_r+0x24>
 8003ea8:	bd38      	pop	{r3, r4, r5, pc}
 8003eaa:	0799      	lsls	r1, r3, #30
 8003eac:	bf58      	it	pl
 8003eae:	6962      	ldrpl	r2, [r4, #20]
 8003eb0:	60a2      	str	r2, [r4, #8]
 8003eb2:	e7f4      	b.n	8003e9e <__swsetup_r+0x8e>
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	e7f7      	b.n	8003ea8 <__swsetup_r+0x98>
 8003eb8:	2000015c 	.word	0x2000015c

08003ebc <memset>:
 8003ebc:	4402      	add	r2, r0
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d100      	bne.n	8003ec6 <memset+0xa>
 8003ec4:	4770      	bx	lr
 8003ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8003eca:	e7f9      	b.n	8003ec0 <memset+0x4>

08003ecc <_close_r>:
 8003ecc:	b538      	push	{r3, r4, r5, lr}
 8003ece:	4d06      	ldr	r5, [pc, #24]	@ (8003ee8 <_close_r+0x1c>)
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	4604      	mov	r4, r0
 8003ed4:	4608      	mov	r0, r1
 8003ed6:	602b      	str	r3, [r5, #0]
 8003ed8:	f7fd fc2c 	bl	8001734 <_close>
 8003edc:	1c43      	adds	r3, r0, #1
 8003ede:	d102      	bne.n	8003ee6 <_close_r+0x1a>
 8003ee0:	682b      	ldr	r3, [r5, #0]
 8003ee2:	b103      	cbz	r3, 8003ee6 <_close_r+0x1a>
 8003ee4:	6023      	str	r3, [r4, #0]
 8003ee6:	bd38      	pop	{r3, r4, r5, pc}
 8003ee8:	200004a0 	.word	0x200004a0

08003eec <_lseek_r>:
 8003eec:	b538      	push	{r3, r4, r5, lr}
 8003eee:	4d07      	ldr	r5, [pc, #28]	@ (8003f0c <_lseek_r+0x20>)
 8003ef0:	4604      	mov	r4, r0
 8003ef2:	4608      	mov	r0, r1
 8003ef4:	4611      	mov	r1, r2
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	602a      	str	r2, [r5, #0]
 8003efa:	461a      	mov	r2, r3
 8003efc:	f7fd fc41 	bl	8001782 <_lseek>
 8003f00:	1c43      	adds	r3, r0, #1
 8003f02:	d102      	bne.n	8003f0a <_lseek_r+0x1e>
 8003f04:	682b      	ldr	r3, [r5, #0]
 8003f06:	b103      	cbz	r3, 8003f0a <_lseek_r+0x1e>
 8003f08:	6023      	str	r3, [r4, #0]
 8003f0a:	bd38      	pop	{r3, r4, r5, pc}
 8003f0c:	200004a0 	.word	0x200004a0

08003f10 <_read_r>:
 8003f10:	b538      	push	{r3, r4, r5, lr}
 8003f12:	4d07      	ldr	r5, [pc, #28]	@ (8003f30 <_read_r+0x20>)
 8003f14:	4604      	mov	r4, r0
 8003f16:	4608      	mov	r0, r1
 8003f18:	4611      	mov	r1, r2
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	602a      	str	r2, [r5, #0]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	f7fd fbbe 	bl	80016a0 <_read>
 8003f24:	1c43      	adds	r3, r0, #1
 8003f26:	d102      	bne.n	8003f2e <_read_r+0x1e>
 8003f28:	682b      	ldr	r3, [r5, #0]
 8003f2a:	b103      	cbz	r3, 8003f2e <_read_r+0x1e>
 8003f2c:	6023      	str	r3, [r4, #0]
 8003f2e:	bd38      	pop	{r3, r4, r5, pc}
 8003f30:	200004a0 	.word	0x200004a0

08003f34 <_sbrk_r>:
 8003f34:	b538      	push	{r3, r4, r5, lr}
 8003f36:	4d06      	ldr	r5, [pc, #24]	@ (8003f50 <_sbrk_r+0x1c>)
 8003f38:	2300      	movs	r3, #0
 8003f3a:	4604      	mov	r4, r0
 8003f3c:	4608      	mov	r0, r1
 8003f3e:	602b      	str	r3, [r5, #0]
 8003f40:	f7fd fbcc 	bl	80016dc <_sbrk>
 8003f44:	1c43      	adds	r3, r0, #1
 8003f46:	d102      	bne.n	8003f4e <_sbrk_r+0x1a>
 8003f48:	682b      	ldr	r3, [r5, #0]
 8003f4a:	b103      	cbz	r3, 8003f4e <_sbrk_r+0x1a>
 8003f4c:	6023      	str	r3, [r4, #0]
 8003f4e:	bd38      	pop	{r3, r4, r5, pc}
 8003f50:	200004a0 	.word	0x200004a0

08003f54 <_write_r>:
 8003f54:	b538      	push	{r3, r4, r5, lr}
 8003f56:	4d07      	ldr	r5, [pc, #28]	@ (8003f74 <_write_r+0x20>)
 8003f58:	4604      	mov	r4, r0
 8003f5a:	4608      	mov	r0, r1
 8003f5c:	4611      	mov	r1, r2
 8003f5e:	2200      	movs	r2, #0
 8003f60:	602a      	str	r2, [r5, #0]
 8003f62:	461a      	mov	r2, r3
 8003f64:	f7fd f882 	bl	800106c <_write>
 8003f68:	1c43      	adds	r3, r0, #1
 8003f6a:	d102      	bne.n	8003f72 <_write_r+0x1e>
 8003f6c:	682b      	ldr	r3, [r5, #0]
 8003f6e:	b103      	cbz	r3, 8003f72 <_write_r+0x1e>
 8003f70:	6023      	str	r3, [r4, #0]
 8003f72:	bd38      	pop	{r3, r4, r5, pc}
 8003f74:	200004a0 	.word	0x200004a0

08003f78 <__errno>:
 8003f78:	4b01      	ldr	r3, [pc, #4]	@ (8003f80 <__errno+0x8>)
 8003f7a:	6818      	ldr	r0, [r3, #0]
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	2000015c 	.word	0x2000015c

08003f84 <__libc_init_array>:
 8003f84:	b570      	push	{r4, r5, r6, lr}
 8003f86:	4d0d      	ldr	r5, [pc, #52]	@ (8003fbc <__libc_init_array+0x38>)
 8003f88:	4c0d      	ldr	r4, [pc, #52]	@ (8003fc0 <__libc_init_array+0x3c>)
 8003f8a:	1b64      	subs	r4, r4, r5
 8003f8c:	10a4      	asrs	r4, r4, #2
 8003f8e:	2600      	movs	r6, #0
 8003f90:	42a6      	cmp	r6, r4
 8003f92:	d109      	bne.n	8003fa8 <__libc_init_array+0x24>
 8003f94:	4d0b      	ldr	r5, [pc, #44]	@ (8003fc4 <__libc_init_array+0x40>)
 8003f96:	4c0c      	ldr	r4, [pc, #48]	@ (8003fc8 <__libc_init_array+0x44>)
 8003f98:	f000 fe1c 	bl	8004bd4 <_init>
 8003f9c:	1b64      	subs	r4, r4, r5
 8003f9e:	10a4      	asrs	r4, r4, #2
 8003fa0:	2600      	movs	r6, #0
 8003fa2:	42a6      	cmp	r6, r4
 8003fa4:	d105      	bne.n	8003fb2 <__libc_init_array+0x2e>
 8003fa6:	bd70      	pop	{r4, r5, r6, pc}
 8003fa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fac:	4798      	blx	r3
 8003fae:	3601      	adds	r6, #1
 8003fb0:	e7ee      	b.n	8003f90 <__libc_init_array+0xc>
 8003fb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fb6:	4798      	blx	r3
 8003fb8:	3601      	adds	r6, #1
 8003fba:	e7f2      	b.n	8003fa2 <__libc_init_array+0x1e>
 8003fbc:	08004d80 	.word	0x08004d80
 8003fc0:	08004d80 	.word	0x08004d80
 8003fc4:	08004d80 	.word	0x08004d80
 8003fc8:	08004d84 	.word	0x08004d84

08003fcc <__retarget_lock_init_recursive>:
 8003fcc:	4770      	bx	lr

08003fce <__retarget_lock_acquire_recursive>:
 8003fce:	4770      	bx	lr

08003fd0 <__retarget_lock_release_recursive>:
 8003fd0:	4770      	bx	lr

08003fd2 <memcpy>:
 8003fd2:	440a      	add	r2, r1
 8003fd4:	4291      	cmp	r1, r2
 8003fd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8003fda:	d100      	bne.n	8003fde <memcpy+0xc>
 8003fdc:	4770      	bx	lr
 8003fde:	b510      	push	{r4, lr}
 8003fe0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fe4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003fe8:	4291      	cmp	r1, r2
 8003fea:	d1f9      	bne.n	8003fe0 <memcpy+0xe>
 8003fec:	bd10      	pop	{r4, pc}
	...

08003ff0 <_free_r>:
 8003ff0:	b538      	push	{r3, r4, r5, lr}
 8003ff2:	4605      	mov	r5, r0
 8003ff4:	2900      	cmp	r1, #0
 8003ff6:	d041      	beq.n	800407c <_free_r+0x8c>
 8003ff8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ffc:	1f0c      	subs	r4, r1, #4
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	bfb8      	it	lt
 8004002:	18e4      	addlt	r4, r4, r3
 8004004:	f7ff fd10 	bl	8003a28 <__malloc_lock>
 8004008:	4a1d      	ldr	r2, [pc, #116]	@ (8004080 <_free_r+0x90>)
 800400a:	6813      	ldr	r3, [r2, #0]
 800400c:	b933      	cbnz	r3, 800401c <_free_r+0x2c>
 800400e:	6063      	str	r3, [r4, #4]
 8004010:	6014      	str	r4, [r2, #0]
 8004012:	4628      	mov	r0, r5
 8004014:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004018:	f7ff bd0c 	b.w	8003a34 <__malloc_unlock>
 800401c:	42a3      	cmp	r3, r4
 800401e:	d908      	bls.n	8004032 <_free_r+0x42>
 8004020:	6820      	ldr	r0, [r4, #0]
 8004022:	1821      	adds	r1, r4, r0
 8004024:	428b      	cmp	r3, r1
 8004026:	bf01      	itttt	eq
 8004028:	6819      	ldreq	r1, [r3, #0]
 800402a:	685b      	ldreq	r3, [r3, #4]
 800402c:	1809      	addeq	r1, r1, r0
 800402e:	6021      	streq	r1, [r4, #0]
 8004030:	e7ed      	b.n	800400e <_free_r+0x1e>
 8004032:	461a      	mov	r2, r3
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	b10b      	cbz	r3, 800403c <_free_r+0x4c>
 8004038:	42a3      	cmp	r3, r4
 800403a:	d9fa      	bls.n	8004032 <_free_r+0x42>
 800403c:	6811      	ldr	r1, [r2, #0]
 800403e:	1850      	adds	r0, r2, r1
 8004040:	42a0      	cmp	r0, r4
 8004042:	d10b      	bne.n	800405c <_free_r+0x6c>
 8004044:	6820      	ldr	r0, [r4, #0]
 8004046:	4401      	add	r1, r0
 8004048:	1850      	adds	r0, r2, r1
 800404a:	4283      	cmp	r3, r0
 800404c:	6011      	str	r1, [r2, #0]
 800404e:	d1e0      	bne.n	8004012 <_free_r+0x22>
 8004050:	6818      	ldr	r0, [r3, #0]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	6053      	str	r3, [r2, #4]
 8004056:	4408      	add	r0, r1
 8004058:	6010      	str	r0, [r2, #0]
 800405a:	e7da      	b.n	8004012 <_free_r+0x22>
 800405c:	d902      	bls.n	8004064 <_free_r+0x74>
 800405e:	230c      	movs	r3, #12
 8004060:	602b      	str	r3, [r5, #0]
 8004062:	e7d6      	b.n	8004012 <_free_r+0x22>
 8004064:	6820      	ldr	r0, [r4, #0]
 8004066:	1821      	adds	r1, r4, r0
 8004068:	428b      	cmp	r3, r1
 800406a:	bf04      	itt	eq
 800406c:	6819      	ldreq	r1, [r3, #0]
 800406e:	685b      	ldreq	r3, [r3, #4]
 8004070:	6063      	str	r3, [r4, #4]
 8004072:	bf04      	itt	eq
 8004074:	1809      	addeq	r1, r1, r0
 8004076:	6021      	streq	r1, [r4, #0]
 8004078:	6054      	str	r4, [r2, #4]
 800407a:	e7ca      	b.n	8004012 <_free_r+0x22>
 800407c:	bd38      	pop	{r3, r4, r5, pc}
 800407e:	bf00      	nop
 8004080:	20000360 	.word	0x20000360

08004084 <__ssputs_r>:
 8004084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004088:	688e      	ldr	r6, [r1, #8]
 800408a:	461f      	mov	r7, r3
 800408c:	42be      	cmp	r6, r7
 800408e:	680b      	ldr	r3, [r1, #0]
 8004090:	4682      	mov	sl, r0
 8004092:	460c      	mov	r4, r1
 8004094:	4690      	mov	r8, r2
 8004096:	d82d      	bhi.n	80040f4 <__ssputs_r+0x70>
 8004098:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800409c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80040a0:	d026      	beq.n	80040f0 <__ssputs_r+0x6c>
 80040a2:	6965      	ldr	r5, [r4, #20]
 80040a4:	6909      	ldr	r1, [r1, #16]
 80040a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040aa:	eba3 0901 	sub.w	r9, r3, r1
 80040ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80040b2:	1c7b      	adds	r3, r7, #1
 80040b4:	444b      	add	r3, r9
 80040b6:	106d      	asrs	r5, r5, #1
 80040b8:	429d      	cmp	r5, r3
 80040ba:	bf38      	it	cc
 80040bc:	461d      	movcc	r5, r3
 80040be:	0553      	lsls	r3, r2, #21
 80040c0:	d527      	bpl.n	8004112 <__ssputs_r+0x8e>
 80040c2:	4629      	mov	r1, r5
 80040c4:	f7ff fc30 	bl	8003928 <_malloc_r>
 80040c8:	4606      	mov	r6, r0
 80040ca:	b360      	cbz	r0, 8004126 <__ssputs_r+0xa2>
 80040cc:	6921      	ldr	r1, [r4, #16]
 80040ce:	464a      	mov	r2, r9
 80040d0:	f7ff ff7f 	bl	8003fd2 <memcpy>
 80040d4:	89a3      	ldrh	r3, [r4, #12]
 80040d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80040da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040de:	81a3      	strh	r3, [r4, #12]
 80040e0:	6126      	str	r6, [r4, #16]
 80040e2:	6165      	str	r5, [r4, #20]
 80040e4:	444e      	add	r6, r9
 80040e6:	eba5 0509 	sub.w	r5, r5, r9
 80040ea:	6026      	str	r6, [r4, #0]
 80040ec:	60a5      	str	r5, [r4, #8]
 80040ee:	463e      	mov	r6, r7
 80040f0:	42be      	cmp	r6, r7
 80040f2:	d900      	bls.n	80040f6 <__ssputs_r+0x72>
 80040f4:	463e      	mov	r6, r7
 80040f6:	6820      	ldr	r0, [r4, #0]
 80040f8:	4632      	mov	r2, r6
 80040fa:	4641      	mov	r1, r8
 80040fc:	f000 fcf8 	bl	8004af0 <memmove>
 8004100:	68a3      	ldr	r3, [r4, #8]
 8004102:	1b9b      	subs	r3, r3, r6
 8004104:	60a3      	str	r3, [r4, #8]
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	4433      	add	r3, r6
 800410a:	6023      	str	r3, [r4, #0]
 800410c:	2000      	movs	r0, #0
 800410e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004112:	462a      	mov	r2, r5
 8004114:	f000 fd28 	bl	8004b68 <_realloc_r>
 8004118:	4606      	mov	r6, r0
 800411a:	2800      	cmp	r0, #0
 800411c:	d1e0      	bne.n	80040e0 <__ssputs_r+0x5c>
 800411e:	6921      	ldr	r1, [r4, #16]
 8004120:	4650      	mov	r0, sl
 8004122:	f7ff ff65 	bl	8003ff0 <_free_r>
 8004126:	230c      	movs	r3, #12
 8004128:	f8ca 3000 	str.w	r3, [sl]
 800412c:	89a3      	ldrh	r3, [r4, #12]
 800412e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004132:	81a3      	strh	r3, [r4, #12]
 8004134:	f04f 30ff 	mov.w	r0, #4294967295
 8004138:	e7e9      	b.n	800410e <__ssputs_r+0x8a>
	...

0800413c <_svfiprintf_r>:
 800413c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004140:	4698      	mov	r8, r3
 8004142:	898b      	ldrh	r3, [r1, #12]
 8004144:	061b      	lsls	r3, r3, #24
 8004146:	b09d      	sub	sp, #116	@ 0x74
 8004148:	4607      	mov	r7, r0
 800414a:	460d      	mov	r5, r1
 800414c:	4614      	mov	r4, r2
 800414e:	d510      	bpl.n	8004172 <_svfiprintf_r+0x36>
 8004150:	690b      	ldr	r3, [r1, #16]
 8004152:	b973      	cbnz	r3, 8004172 <_svfiprintf_r+0x36>
 8004154:	2140      	movs	r1, #64	@ 0x40
 8004156:	f7ff fbe7 	bl	8003928 <_malloc_r>
 800415a:	6028      	str	r0, [r5, #0]
 800415c:	6128      	str	r0, [r5, #16]
 800415e:	b930      	cbnz	r0, 800416e <_svfiprintf_r+0x32>
 8004160:	230c      	movs	r3, #12
 8004162:	603b      	str	r3, [r7, #0]
 8004164:	f04f 30ff 	mov.w	r0, #4294967295
 8004168:	b01d      	add	sp, #116	@ 0x74
 800416a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800416e:	2340      	movs	r3, #64	@ 0x40
 8004170:	616b      	str	r3, [r5, #20]
 8004172:	2300      	movs	r3, #0
 8004174:	9309      	str	r3, [sp, #36]	@ 0x24
 8004176:	2320      	movs	r3, #32
 8004178:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800417c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004180:	2330      	movs	r3, #48	@ 0x30
 8004182:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004320 <_svfiprintf_r+0x1e4>
 8004186:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800418a:	f04f 0901 	mov.w	r9, #1
 800418e:	4623      	mov	r3, r4
 8004190:	469a      	mov	sl, r3
 8004192:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004196:	b10a      	cbz	r2, 800419c <_svfiprintf_r+0x60>
 8004198:	2a25      	cmp	r2, #37	@ 0x25
 800419a:	d1f9      	bne.n	8004190 <_svfiprintf_r+0x54>
 800419c:	ebba 0b04 	subs.w	fp, sl, r4
 80041a0:	d00b      	beq.n	80041ba <_svfiprintf_r+0x7e>
 80041a2:	465b      	mov	r3, fp
 80041a4:	4622      	mov	r2, r4
 80041a6:	4629      	mov	r1, r5
 80041a8:	4638      	mov	r0, r7
 80041aa:	f7ff ff6b 	bl	8004084 <__ssputs_r>
 80041ae:	3001      	adds	r0, #1
 80041b0:	f000 80a7 	beq.w	8004302 <_svfiprintf_r+0x1c6>
 80041b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041b6:	445a      	add	r2, fp
 80041b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80041ba:	f89a 3000 	ldrb.w	r3, [sl]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f000 809f 	beq.w	8004302 <_svfiprintf_r+0x1c6>
 80041c4:	2300      	movs	r3, #0
 80041c6:	f04f 32ff 	mov.w	r2, #4294967295
 80041ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041ce:	f10a 0a01 	add.w	sl, sl, #1
 80041d2:	9304      	str	r3, [sp, #16]
 80041d4:	9307      	str	r3, [sp, #28]
 80041d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80041da:	931a      	str	r3, [sp, #104]	@ 0x68
 80041dc:	4654      	mov	r4, sl
 80041de:	2205      	movs	r2, #5
 80041e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041e4:	484e      	ldr	r0, [pc, #312]	@ (8004320 <_svfiprintf_r+0x1e4>)
 80041e6:	f7fb fffb 	bl	80001e0 <memchr>
 80041ea:	9a04      	ldr	r2, [sp, #16]
 80041ec:	b9d8      	cbnz	r0, 8004226 <_svfiprintf_r+0xea>
 80041ee:	06d0      	lsls	r0, r2, #27
 80041f0:	bf44      	itt	mi
 80041f2:	2320      	movmi	r3, #32
 80041f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041f8:	0711      	lsls	r1, r2, #28
 80041fa:	bf44      	itt	mi
 80041fc:	232b      	movmi	r3, #43	@ 0x2b
 80041fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004202:	f89a 3000 	ldrb.w	r3, [sl]
 8004206:	2b2a      	cmp	r3, #42	@ 0x2a
 8004208:	d015      	beq.n	8004236 <_svfiprintf_r+0xfa>
 800420a:	9a07      	ldr	r2, [sp, #28]
 800420c:	4654      	mov	r4, sl
 800420e:	2000      	movs	r0, #0
 8004210:	f04f 0c0a 	mov.w	ip, #10
 8004214:	4621      	mov	r1, r4
 8004216:	f811 3b01 	ldrb.w	r3, [r1], #1
 800421a:	3b30      	subs	r3, #48	@ 0x30
 800421c:	2b09      	cmp	r3, #9
 800421e:	d94b      	bls.n	80042b8 <_svfiprintf_r+0x17c>
 8004220:	b1b0      	cbz	r0, 8004250 <_svfiprintf_r+0x114>
 8004222:	9207      	str	r2, [sp, #28]
 8004224:	e014      	b.n	8004250 <_svfiprintf_r+0x114>
 8004226:	eba0 0308 	sub.w	r3, r0, r8
 800422a:	fa09 f303 	lsl.w	r3, r9, r3
 800422e:	4313      	orrs	r3, r2
 8004230:	9304      	str	r3, [sp, #16]
 8004232:	46a2      	mov	sl, r4
 8004234:	e7d2      	b.n	80041dc <_svfiprintf_r+0xa0>
 8004236:	9b03      	ldr	r3, [sp, #12]
 8004238:	1d19      	adds	r1, r3, #4
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	9103      	str	r1, [sp, #12]
 800423e:	2b00      	cmp	r3, #0
 8004240:	bfbb      	ittet	lt
 8004242:	425b      	neglt	r3, r3
 8004244:	f042 0202 	orrlt.w	r2, r2, #2
 8004248:	9307      	strge	r3, [sp, #28]
 800424a:	9307      	strlt	r3, [sp, #28]
 800424c:	bfb8      	it	lt
 800424e:	9204      	strlt	r2, [sp, #16]
 8004250:	7823      	ldrb	r3, [r4, #0]
 8004252:	2b2e      	cmp	r3, #46	@ 0x2e
 8004254:	d10a      	bne.n	800426c <_svfiprintf_r+0x130>
 8004256:	7863      	ldrb	r3, [r4, #1]
 8004258:	2b2a      	cmp	r3, #42	@ 0x2a
 800425a:	d132      	bne.n	80042c2 <_svfiprintf_r+0x186>
 800425c:	9b03      	ldr	r3, [sp, #12]
 800425e:	1d1a      	adds	r2, r3, #4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	9203      	str	r2, [sp, #12]
 8004264:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004268:	3402      	adds	r4, #2
 800426a:	9305      	str	r3, [sp, #20]
 800426c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004330 <_svfiprintf_r+0x1f4>
 8004270:	7821      	ldrb	r1, [r4, #0]
 8004272:	2203      	movs	r2, #3
 8004274:	4650      	mov	r0, sl
 8004276:	f7fb ffb3 	bl	80001e0 <memchr>
 800427a:	b138      	cbz	r0, 800428c <_svfiprintf_r+0x150>
 800427c:	9b04      	ldr	r3, [sp, #16]
 800427e:	eba0 000a 	sub.w	r0, r0, sl
 8004282:	2240      	movs	r2, #64	@ 0x40
 8004284:	4082      	lsls	r2, r0
 8004286:	4313      	orrs	r3, r2
 8004288:	3401      	adds	r4, #1
 800428a:	9304      	str	r3, [sp, #16]
 800428c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004290:	4824      	ldr	r0, [pc, #144]	@ (8004324 <_svfiprintf_r+0x1e8>)
 8004292:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004296:	2206      	movs	r2, #6
 8004298:	f7fb ffa2 	bl	80001e0 <memchr>
 800429c:	2800      	cmp	r0, #0
 800429e:	d036      	beq.n	800430e <_svfiprintf_r+0x1d2>
 80042a0:	4b21      	ldr	r3, [pc, #132]	@ (8004328 <_svfiprintf_r+0x1ec>)
 80042a2:	bb1b      	cbnz	r3, 80042ec <_svfiprintf_r+0x1b0>
 80042a4:	9b03      	ldr	r3, [sp, #12]
 80042a6:	3307      	adds	r3, #7
 80042a8:	f023 0307 	bic.w	r3, r3, #7
 80042ac:	3308      	adds	r3, #8
 80042ae:	9303      	str	r3, [sp, #12]
 80042b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042b2:	4433      	add	r3, r6
 80042b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80042b6:	e76a      	b.n	800418e <_svfiprintf_r+0x52>
 80042b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80042bc:	460c      	mov	r4, r1
 80042be:	2001      	movs	r0, #1
 80042c0:	e7a8      	b.n	8004214 <_svfiprintf_r+0xd8>
 80042c2:	2300      	movs	r3, #0
 80042c4:	3401      	adds	r4, #1
 80042c6:	9305      	str	r3, [sp, #20]
 80042c8:	4619      	mov	r1, r3
 80042ca:	f04f 0c0a 	mov.w	ip, #10
 80042ce:	4620      	mov	r0, r4
 80042d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80042d4:	3a30      	subs	r2, #48	@ 0x30
 80042d6:	2a09      	cmp	r2, #9
 80042d8:	d903      	bls.n	80042e2 <_svfiprintf_r+0x1a6>
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d0c6      	beq.n	800426c <_svfiprintf_r+0x130>
 80042de:	9105      	str	r1, [sp, #20]
 80042e0:	e7c4      	b.n	800426c <_svfiprintf_r+0x130>
 80042e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80042e6:	4604      	mov	r4, r0
 80042e8:	2301      	movs	r3, #1
 80042ea:	e7f0      	b.n	80042ce <_svfiprintf_r+0x192>
 80042ec:	ab03      	add	r3, sp, #12
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	462a      	mov	r2, r5
 80042f2:	4b0e      	ldr	r3, [pc, #56]	@ (800432c <_svfiprintf_r+0x1f0>)
 80042f4:	a904      	add	r1, sp, #16
 80042f6:	4638      	mov	r0, r7
 80042f8:	f3af 8000 	nop.w
 80042fc:	1c42      	adds	r2, r0, #1
 80042fe:	4606      	mov	r6, r0
 8004300:	d1d6      	bne.n	80042b0 <_svfiprintf_r+0x174>
 8004302:	89ab      	ldrh	r3, [r5, #12]
 8004304:	065b      	lsls	r3, r3, #25
 8004306:	f53f af2d 	bmi.w	8004164 <_svfiprintf_r+0x28>
 800430a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800430c:	e72c      	b.n	8004168 <_svfiprintf_r+0x2c>
 800430e:	ab03      	add	r3, sp, #12
 8004310:	9300      	str	r3, [sp, #0]
 8004312:	462a      	mov	r2, r5
 8004314:	4b05      	ldr	r3, [pc, #20]	@ (800432c <_svfiprintf_r+0x1f0>)
 8004316:	a904      	add	r1, sp, #16
 8004318:	4638      	mov	r0, r7
 800431a:	f000 f9bb 	bl	8004694 <_printf_i>
 800431e:	e7ed      	b.n	80042fc <_svfiprintf_r+0x1c0>
 8004320:	08004d44 	.word	0x08004d44
 8004324:	08004d4e 	.word	0x08004d4e
 8004328:	00000000 	.word	0x00000000
 800432c:	08004085 	.word	0x08004085
 8004330:	08004d4a 	.word	0x08004d4a

08004334 <__sfputc_r>:
 8004334:	6893      	ldr	r3, [r2, #8]
 8004336:	3b01      	subs	r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	b410      	push	{r4}
 800433c:	6093      	str	r3, [r2, #8]
 800433e:	da08      	bge.n	8004352 <__sfputc_r+0x1e>
 8004340:	6994      	ldr	r4, [r2, #24]
 8004342:	42a3      	cmp	r3, r4
 8004344:	db01      	blt.n	800434a <__sfputc_r+0x16>
 8004346:	290a      	cmp	r1, #10
 8004348:	d103      	bne.n	8004352 <__sfputc_r+0x1e>
 800434a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800434e:	f7ff bd20 	b.w	8003d92 <__swbuf_r>
 8004352:	6813      	ldr	r3, [r2, #0]
 8004354:	1c58      	adds	r0, r3, #1
 8004356:	6010      	str	r0, [r2, #0]
 8004358:	7019      	strb	r1, [r3, #0]
 800435a:	4608      	mov	r0, r1
 800435c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004360:	4770      	bx	lr

08004362 <__sfputs_r>:
 8004362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004364:	4606      	mov	r6, r0
 8004366:	460f      	mov	r7, r1
 8004368:	4614      	mov	r4, r2
 800436a:	18d5      	adds	r5, r2, r3
 800436c:	42ac      	cmp	r4, r5
 800436e:	d101      	bne.n	8004374 <__sfputs_r+0x12>
 8004370:	2000      	movs	r0, #0
 8004372:	e007      	b.n	8004384 <__sfputs_r+0x22>
 8004374:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004378:	463a      	mov	r2, r7
 800437a:	4630      	mov	r0, r6
 800437c:	f7ff ffda 	bl	8004334 <__sfputc_r>
 8004380:	1c43      	adds	r3, r0, #1
 8004382:	d1f3      	bne.n	800436c <__sfputs_r+0xa>
 8004384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004388 <_vfiprintf_r>:
 8004388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800438c:	460d      	mov	r5, r1
 800438e:	b09d      	sub	sp, #116	@ 0x74
 8004390:	4614      	mov	r4, r2
 8004392:	4698      	mov	r8, r3
 8004394:	4606      	mov	r6, r0
 8004396:	b118      	cbz	r0, 80043a0 <_vfiprintf_r+0x18>
 8004398:	6a03      	ldr	r3, [r0, #32]
 800439a:	b90b      	cbnz	r3, 80043a0 <_vfiprintf_r+0x18>
 800439c:	f7ff fbdc 	bl	8003b58 <__sinit>
 80043a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043a2:	07d9      	lsls	r1, r3, #31
 80043a4:	d405      	bmi.n	80043b2 <_vfiprintf_r+0x2a>
 80043a6:	89ab      	ldrh	r3, [r5, #12]
 80043a8:	059a      	lsls	r2, r3, #22
 80043aa:	d402      	bmi.n	80043b2 <_vfiprintf_r+0x2a>
 80043ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043ae:	f7ff fe0e 	bl	8003fce <__retarget_lock_acquire_recursive>
 80043b2:	89ab      	ldrh	r3, [r5, #12]
 80043b4:	071b      	lsls	r3, r3, #28
 80043b6:	d501      	bpl.n	80043bc <_vfiprintf_r+0x34>
 80043b8:	692b      	ldr	r3, [r5, #16]
 80043ba:	b99b      	cbnz	r3, 80043e4 <_vfiprintf_r+0x5c>
 80043bc:	4629      	mov	r1, r5
 80043be:	4630      	mov	r0, r6
 80043c0:	f7ff fd26 	bl	8003e10 <__swsetup_r>
 80043c4:	b170      	cbz	r0, 80043e4 <_vfiprintf_r+0x5c>
 80043c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043c8:	07dc      	lsls	r4, r3, #31
 80043ca:	d504      	bpl.n	80043d6 <_vfiprintf_r+0x4e>
 80043cc:	f04f 30ff 	mov.w	r0, #4294967295
 80043d0:	b01d      	add	sp, #116	@ 0x74
 80043d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043d6:	89ab      	ldrh	r3, [r5, #12]
 80043d8:	0598      	lsls	r0, r3, #22
 80043da:	d4f7      	bmi.n	80043cc <_vfiprintf_r+0x44>
 80043dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043de:	f7ff fdf7 	bl	8003fd0 <__retarget_lock_release_recursive>
 80043e2:	e7f3      	b.n	80043cc <_vfiprintf_r+0x44>
 80043e4:	2300      	movs	r3, #0
 80043e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80043e8:	2320      	movs	r3, #32
 80043ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80043ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80043f2:	2330      	movs	r3, #48	@ 0x30
 80043f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80045a4 <_vfiprintf_r+0x21c>
 80043f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80043fc:	f04f 0901 	mov.w	r9, #1
 8004400:	4623      	mov	r3, r4
 8004402:	469a      	mov	sl, r3
 8004404:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004408:	b10a      	cbz	r2, 800440e <_vfiprintf_r+0x86>
 800440a:	2a25      	cmp	r2, #37	@ 0x25
 800440c:	d1f9      	bne.n	8004402 <_vfiprintf_r+0x7a>
 800440e:	ebba 0b04 	subs.w	fp, sl, r4
 8004412:	d00b      	beq.n	800442c <_vfiprintf_r+0xa4>
 8004414:	465b      	mov	r3, fp
 8004416:	4622      	mov	r2, r4
 8004418:	4629      	mov	r1, r5
 800441a:	4630      	mov	r0, r6
 800441c:	f7ff ffa1 	bl	8004362 <__sfputs_r>
 8004420:	3001      	adds	r0, #1
 8004422:	f000 80a7 	beq.w	8004574 <_vfiprintf_r+0x1ec>
 8004426:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004428:	445a      	add	r2, fp
 800442a:	9209      	str	r2, [sp, #36]	@ 0x24
 800442c:	f89a 3000 	ldrb.w	r3, [sl]
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 809f 	beq.w	8004574 <_vfiprintf_r+0x1ec>
 8004436:	2300      	movs	r3, #0
 8004438:	f04f 32ff 	mov.w	r2, #4294967295
 800443c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004440:	f10a 0a01 	add.w	sl, sl, #1
 8004444:	9304      	str	r3, [sp, #16]
 8004446:	9307      	str	r3, [sp, #28]
 8004448:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800444c:	931a      	str	r3, [sp, #104]	@ 0x68
 800444e:	4654      	mov	r4, sl
 8004450:	2205      	movs	r2, #5
 8004452:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004456:	4853      	ldr	r0, [pc, #332]	@ (80045a4 <_vfiprintf_r+0x21c>)
 8004458:	f7fb fec2 	bl	80001e0 <memchr>
 800445c:	9a04      	ldr	r2, [sp, #16]
 800445e:	b9d8      	cbnz	r0, 8004498 <_vfiprintf_r+0x110>
 8004460:	06d1      	lsls	r1, r2, #27
 8004462:	bf44      	itt	mi
 8004464:	2320      	movmi	r3, #32
 8004466:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800446a:	0713      	lsls	r3, r2, #28
 800446c:	bf44      	itt	mi
 800446e:	232b      	movmi	r3, #43	@ 0x2b
 8004470:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004474:	f89a 3000 	ldrb.w	r3, [sl]
 8004478:	2b2a      	cmp	r3, #42	@ 0x2a
 800447a:	d015      	beq.n	80044a8 <_vfiprintf_r+0x120>
 800447c:	9a07      	ldr	r2, [sp, #28]
 800447e:	4654      	mov	r4, sl
 8004480:	2000      	movs	r0, #0
 8004482:	f04f 0c0a 	mov.w	ip, #10
 8004486:	4621      	mov	r1, r4
 8004488:	f811 3b01 	ldrb.w	r3, [r1], #1
 800448c:	3b30      	subs	r3, #48	@ 0x30
 800448e:	2b09      	cmp	r3, #9
 8004490:	d94b      	bls.n	800452a <_vfiprintf_r+0x1a2>
 8004492:	b1b0      	cbz	r0, 80044c2 <_vfiprintf_r+0x13a>
 8004494:	9207      	str	r2, [sp, #28]
 8004496:	e014      	b.n	80044c2 <_vfiprintf_r+0x13a>
 8004498:	eba0 0308 	sub.w	r3, r0, r8
 800449c:	fa09 f303 	lsl.w	r3, r9, r3
 80044a0:	4313      	orrs	r3, r2
 80044a2:	9304      	str	r3, [sp, #16]
 80044a4:	46a2      	mov	sl, r4
 80044a6:	e7d2      	b.n	800444e <_vfiprintf_r+0xc6>
 80044a8:	9b03      	ldr	r3, [sp, #12]
 80044aa:	1d19      	adds	r1, r3, #4
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	9103      	str	r1, [sp, #12]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	bfbb      	ittet	lt
 80044b4:	425b      	neglt	r3, r3
 80044b6:	f042 0202 	orrlt.w	r2, r2, #2
 80044ba:	9307      	strge	r3, [sp, #28]
 80044bc:	9307      	strlt	r3, [sp, #28]
 80044be:	bfb8      	it	lt
 80044c0:	9204      	strlt	r2, [sp, #16]
 80044c2:	7823      	ldrb	r3, [r4, #0]
 80044c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80044c6:	d10a      	bne.n	80044de <_vfiprintf_r+0x156>
 80044c8:	7863      	ldrb	r3, [r4, #1]
 80044ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80044cc:	d132      	bne.n	8004534 <_vfiprintf_r+0x1ac>
 80044ce:	9b03      	ldr	r3, [sp, #12]
 80044d0:	1d1a      	adds	r2, r3, #4
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	9203      	str	r2, [sp, #12]
 80044d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80044da:	3402      	adds	r4, #2
 80044dc:	9305      	str	r3, [sp, #20]
 80044de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80045b4 <_vfiprintf_r+0x22c>
 80044e2:	7821      	ldrb	r1, [r4, #0]
 80044e4:	2203      	movs	r2, #3
 80044e6:	4650      	mov	r0, sl
 80044e8:	f7fb fe7a 	bl	80001e0 <memchr>
 80044ec:	b138      	cbz	r0, 80044fe <_vfiprintf_r+0x176>
 80044ee:	9b04      	ldr	r3, [sp, #16]
 80044f0:	eba0 000a 	sub.w	r0, r0, sl
 80044f4:	2240      	movs	r2, #64	@ 0x40
 80044f6:	4082      	lsls	r2, r0
 80044f8:	4313      	orrs	r3, r2
 80044fa:	3401      	adds	r4, #1
 80044fc:	9304      	str	r3, [sp, #16]
 80044fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004502:	4829      	ldr	r0, [pc, #164]	@ (80045a8 <_vfiprintf_r+0x220>)
 8004504:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004508:	2206      	movs	r2, #6
 800450a:	f7fb fe69 	bl	80001e0 <memchr>
 800450e:	2800      	cmp	r0, #0
 8004510:	d03f      	beq.n	8004592 <_vfiprintf_r+0x20a>
 8004512:	4b26      	ldr	r3, [pc, #152]	@ (80045ac <_vfiprintf_r+0x224>)
 8004514:	bb1b      	cbnz	r3, 800455e <_vfiprintf_r+0x1d6>
 8004516:	9b03      	ldr	r3, [sp, #12]
 8004518:	3307      	adds	r3, #7
 800451a:	f023 0307 	bic.w	r3, r3, #7
 800451e:	3308      	adds	r3, #8
 8004520:	9303      	str	r3, [sp, #12]
 8004522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004524:	443b      	add	r3, r7
 8004526:	9309      	str	r3, [sp, #36]	@ 0x24
 8004528:	e76a      	b.n	8004400 <_vfiprintf_r+0x78>
 800452a:	fb0c 3202 	mla	r2, ip, r2, r3
 800452e:	460c      	mov	r4, r1
 8004530:	2001      	movs	r0, #1
 8004532:	e7a8      	b.n	8004486 <_vfiprintf_r+0xfe>
 8004534:	2300      	movs	r3, #0
 8004536:	3401      	adds	r4, #1
 8004538:	9305      	str	r3, [sp, #20]
 800453a:	4619      	mov	r1, r3
 800453c:	f04f 0c0a 	mov.w	ip, #10
 8004540:	4620      	mov	r0, r4
 8004542:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004546:	3a30      	subs	r2, #48	@ 0x30
 8004548:	2a09      	cmp	r2, #9
 800454a:	d903      	bls.n	8004554 <_vfiprintf_r+0x1cc>
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0c6      	beq.n	80044de <_vfiprintf_r+0x156>
 8004550:	9105      	str	r1, [sp, #20]
 8004552:	e7c4      	b.n	80044de <_vfiprintf_r+0x156>
 8004554:	fb0c 2101 	mla	r1, ip, r1, r2
 8004558:	4604      	mov	r4, r0
 800455a:	2301      	movs	r3, #1
 800455c:	e7f0      	b.n	8004540 <_vfiprintf_r+0x1b8>
 800455e:	ab03      	add	r3, sp, #12
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	462a      	mov	r2, r5
 8004564:	4b12      	ldr	r3, [pc, #72]	@ (80045b0 <_vfiprintf_r+0x228>)
 8004566:	a904      	add	r1, sp, #16
 8004568:	4630      	mov	r0, r6
 800456a:	f3af 8000 	nop.w
 800456e:	4607      	mov	r7, r0
 8004570:	1c78      	adds	r0, r7, #1
 8004572:	d1d6      	bne.n	8004522 <_vfiprintf_r+0x19a>
 8004574:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004576:	07d9      	lsls	r1, r3, #31
 8004578:	d405      	bmi.n	8004586 <_vfiprintf_r+0x1fe>
 800457a:	89ab      	ldrh	r3, [r5, #12]
 800457c:	059a      	lsls	r2, r3, #22
 800457e:	d402      	bmi.n	8004586 <_vfiprintf_r+0x1fe>
 8004580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004582:	f7ff fd25 	bl	8003fd0 <__retarget_lock_release_recursive>
 8004586:	89ab      	ldrh	r3, [r5, #12]
 8004588:	065b      	lsls	r3, r3, #25
 800458a:	f53f af1f 	bmi.w	80043cc <_vfiprintf_r+0x44>
 800458e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004590:	e71e      	b.n	80043d0 <_vfiprintf_r+0x48>
 8004592:	ab03      	add	r3, sp, #12
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	462a      	mov	r2, r5
 8004598:	4b05      	ldr	r3, [pc, #20]	@ (80045b0 <_vfiprintf_r+0x228>)
 800459a:	a904      	add	r1, sp, #16
 800459c:	4630      	mov	r0, r6
 800459e:	f000 f879 	bl	8004694 <_printf_i>
 80045a2:	e7e4      	b.n	800456e <_vfiprintf_r+0x1e6>
 80045a4:	08004d44 	.word	0x08004d44
 80045a8:	08004d4e 	.word	0x08004d4e
 80045ac:	00000000 	.word	0x00000000
 80045b0:	08004363 	.word	0x08004363
 80045b4:	08004d4a 	.word	0x08004d4a

080045b8 <_printf_common>:
 80045b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045bc:	4616      	mov	r6, r2
 80045be:	4698      	mov	r8, r3
 80045c0:	688a      	ldr	r2, [r1, #8]
 80045c2:	690b      	ldr	r3, [r1, #16]
 80045c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80045c8:	4293      	cmp	r3, r2
 80045ca:	bfb8      	it	lt
 80045cc:	4613      	movlt	r3, r2
 80045ce:	6033      	str	r3, [r6, #0]
 80045d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80045d4:	4607      	mov	r7, r0
 80045d6:	460c      	mov	r4, r1
 80045d8:	b10a      	cbz	r2, 80045de <_printf_common+0x26>
 80045da:	3301      	adds	r3, #1
 80045dc:	6033      	str	r3, [r6, #0]
 80045de:	6823      	ldr	r3, [r4, #0]
 80045e0:	0699      	lsls	r1, r3, #26
 80045e2:	bf42      	ittt	mi
 80045e4:	6833      	ldrmi	r3, [r6, #0]
 80045e6:	3302      	addmi	r3, #2
 80045e8:	6033      	strmi	r3, [r6, #0]
 80045ea:	6825      	ldr	r5, [r4, #0]
 80045ec:	f015 0506 	ands.w	r5, r5, #6
 80045f0:	d106      	bne.n	8004600 <_printf_common+0x48>
 80045f2:	f104 0a19 	add.w	sl, r4, #25
 80045f6:	68e3      	ldr	r3, [r4, #12]
 80045f8:	6832      	ldr	r2, [r6, #0]
 80045fa:	1a9b      	subs	r3, r3, r2
 80045fc:	42ab      	cmp	r3, r5
 80045fe:	dc26      	bgt.n	800464e <_printf_common+0x96>
 8004600:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004604:	6822      	ldr	r2, [r4, #0]
 8004606:	3b00      	subs	r3, #0
 8004608:	bf18      	it	ne
 800460a:	2301      	movne	r3, #1
 800460c:	0692      	lsls	r2, r2, #26
 800460e:	d42b      	bmi.n	8004668 <_printf_common+0xb0>
 8004610:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004614:	4641      	mov	r1, r8
 8004616:	4638      	mov	r0, r7
 8004618:	47c8      	blx	r9
 800461a:	3001      	adds	r0, #1
 800461c:	d01e      	beq.n	800465c <_printf_common+0xa4>
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	6922      	ldr	r2, [r4, #16]
 8004622:	f003 0306 	and.w	r3, r3, #6
 8004626:	2b04      	cmp	r3, #4
 8004628:	bf02      	ittt	eq
 800462a:	68e5      	ldreq	r5, [r4, #12]
 800462c:	6833      	ldreq	r3, [r6, #0]
 800462e:	1aed      	subeq	r5, r5, r3
 8004630:	68a3      	ldr	r3, [r4, #8]
 8004632:	bf0c      	ite	eq
 8004634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004638:	2500      	movne	r5, #0
 800463a:	4293      	cmp	r3, r2
 800463c:	bfc4      	itt	gt
 800463e:	1a9b      	subgt	r3, r3, r2
 8004640:	18ed      	addgt	r5, r5, r3
 8004642:	2600      	movs	r6, #0
 8004644:	341a      	adds	r4, #26
 8004646:	42b5      	cmp	r5, r6
 8004648:	d11a      	bne.n	8004680 <_printf_common+0xc8>
 800464a:	2000      	movs	r0, #0
 800464c:	e008      	b.n	8004660 <_printf_common+0xa8>
 800464e:	2301      	movs	r3, #1
 8004650:	4652      	mov	r2, sl
 8004652:	4641      	mov	r1, r8
 8004654:	4638      	mov	r0, r7
 8004656:	47c8      	blx	r9
 8004658:	3001      	adds	r0, #1
 800465a:	d103      	bne.n	8004664 <_printf_common+0xac>
 800465c:	f04f 30ff 	mov.w	r0, #4294967295
 8004660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004664:	3501      	adds	r5, #1
 8004666:	e7c6      	b.n	80045f6 <_printf_common+0x3e>
 8004668:	18e1      	adds	r1, r4, r3
 800466a:	1c5a      	adds	r2, r3, #1
 800466c:	2030      	movs	r0, #48	@ 0x30
 800466e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004672:	4422      	add	r2, r4
 8004674:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004678:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800467c:	3302      	adds	r3, #2
 800467e:	e7c7      	b.n	8004610 <_printf_common+0x58>
 8004680:	2301      	movs	r3, #1
 8004682:	4622      	mov	r2, r4
 8004684:	4641      	mov	r1, r8
 8004686:	4638      	mov	r0, r7
 8004688:	47c8      	blx	r9
 800468a:	3001      	adds	r0, #1
 800468c:	d0e6      	beq.n	800465c <_printf_common+0xa4>
 800468e:	3601      	adds	r6, #1
 8004690:	e7d9      	b.n	8004646 <_printf_common+0x8e>
	...

08004694 <_printf_i>:
 8004694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004698:	7e0f      	ldrb	r7, [r1, #24]
 800469a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800469c:	2f78      	cmp	r7, #120	@ 0x78
 800469e:	4691      	mov	r9, r2
 80046a0:	4680      	mov	r8, r0
 80046a2:	460c      	mov	r4, r1
 80046a4:	469a      	mov	sl, r3
 80046a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80046aa:	d807      	bhi.n	80046bc <_printf_i+0x28>
 80046ac:	2f62      	cmp	r7, #98	@ 0x62
 80046ae:	d80a      	bhi.n	80046c6 <_printf_i+0x32>
 80046b0:	2f00      	cmp	r7, #0
 80046b2:	f000 80d2 	beq.w	800485a <_printf_i+0x1c6>
 80046b6:	2f58      	cmp	r7, #88	@ 0x58
 80046b8:	f000 80b9 	beq.w	800482e <_printf_i+0x19a>
 80046bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80046c4:	e03a      	b.n	800473c <_printf_i+0xa8>
 80046c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80046ca:	2b15      	cmp	r3, #21
 80046cc:	d8f6      	bhi.n	80046bc <_printf_i+0x28>
 80046ce:	a101      	add	r1, pc, #4	@ (adr r1, 80046d4 <_printf_i+0x40>)
 80046d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046d4:	0800472d 	.word	0x0800472d
 80046d8:	08004741 	.word	0x08004741
 80046dc:	080046bd 	.word	0x080046bd
 80046e0:	080046bd 	.word	0x080046bd
 80046e4:	080046bd 	.word	0x080046bd
 80046e8:	080046bd 	.word	0x080046bd
 80046ec:	08004741 	.word	0x08004741
 80046f0:	080046bd 	.word	0x080046bd
 80046f4:	080046bd 	.word	0x080046bd
 80046f8:	080046bd 	.word	0x080046bd
 80046fc:	080046bd 	.word	0x080046bd
 8004700:	08004841 	.word	0x08004841
 8004704:	0800476b 	.word	0x0800476b
 8004708:	080047fb 	.word	0x080047fb
 800470c:	080046bd 	.word	0x080046bd
 8004710:	080046bd 	.word	0x080046bd
 8004714:	08004863 	.word	0x08004863
 8004718:	080046bd 	.word	0x080046bd
 800471c:	0800476b 	.word	0x0800476b
 8004720:	080046bd 	.word	0x080046bd
 8004724:	080046bd 	.word	0x080046bd
 8004728:	08004803 	.word	0x08004803
 800472c:	6833      	ldr	r3, [r6, #0]
 800472e:	1d1a      	adds	r2, r3, #4
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6032      	str	r2, [r6, #0]
 8004734:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004738:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800473c:	2301      	movs	r3, #1
 800473e:	e09d      	b.n	800487c <_printf_i+0x1e8>
 8004740:	6833      	ldr	r3, [r6, #0]
 8004742:	6820      	ldr	r0, [r4, #0]
 8004744:	1d19      	adds	r1, r3, #4
 8004746:	6031      	str	r1, [r6, #0]
 8004748:	0606      	lsls	r6, r0, #24
 800474a:	d501      	bpl.n	8004750 <_printf_i+0xbc>
 800474c:	681d      	ldr	r5, [r3, #0]
 800474e:	e003      	b.n	8004758 <_printf_i+0xc4>
 8004750:	0645      	lsls	r5, r0, #25
 8004752:	d5fb      	bpl.n	800474c <_printf_i+0xb8>
 8004754:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004758:	2d00      	cmp	r5, #0
 800475a:	da03      	bge.n	8004764 <_printf_i+0xd0>
 800475c:	232d      	movs	r3, #45	@ 0x2d
 800475e:	426d      	negs	r5, r5
 8004760:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004764:	4859      	ldr	r0, [pc, #356]	@ (80048cc <_printf_i+0x238>)
 8004766:	230a      	movs	r3, #10
 8004768:	e011      	b.n	800478e <_printf_i+0xfa>
 800476a:	6821      	ldr	r1, [r4, #0]
 800476c:	6833      	ldr	r3, [r6, #0]
 800476e:	0608      	lsls	r0, r1, #24
 8004770:	f853 5b04 	ldr.w	r5, [r3], #4
 8004774:	d402      	bmi.n	800477c <_printf_i+0xe8>
 8004776:	0649      	lsls	r1, r1, #25
 8004778:	bf48      	it	mi
 800477a:	b2ad      	uxthmi	r5, r5
 800477c:	2f6f      	cmp	r7, #111	@ 0x6f
 800477e:	4853      	ldr	r0, [pc, #332]	@ (80048cc <_printf_i+0x238>)
 8004780:	6033      	str	r3, [r6, #0]
 8004782:	bf14      	ite	ne
 8004784:	230a      	movne	r3, #10
 8004786:	2308      	moveq	r3, #8
 8004788:	2100      	movs	r1, #0
 800478a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800478e:	6866      	ldr	r6, [r4, #4]
 8004790:	60a6      	str	r6, [r4, #8]
 8004792:	2e00      	cmp	r6, #0
 8004794:	bfa2      	ittt	ge
 8004796:	6821      	ldrge	r1, [r4, #0]
 8004798:	f021 0104 	bicge.w	r1, r1, #4
 800479c:	6021      	strge	r1, [r4, #0]
 800479e:	b90d      	cbnz	r5, 80047a4 <_printf_i+0x110>
 80047a0:	2e00      	cmp	r6, #0
 80047a2:	d04b      	beq.n	800483c <_printf_i+0x1a8>
 80047a4:	4616      	mov	r6, r2
 80047a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80047aa:	fb03 5711 	mls	r7, r3, r1, r5
 80047ae:	5dc7      	ldrb	r7, [r0, r7]
 80047b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80047b4:	462f      	mov	r7, r5
 80047b6:	42bb      	cmp	r3, r7
 80047b8:	460d      	mov	r5, r1
 80047ba:	d9f4      	bls.n	80047a6 <_printf_i+0x112>
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d10b      	bne.n	80047d8 <_printf_i+0x144>
 80047c0:	6823      	ldr	r3, [r4, #0]
 80047c2:	07df      	lsls	r7, r3, #31
 80047c4:	d508      	bpl.n	80047d8 <_printf_i+0x144>
 80047c6:	6923      	ldr	r3, [r4, #16]
 80047c8:	6861      	ldr	r1, [r4, #4]
 80047ca:	4299      	cmp	r1, r3
 80047cc:	bfde      	ittt	le
 80047ce:	2330      	movle	r3, #48	@ 0x30
 80047d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80047d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80047d8:	1b92      	subs	r2, r2, r6
 80047da:	6122      	str	r2, [r4, #16]
 80047dc:	f8cd a000 	str.w	sl, [sp]
 80047e0:	464b      	mov	r3, r9
 80047e2:	aa03      	add	r2, sp, #12
 80047e4:	4621      	mov	r1, r4
 80047e6:	4640      	mov	r0, r8
 80047e8:	f7ff fee6 	bl	80045b8 <_printf_common>
 80047ec:	3001      	adds	r0, #1
 80047ee:	d14a      	bne.n	8004886 <_printf_i+0x1f2>
 80047f0:	f04f 30ff 	mov.w	r0, #4294967295
 80047f4:	b004      	add	sp, #16
 80047f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	f043 0320 	orr.w	r3, r3, #32
 8004800:	6023      	str	r3, [r4, #0]
 8004802:	4833      	ldr	r0, [pc, #204]	@ (80048d0 <_printf_i+0x23c>)
 8004804:	2778      	movs	r7, #120	@ 0x78
 8004806:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	6831      	ldr	r1, [r6, #0]
 800480e:	061f      	lsls	r7, r3, #24
 8004810:	f851 5b04 	ldr.w	r5, [r1], #4
 8004814:	d402      	bmi.n	800481c <_printf_i+0x188>
 8004816:	065f      	lsls	r7, r3, #25
 8004818:	bf48      	it	mi
 800481a:	b2ad      	uxthmi	r5, r5
 800481c:	6031      	str	r1, [r6, #0]
 800481e:	07d9      	lsls	r1, r3, #31
 8004820:	bf44      	itt	mi
 8004822:	f043 0320 	orrmi.w	r3, r3, #32
 8004826:	6023      	strmi	r3, [r4, #0]
 8004828:	b11d      	cbz	r5, 8004832 <_printf_i+0x19e>
 800482a:	2310      	movs	r3, #16
 800482c:	e7ac      	b.n	8004788 <_printf_i+0xf4>
 800482e:	4827      	ldr	r0, [pc, #156]	@ (80048cc <_printf_i+0x238>)
 8004830:	e7e9      	b.n	8004806 <_printf_i+0x172>
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	f023 0320 	bic.w	r3, r3, #32
 8004838:	6023      	str	r3, [r4, #0]
 800483a:	e7f6      	b.n	800482a <_printf_i+0x196>
 800483c:	4616      	mov	r6, r2
 800483e:	e7bd      	b.n	80047bc <_printf_i+0x128>
 8004840:	6833      	ldr	r3, [r6, #0]
 8004842:	6825      	ldr	r5, [r4, #0]
 8004844:	6961      	ldr	r1, [r4, #20]
 8004846:	1d18      	adds	r0, r3, #4
 8004848:	6030      	str	r0, [r6, #0]
 800484a:	062e      	lsls	r6, r5, #24
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	d501      	bpl.n	8004854 <_printf_i+0x1c0>
 8004850:	6019      	str	r1, [r3, #0]
 8004852:	e002      	b.n	800485a <_printf_i+0x1c6>
 8004854:	0668      	lsls	r0, r5, #25
 8004856:	d5fb      	bpl.n	8004850 <_printf_i+0x1bc>
 8004858:	8019      	strh	r1, [r3, #0]
 800485a:	2300      	movs	r3, #0
 800485c:	6123      	str	r3, [r4, #16]
 800485e:	4616      	mov	r6, r2
 8004860:	e7bc      	b.n	80047dc <_printf_i+0x148>
 8004862:	6833      	ldr	r3, [r6, #0]
 8004864:	1d1a      	adds	r2, r3, #4
 8004866:	6032      	str	r2, [r6, #0]
 8004868:	681e      	ldr	r6, [r3, #0]
 800486a:	6862      	ldr	r2, [r4, #4]
 800486c:	2100      	movs	r1, #0
 800486e:	4630      	mov	r0, r6
 8004870:	f7fb fcb6 	bl	80001e0 <memchr>
 8004874:	b108      	cbz	r0, 800487a <_printf_i+0x1e6>
 8004876:	1b80      	subs	r0, r0, r6
 8004878:	6060      	str	r0, [r4, #4]
 800487a:	6863      	ldr	r3, [r4, #4]
 800487c:	6123      	str	r3, [r4, #16]
 800487e:	2300      	movs	r3, #0
 8004880:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004884:	e7aa      	b.n	80047dc <_printf_i+0x148>
 8004886:	6923      	ldr	r3, [r4, #16]
 8004888:	4632      	mov	r2, r6
 800488a:	4649      	mov	r1, r9
 800488c:	4640      	mov	r0, r8
 800488e:	47d0      	blx	sl
 8004890:	3001      	adds	r0, #1
 8004892:	d0ad      	beq.n	80047f0 <_printf_i+0x15c>
 8004894:	6823      	ldr	r3, [r4, #0]
 8004896:	079b      	lsls	r3, r3, #30
 8004898:	d413      	bmi.n	80048c2 <_printf_i+0x22e>
 800489a:	68e0      	ldr	r0, [r4, #12]
 800489c:	9b03      	ldr	r3, [sp, #12]
 800489e:	4298      	cmp	r0, r3
 80048a0:	bfb8      	it	lt
 80048a2:	4618      	movlt	r0, r3
 80048a4:	e7a6      	b.n	80047f4 <_printf_i+0x160>
 80048a6:	2301      	movs	r3, #1
 80048a8:	4632      	mov	r2, r6
 80048aa:	4649      	mov	r1, r9
 80048ac:	4640      	mov	r0, r8
 80048ae:	47d0      	blx	sl
 80048b0:	3001      	adds	r0, #1
 80048b2:	d09d      	beq.n	80047f0 <_printf_i+0x15c>
 80048b4:	3501      	adds	r5, #1
 80048b6:	68e3      	ldr	r3, [r4, #12]
 80048b8:	9903      	ldr	r1, [sp, #12]
 80048ba:	1a5b      	subs	r3, r3, r1
 80048bc:	42ab      	cmp	r3, r5
 80048be:	dcf2      	bgt.n	80048a6 <_printf_i+0x212>
 80048c0:	e7eb      	b.n	800489a <_printf_i+0x206>
 80048c2:	2500      	movs	r5, #0
 80048c4:	f104 0619 	add.w	r6, r4, #25
 80048c8:	e7f5      	b.n	80048b6 <_printf_i+0x222>
 80048ca:	bf00      	nop
 80048cc:	08004d55 	.word	0x08004d55
 80048d0:	08004d66 	.word	0x08004d66

080048d4 <__sflush_r>:
 80048d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048dc:	0716      	lsls	r6, r2, #28
 80048de:	4605      	mov	r5, r0
 80048e0:	460c      	mov	r4, r1
 80048e2:	d454      	bmi.n	800498e <__sflush_r+0xba>
 80048e4:	684b      	ldr	r3, [r1, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	dc02      	bgt.n	80048f0 <__sflush_r+0x1c>
 80048ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	dd48      	ble.n	8004982 <__sflush_r+0xae>
 80048f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80048f2:	2e00      	cmp	r6, #0
 80048f4:	d045      	beq.n	8004982 <__sflush_r+0xae>
 80048f6:	2300      	movs	r3, #0
 80048f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80048fc:	682f      	ldr	r7, [r5, #0]
 80048fe:	6a21      	ldr	r1, [r4, #32]
 8004900:	602b      	str	r3, [r5, #0]
 8004902:	d030      	beq.n	8004966 <__sflush_r+0x92>
 8004904:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004906:	89a3      	ldrh	r3, [r4, #12]
 8004908:	0759      	lsls	r1, r3, #29
 800490a:	d505      	bpl.n	8004918 <__sflush_r+0x44>
 800490c:	6863      	ldr	r3, [r4, #4]
 800490e:	1ad2      	subs	r2, r2, r3
 8004910:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004912:	b10b      	cbz	r3, 8004918 <__sflush_r+0x44>
 8004914:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004916:	1ad2      	subs	r2, r2, r3
 8004918:	2300      	movs	r3, #0
 800491a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800491c:	6a21      	ldr	r1, [r4, #32]
 800491e:	4628      	mov	r0, r5
 8004920:	47b0      	blx	r6
 8004922:	1c43      	adds	r3, r0, #1
 8004924:	89a3      	ldrh	r3, [r4, #12]
 8004926:	d106      	bne.n	8004936 <__sflush_r+0x62>
 8004928:	6829      	ldr	r1, [r5, #0]
 800492a:	291d      	cmp	r1, #29
 800492c:	d82b      	bhi.n	8004986 <__sflush_r+0xb2>
 800492e:	4a2a      	ldr	r2, [pc, #168]	@ (80049d8 <__sflush_r+0x104>)
 8004930:	410a      	asrs	r2, r1
 8004932:	07d6      	lsls	r6, r2, #31
 8004934:	d427      	bmi.n	8004986 <__sflush_r+0xb2>
 8004936:	2200      	movs	r2, #0
 8004938:	6062      	str	r2, [r4, #4]
 800493a:	04d9      	lsls	r1, r3, #19
 800493c:	6922      	ldr	r2, [r4, #16]
 800493e:	6022      	str	r2, [r4, #0]
 8004940:	d504      	bpl.n	800494c <__sflush_r+0x78>
 8004942:	1c42      	adds	r2, r0, #1
 8004944:	d101      	bne.n	800494a <__sflush_r+0x76>
 8004946:	682b      	ldr	r3, [r5, #0]
 8004948:	b903      	cbnz	r3, 800494c <__sflush_r+0x78>
 800494a:	6560      	str	r0, [r4, #84]	@ 0x54
 800494c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800494e:	602f      	str	r7, [r5, #0]
 8004950:	b1b9      	cbz	r1, 8004982 <__sflush_r+0xae>
 8004952:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004956:	4299      	cmp	r1, r3
 8004958:	d002      	beq.n	8004960 <__sflush_r+0x8c>
 800495a:	4628      	mov	r0, r5
 800495c:	f7ff fb48 	bl	8003ff0 <_free_r>
 8004960:	2300      	movs	r3, #0
 8004962:	6363      	str	r3, [r4, #52]	@ 0x34
 8004964:	e00d      	b.n	8004982 <__sflush_r+0xae>
 8004966:	2301      	movs	r3, #1
 8004968:	4628      	mov	r0, r5
 800496a:	47b0      	blx	r6
 800496c:	4602      	mov	r2, r0
 800496e:	1c50      	adds	r0, r2, #1
 8004970:	d1c9      	bne.n	8004906 <__sflush_r+0x32>
 8004972:	682b      	ldr	r3, [r5, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d0c6      	beq.n	8004906 <__sflush_r+0x32>
 8004978:	2b1d      	cmp	r3, #29
 800497a:	d001      	beq.n	8004980 <__sflush_r+0xac>
 800497c:	2b16      	cmp	r3, #22
 800497e:	d11e      	bne.n	80049be <__sflush_r+0xea>
 8004980:	602f      	str	r7, [r5, #0]
 8004982:	2000      	movs	r0, #0
 8004984:	e022      	b.n	80049cc <__sflush_r+0xf8>
 8004986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800498a:	b21b      	sxth	r3, r3
 800498c:	e01b      	b.n	80049c6 <__sflush_r+0xf2>
 800498e:	690f      	ldr	r7, [r1, #16]
 8004990:	2f00      	cmp	r7, #0
 8004992:	d0f6      	beq.n	8004982 <__sflush_r+0xae>
 8004994:	0793      	lsls	r3, r2, #30
 8004996:	680e      	ldr	r6, [r1, #0]
 8004998:	bf08      	it	eq
 800499a:	694b      	ldreq	r3, [r1, #20]
 800499c:	600f      	str	r7, [r1, #0]
 800499e:	bf18      	it	ne
 80049a0:	2300      	movne	r3, #0
 80049a2:	eba6 0807 	sub.w	r8, r6, r7
 80049a6:	608b      	str	r3, [r1, #8]
 80049a8:	f1b8 0f00 	cmp.w	r8, #0
 80049ac:	dde9      	ble.n	8004982 <__sflush_r+0xae>
 80049ae:	6a21      	ldr	r1, [r4, #32]
 80049b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80049b2:	4643      	mov	r3, r8
 80049b4:	463a      	mov	r2, r7
 80049b6:	4628      	mov	r0, r5
 80049b8:	47b0      	blx	r6
 80049ba:	2800      	cmp	r0, #0
 80049bc:	dc08      	bgt.n	80049d0 <__sflush_r+0xfc>
 80049be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049c6:	81a3      	strh	r3, [r4, #12]
 80049c8:	f04f 30ff 	mov.w	r0, #4294967295
 80049cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049d0:	4407      	add	r7, r0
 80049d2:	eba8 0800 	sub.w	r8, r8, r0
 80049d6:	e7e7      	b.n	80049a8 <__sflush_r+0xd4>
 80049d8:	dfbffffe 	.word	0xdfbffffe

080049dc <_fflush_r>:
 80049dc:	b538      	push	{r3, r4, r5, lr}
 80049de:	690b      	ldr	r3, [r1, #16]
 80049e0:	4605      	mov	r5, r0
 80049e2:	460c      	mov	r4, r1
 80049e4:	b913      	cbnz	r3, 80049ec <_fflush_r+0x10>
 80049e6:	2500      	movs	r5, #0
 80049e8:	4628      	mov	r0, r5
 80049ea:	bd38      	pop	{r3, r4, r5, pc}
 80049ec:	b118      	cbz	r0, 80049f6 <_fflush_r+0x1a>
 80049ee:	6a03      	ldr	r3, [r0, #32]
 80049f0:	b90b      	cbnz	r3, 80049f6 <_fflush_r+0x1a>
 80049f2:	f7ff f8b1 	bl	8003b58 <__sinit>
 80049f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0f3      	beq.n	80049e6 <_fflush_r+0xa>
 80049fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a00:	07d0      	lsls	r0, r2, #31
 8004a02:	d404      	bmi.n	8004a0e <_fflush_r+0x32>
 8004a04:	0599      	lsls	r1, r3, #22
 8004a06:	d402      	bmi.n	8004a0e <_fflush_r+0x32>
 8004a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a0a:	f7ff fae0 	bl	8003fce <__retarget_lock_acquire_recursive>
 8004a0e:	4628      	mov	r0, r5
 8004a10:	4621      	mov	r1, r4
 8004a12:	f7ff ff5f 	bl	80048d4 <__sflush_r>
 8004a16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a18:	07da      	lsls	r2, r3, #31
 8004a1a:	4605      	mov	r5, r0
 8004a1c:	d4e4      	bmi.n	80049e8 <_fflush_r+0xc>
 8004a1e:	89a3      	ldrh	r3, [r4, #12]
 8004a20:	059b      	lsls	r3, r3, #22
 8004a22:	d4e1      	bmi.n	80049e8 <_fflush_r+0xc>
 8004a24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a26:	f7ff fad3 	bl	8003fd0 <__retarget_lock_release_recursive>
 8004a2a:	e7dd      	b.n	80049e8 <_fflush_r+0xc>

08004a2c <__swhatbuf_r>:
 8004a2c:	b570      	push	{r4, r5, r6, lr}
 8004a2e:	460c      	mov	r4, r1
 8004a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a34:	2900      	cmp	r1, #0
 8004a36:	b096      	sub	sp, #88	@ 0x58
 8004a38:	4615      	mov	r5, r2
 8004a3a:	461e      	mov	r6, r3
 8004a3c:	da0d      	bge.n	8004a5a <__swhatbuf_r+0x2e>
 8004a3e:	89a3      	ldrh	r3, [r4, #12]
 8004a40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004a44:	f04f 0100 	mov.w	r1, #0
 8004a48:	bf14      	ite	ne
 8004a4a:	2340      	movne	r3, #64	@ 0x40
 8004a4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004a50:	2000      	movs	r0, #0
 8004a52:	6031      	str	r1, [r6, #0]
 8004a54:	602b      	str	r3, [r5, #0]
 8004a56:	b016      	add	sp, #88	@ 0x58
 8004a58:	bd70      	pop	{r4, r5, r6, pc}
 8004a5a:	466a      	mov	r2, sp
 8004a5c:	f000 f862 	bl	8004b24 <_fstat_r>
 8004a60:	2800      	cmp	r0, #0
 8004a62:	dbec      	blt.n	8004a3e <__swhatbuf_r+0x12>
 8004a64:	9901      	ldr	r1, [sp, #4]
 8004a66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a6e:	4259      	negs	r1, r3
 8004a70:	4159      	adcs	r1, r3
 8004a72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a76:	e7eb      	b.n	8004a50 <__swhatbuf_r+0x24>

08004a78 <__smakebuf_r>:
 8004a78:	898b      	ldrh	r3, [r1, #12]
 8004a7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a7c:	079d      	lsls	r5, r3, #30
 8004a7e:	4606      	mov	r6, r0
 8004a80:	460c      	mov	r4, r1
 8004a82:	d507      	bpl.n	8004a94 <__smakebuf_r+0x1c>
 8004a84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a88:	6023      	str	r3, [r4, #0]
 8004a8a:	6123      	str	r3, [r4, #16]
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	6163      	str	r3, [r4, #20]
 8004a90:	b003      	add	sp, #12
 8004a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a94:	ab01      	add	r3, sp, #4
 8004a96:	466a      	mov	r2, sp
 8004a98:	f7ff ffc8 	bl	8004a2c <__swhatbuf_r>
 8004a9c:	9f00      	ldr	r7, [sp, #0]
 8004a9e:	4605      	mov	r5, r0
 8004aa0:	4639      	mov	r1, r7
 8004aa2:	4630      	mov	r0, r6
 8004aa4:	f7fe ff40 	bl	8003928 <_malloc_r>
 8004aa8:	b948      	cbnz	r0, 8004abe <__smakebuf_r+0x46>
 8004aaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004aae:	059a      	lsls	r2, r3, #22
 8004ab0:	d4ee      	bmi.n	8004a90 <__smakebuf_r+0x18>
 8004ab2:	f023 0303 	bic.w	r3, r3, #3
 8004ab6:	f043 0302 	orr.w	r3, r3, #2
 8004aba:	81a3      	strh	r3, [r4, #12]
 8004abc:	e7e2      	b.n	8004a84 <__smakebuf_r+0xc>
 8004abe:	89a3      	ldrh	r3, [r4, #12]
 8004ac0:	6020      	str	r0, [r4, #0]
 8004ac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ac6:	81a3      	strh	r3, [r4, #12]
 8004ac8:	9b01      	ldr	r3, [sp, #4]
 8004aca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ace:	b15b      	cbz	r3, 8004ae8 <__smakebuf_r+0x70>
 8004ad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ad4:	4630      	mov	r0, r6
 8004ad6:	f000 f837 	bl	8004b48 <_isatty_r>
 8004ada:	b128      	cbz	r0, 8004ae8 <__smakebuf_r+0x70>
 8004adc:	89a3      	ldrh	r3, [r4, #12]
 8004ade:	f023 0303 	bic.w	r3, r3, #3
 8004ae2:	f043 0301 	orr.w	r3, r3, #1
 8004ae6:	81a3      	strh	r3, [r4, #12]
 8004ae8:	89a3      	ldrh	r3, [r4, #12]
 8004aea:	431d      	orrs	r5, r3
 8004aec:	81a5      	strh	r5, [r4, #12]
 8004aee:	e7cf      	b.n	8004a90 <__smakebuf_r+0x18>

08004af0 <memmove>:
 8004af0:	4288      	cmp	r0, r1
 8004af2:	b510      	push	{r4, lr}
 8004af4:	eb01 0402 	add.w	r4, r1, r2
 8004af8:	d902      	bls.n	8004b00 <memmove+0x10>
 8004afa:	4284      	cmp	r4, r0
 8004afc:	4623      	mov	r3, r4
 8004afe:	d807      	bhi.n	8004b10 <memmove+0x20>
 8004b00:	1e43      	subs	r3, r0, #1
 8004b02:	42a1      	cmp	r1, r4
 8004b04:	d008      	beq.n	8004b18 <memmove+0x28>
 8004b06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b0e:	e7f8      	b.n	8004b02 <memmove+0x12>
 8004b10:	4402      	add	r2, r0
 8004b12:	4601      	mov	r1, r0
 8004b14:	428a      	cmp	r2, r1
 8004b16:	d100      	bne.n	8004b1a <memmove+0x2a>
 8004b18:	bd10      	pop	{r4, pc}
 8004b1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b22:	e7f7      	b.n	8004b14 <memmove+0x24>

08004b24 <_fstat_r>:
 8004b24:	b538      	push	{r3, r4, r5, lr}
 8004b26:	4d07      	ldr	r5, [pc, #28]	@ (8004b44 <_fstat_r+0x20>)
 8004b28:	2300      	movs	r3, #0
 8004b2a:	4604      	mov	r4, r0
 8004b2c:	4608      	mov	r0, r1
 8004b2e:	4611      	mov	r1, r2
 8004b30:	602b      	str	r3, [r5, #0]
 8004b32:	f7fc fe0b 	bl	800174c <_fstat>
 8004b36:	1c43      	adds	r3, r0, #1
 8004b38:	d102      	bne.n	8004b40 <_fstat_r+0x1c>
 8004b3a:	682b      	ldr	r3, [r5, #0]
 8004b3c:	b103      	cbz	r3, 8004b40 <_fstat_r+0x1c>
 8004b3e:	6023      	str	r3, [r4, #0]
 8004b40:	bd38      	pop	{r3, r4, r5, pc}
 8004b42:	bf00      	nop
 8004b44:	200004a0 	.word	0x200004a0

08004b48 <_isatty_r>:
 8004b48:	b538      	push	{r3, r4, r5, lr}
 8004b4a:	4d06      	ldr	r5, [pc, #24]	@ (8004b64 <_isatty_r+0x1c>)
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	4604      	mov	r4, r0
 8004b50:	4608      	mov	r0, r1
 8004b52:	602b      	str	r3, [r5, #0]
 8004b54:	f7fc fe0a 	bl	800176c <_isatty>
 8004b58:	1c43      	adds	r3, r0, #1
 8004b5a:	d102      	bne.n	8004b62 <_isatty_r+0x1a>
 8004b5c:	682b      	ldr	r3, [r5, #0]
 8004b5e:	b103      	cbz	r3, 8004b62 <_isatty_r+0x1a>
 8004b60:	6023      	str	r3, [r4, #0]
 8004b62:	bd38      	pop	{r3, r4, r5, pc}
 8004b64:	200004a0 	.word	0x200004a0

08004b68 <_realloc_r>:
 8004b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b6c:	4680      	mov	r8, r0
 8004b6e:	4615      	mov	r5, r2
 8004b70:	460c      	mov	r4, r1
 8004b72:	b921      	cbnz	r1, 8004b7e <_realloc_r+0x16>
 8004b74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b78:	4611      	mov	r1, r2
 8004b7a:	f7fe bed5 	b.w	8003928 <_malloc_r>
 8004b7e:	b92a      	cbnz	r2, 8004b8c <_realloc_r+0x24>
 8004b80:	f7ff fa36 	bl	8003ff0 <_free_r>
 8004b84:	2400      	movs	r4, #0
 8004b86:	4620      	mov	r0, r4
 8004b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b8c:	f000 f81a 	bl	8004bc4 <_malloc_usable_size_r>
 8004b90:	4285      	cmp	r5, r0
 8004b92:	4606      	mov	r6, r0
 8004b94:	d802      	bhi.n	8004b9c <_realloc_r+0x34>
 8004b96:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004b9a:	d8f4      	bhi.n	8004b86 <_realloc_r+0x1e>
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	4640      	mov	r0, r8
 8004ba0:	f7fe fec2 	bl	8003928 <_malloc_r>
 8004ba4:	4607      	mov	r7, r0
 8004ba6:	2800      	cmp	r0, #0
 8004ba8:	d0ec      	beq.n	8004b84 <_realloc_r+0x1c>
 8004baa:	42b5      	cmp	r5, r6
 8004bac:	462a      	mov	r2, r5
 8004bae:	4621      	mov	r1, r4
 8004bb0:	bf28      	it	cs
 8004bb2:	4632      	movcs	r2, r6
 8004bb4:	f7ff fa0d 	bl	8003fd2 <memcpy>
 8004bb8:	4621      	mov	r1, r4
 8004bba:	4640      	mov	r0, r8
 8004bbc:	f7ff fa18 	bl	8003ff0 <_free_r>
 8004bc0:	463c      	mov	r4, r7
 8004bc2:	e7e0      	b.n	8004b86 <_realloc_r+0x1e>

08004bc4 <_malloc_usable_size_r>:
 8004bc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bc8:	1f18      	subs	r0, r3, #4
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	bfbc      	itt	lt
 8004bce:	580b      	ldrlt	r3, [r1, r0]
 8004bd0:	18c0      	addlt	r0, r0, r3
 8004bd2:	4770      	bx	lr

08004bd4 <_init>:
 8004bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd6:	bf00      	nop
 8004bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bda:	bc08      	pop	{r3}
 8004bdc:	469e      	mov	lr, r3
 8004bde:	4770      	bx	lr

08004be0 <_fini>:
 8004be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004be2:	bf00      	nop
 8004be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be6:	bc08      	pop	{r3}
 8004be8:	469e      	mov	lr, r3
 8004bea:	4770      	bx	lr
