

================================================================
== Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_231_3'
================================================================
* Date:           Sun Aug 31 16:41:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_3  |       36|       36|         9|          4|          4|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    726|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     72|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    116|    -|
|Register         |        -|    -|    1277|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1277|    914|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U371  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U372  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U373  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U374  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U383  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U384  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U385  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U386  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  72|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |TWIDDLE_IMAG_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    |TWIDDLE_REAL_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                               |        2|  0|   0|    0|   128|   36|     2|         2304|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln231_fu_594_p2    |         +|   0|  0|  13|           4|           1|
    |b_imag_V_9_fu_874_p2   |         +|   0|  0|  39|          32|          32|
    |b_real_V_6_fu_850_p2   |         +|   0|  0|  39|          32|          32|
    |r_imag_V_17_fu_902_p2  |         +|   0|  0|  39|          32|          32|
    |r_imag_V_fu_908_p2     |         +|   0|  0|  39|          32|          32|
    |r_real_V_10_fu_914_p2  |         +|   0|  0|  39|          32|          32|
    |r_real_V_fu_884_p2     |         +|   0|  0|  39|          32|          32|
    |ret_V_4_fu_778_p2      |         +|   0|  0|  55|          48|          48|
    |ret_V_6_fu_860_p2      |         +|   0|  0|  55|          48|          48|
    |a_imag_V_5_fu_879_p2   |         -|   0|  0|  39|          32|          32|
    |a_real_V_12_fu_855_p2  |         -|   0|  0|  39|          32|          32|
    |empty_53_fu_632_p2     |         -|   0|  0|  14|           6|           6|
    |r_imag_V_14_fu_890_p2  |         -|   0|  0|  39|          32|          32|
    |r_imag_V_15_fu_920_p2  |         -|   0|  0|  39|          32|          32|
    |r_real_V_11_fu_896_p2  |         -|   0|  0|  39|          32|          32|
    |r_real_V_12_fu_926_p2  |         -|   0|  0|  39|          32|          32|
    |ret_V_5_fu_836_p2      |         -|   0|  0|  55|          48|          48|
    |ret_V_fu_738_p2        |         -|   0|  0|  55|          48|          48|
    |icmp_ln231_fu_588_p2   |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 726|         591|         590|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |TWIDDLE_IMAG_V_address0           |  14|          3|    6|         18|
    |TWIDDLE_REAL_V_address0           |  14|          3|    6|         18|
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_2              |   9|          2|    4|          8|
    |k_fu_110                          |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 116|         25|   26|         67|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_imag_V_4_reg_1204               |  32|   0|   32|          0|
    |a_imag_V_5_reg_1250               |  32|   0|   32|          0|
    |a_imag_V_6_reg_1216               |  32|   0|   32|          0|
    |a_real_V_12_reg_1238              |  32|   0|   32|          0|
    |a_real_V_7_reg_1198               |  32|   0|   32|          0|
    |a_real_V_9_reg_1210               |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |b_imag_V_7_reg_1063               |  32|   0|   32|          0|
    |b_imag_V_9_reg_1244               |  32|   0|   32|          0|
    |b_imag_V_reg_1053                 |  32|   0|   32|          0|
    |b_real_V_4_reg_1058               |  32|   0|   32|          0|
    |b_real_V_6_reg_1232               |  32|   0|   32|          0|
    |b_real_V_reg_1048                 |  32|   0|   32|          0|
    |empty_53_reg_953                  |   5|   0|    6|          1|
    |icmp_ln231_reg_939                |   1|   0|    1|          0|
    |k_fu_110                          |   4|   0|    4|          0|
    |mul_ln1347_2_reg_1227             |  48|   0|   48|          0|
    |mul_ln1347_reg_1113               |  48|   0|   48|          0|
    |mul_ln1348_2_reg_1193             |  48|   0|   48|          0|
    |mul_ln1348_reg_1097               |  48|   0|   48|          0|
    |mul_ln813_4_reg_1108              |  48|   0|   48|          0|
    |mul_ln813_5_reg_1188              |  48|   0|   48|          0|
    |mul_ln813_6_reg_1222              |  48|   0|   48|          0|
    |mul_ln813_reg_1092                |  48|   0|   48|          0|
    |r_imag_V_19_reg_1182              |  32|   0|   32|          0|
    |r_real_V_13_reg_1102              |  32|   0|   32|          0|
    |reg_572                           |  18|   0|   18|          0|
    |reg_576                           |  18|   0|   18|          0|
    |sext_ln1273_10_reg_1086           |  48|   0|   48|          0|
    |sext_ln1273_11_reg_1118           |  48|   0|   48|          0|
    |sext_ln1273_12_reg_1124           |  48|   0|   48|          0|
    |sext_ln1273_13_reg_1130           |  48|   0|   48|          0|
    |sext_ln1273_14_reg_1136           |  48|   0|   48|          0|
    |sext_ln1273_8_reg_1074            |  48|   0|   48|          0|
    |sext_ln1273_9_reg_1080            |  48|   0|   48|          0|
    |sext_ln1273_reg_1068              |  48|   0|   48|          0|
    |tmp_reg_1006                      |   1|   0|    1|          0|
    |tmp_reg_1006_pp0_iter1_reg        |   1|   0|    1|          0|
    |zext_ln236_reg_958                |   2|   0|   64|         62|
    |zext_ln236_reg_958_pp0_iter1_reg  |   2|   0|   64|         62|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1277|   0| 1402|        125|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2426_p_din0        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2426_p_din1        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2426_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2426_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2430_p_din0        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2430_p_din1        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2430_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2430_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2434_p_din0        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2434_p_din1        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2434_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2434_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2438_p_din0        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2438_p_din1        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2438_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2438_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2442_p_din0        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2442_p_din1        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2442_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2442_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2446_p_din0        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2446_p_din1        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2446_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2446_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2450_p_din0        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2450_p_din1        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2450_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2450_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2454_p_din0        |  out|   32|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2454_p_din1        |  out|   18|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2454_p_dout0       |   in|   48|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|grp_fu_2454_p_ce          |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_231_3|  return value|
|e_out_real_V_9_address0   |  out|    2|   ap_memory|                      e_out_real_V_9|         array|
|e_out_real_V_9_ce0        |  out|    1|   ap_memory|                      e_out_real_V_9|         array|
|e_out_real_V_9_q0         |   in|   32|   ap_memory|                      e_out_real_V_9|         array|
|e_out_real_V_10_address0  |  out|    2|   ap_memory|                     e_out_real_V_10|         array|
|e_out_real_V_10_ce0       |  out|    1|   ap_memory|                     e_out_real_V_10|         array|
|e_out_real_V_10_q0        |   in|   32|   ap_memory|                     e_out_real_V_10|         array|
|e_out_imag_V_9_address0   |  out|    2|   ap_memory|                      e_out_imag_V_9|         array|
|e_out_imag_V_9_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_9|         array|
|e_out_imag_V_9_q0         |   in|   32|   ap_memory|                      e_out_imag_V_9|         array|
|e_out_imag_V_10_address0  |  out|    2|   ap_memory|                     e_out_imag_V_10|         array|
|e_out_imag_V_10_ce0       |  out|    1|   ap_memory|                     e_out_imag_V_10|         array|
|e_out_imag_V_10_q0        |   in|   32|   ap_memory|                     e_out_imag_V_10|         array|
|out_real_2_address0       |  out|    2|   ap_memory|                          out_real_2|         array|
|out_real_2_ce0            |  out|    1|   ap_memory|                          out_real_2|         array|
|out_real_2_we0            |  out|    1|   ap_memory|                          out_real_2|         array|
|out_real_2_d0             |  out|   32|   ap_memory|                          out_real_2|         array|
|out_real_3_address0       |  out|    2|   ap_memory|                          out_real_3|         array|
|out_real_3_ce0            |  out|    1|   ap_memory|                          out_real_3|         array|
|out_real_3_we0            |  out|    1|   ap_memory|                          out_real_3|         array|
|out_real_3_d0             |  out|   32|   ap_memory|                          out_real_3|         array|
|out_imag_2_address0       |  out|    2|   ap_memory|                          out_imag_2|         array|
|out_imag_2_ce0            |  out|    1|   ap_memory|                          out_imag_2|         array|
|out_imag_2_we0            |  out|    1|   ap_memory|                          out_imag_2|         array|
|out_imag_2_d0             |  out|   32|   ap_memory|                          out_imag_2|         array|
|out_imag_3_address0       |  out|    2|   ap_memory|                          out_imag_3|         array|
|out_imag_3_ce0            |  out|    1|   ap_memory|                          out_imag_3|         array|
|out_imag_3_we0            |  out|    1|   ap_memory|                          out_imag_3|         array|
|out_imag_3_d0             |  out|   32|   ap_memory|                          out_imag_3|         array|
|out_real_4_address0       |  out|    2|   ap_memory|                          out_real_4|         array|
|out_real_4_ce0            |  out|    1|   ap_memory|                          out_real_4|         array|
|out_real_4_we0            |  out|    1|   ap_memory|                          out_real_4|         array|
|out_real_4_d0             |  out|   32|   ap_memory|                          out_real_4|         array|
|out_imag_4_address0       |  out|    2|   ap_memory|                          out_imag_4|         array|
|out_imag_4_ce0            |  out|    1|   ap_memory|                          out_imag_4|         array|
|out_imag_4_we0            |  out|    1|   ap_memory|                          out_imag_4|         array|
|out_imag_4_d0             |  out|   32|   ap_memory|                          out_imag_4|         array|
|out_imag_5_address0       |  out|    2|   ap_memory|                          out_imag_5|         array|
|out_imag_5_ce0            |  out|    1|   ap_memory|                          out_imag_5|         array|
|out_imag_5_we0            |  out|    1|   ap_memory|                          out_imag_5|         array|
|out_imag_5_d0             |  out|   32|   ap_memory|                          out_imag_5|         array|
|out_real_6_address0       |  out|    2|   ap_memory|                          out_real_6|         array|
|out_real_6_ce0            |  out|    1|   ap_memory|                          out_real_6|         array|
|out_real_6_we0            |  out|    1|   ap_memory|                          out_real_6|         array|
|out_real_6_d0             |  out|   32|   ap_memory|                          out_real_6|         array|
|out_imag_6_address0       |  out|    2|   ap_memory|                          out_imag_6|         array|
|out_imag_6_ce0            |  out|    1|   ap_memory|                          out_imag_6|         array|
|out_imag_6_we0            |  out|    1|   ap_memory|                          out_imag_6|         array|
|out_imag_6_d0             |  out|   32|   ap_memory|                          out_imag_6|         array|
|out_imag_7_address0       |  out|    2|   ap_memory|                          out_imag_7|         array|
|out_imag_7_ce0            |  out|    1|   ap_memory|                          out_imag_7|         array|
|out_imag_7_we0            |  out|    1|   ap_memory|                          out_imag_7|         array|
|out_imag_7_d0             |  out|   32|   ap_memory|                          out_imag_7|         array|
|out_imag_1_address0       |  out|    2|   ap_memory|                          out_imag_1|         array|
|out_imag_1_ce0            |  out|    1|   ap_memory|                          out_imag_1|         array|
|out_imag_1_we0            |  out|    1|   ap_memory|                          out_imag_1|         array|
|out_imag_1_d0             |  out|   32|   ap_memory|                          out_imag_1|         array|
|out_imag_0_address0       |  out|    2|   ap_memory|                          out_imag_0|         array|
|out_imag_0_ce0            |  out|    1|   ap_memory|                          out_imag_0|         array|
|out_imag_0_we0            |  out|    1|   ap_memory|                          out_imag_0|         array|
|out_imag_0_d0             |  out|   32|   ap_memory|                          out_imag_0|         array|
|out_real_7_address0       |  out|    2|   ap_memory|                          out_real_7|         array|
|out_real_7_ce0            |  out|    1|   ap_memory|                          out_real_7|         array|
|out_real_7_we0            |  out|    1|   ap_memory|                          out_real_7|         array|
|out_real_7_d0             |  out|   32|   ap_memory|                          out_real_7|         array|
|out_real_5_address0       |  out|    2|   ap_memory|                          out_real_5|         array|
|out_real_5_ce0            |  out|    1|   ap_memory|                          out_real_5|         array|
|out_real_5_we0            |  out|    1|   ap_memory|                          out_real_5|         array|
|out_real_5_d0             |  out|   32|   ap_memory|                          out_real_5|         array|
|out_real_1_address0       |  out|    2|   ap_memory|                          out_real_1|         array|
|out_real_1_ce0            |  out|    1|   ap_memory|                          out_real_1|         array|
|out_real_1_we0            |  out|    1|   ap_memory|                          out_real_1|         array|
|out_real_1_d0             |  out|   32|   ap_memory|                          out_real_1|         array|
|out_real_0_address0       |  out|    2|   ap_memory|                          out_real_0|         array|
|out_real_0_ce0            |  out|    1|   ap_memory|                          out_real_0|         array|
|out_real_0_we0            |  out|    1|   ap_memory|                          out_real_0|         array|
|out_real_0_d0             |  out|   32|   ap_memory|                          out_real_0|         array|
|o1_out_real_V_address0    |  out|    2|   ap_memory|                       o1_out_real_V|         array|
|o1_out_real_V_ce0         |  out|    1|   ap_memory|                       o1_out_real_V|         array|
|o1_out_real_V_q0          |   in|   32|   ap_memory|                       o1_out_real_V|         array|
|o1_out_real_V_4_address0  |  out|    2|   ap_memory|                     o1_out_real_V_4|         array|
|o1_out_real_V_4_ce0       |  out|    1|   ap_memory|                     o1_out_real_V_4|         array|
|o1_out_real_V_4_q0        |   in|   32|   ap_memory|                     o1_out_real_V_4|         array|
|o1_out_imag_V_address0    |  out|    2|   ap_memory|                       o1_out_imag_V|         array|
|o1_out_imag_V_ce0         |  out|    1|   ap_memory|                       o1_out_imag_V|         array|
|o1_out_imag_V_q0          |   in|   32|   ap_memory|                       o1_out_imag_V|         array|
|o1_out_imag_V_4_address0  |  out|    2|   ap_memory|                     o1_out_imag_V_4|         array|
|o1_out_imag_V_4_ce0       |  out|    1|   ap_memory|                     o1_out_imag_V_4|         array|
|o1_out_imag_V_4_q0        |   in|   32|   ap_memory|                     o1_out_imag_V_4|         array|
|o2_out_real_V_address0    |  out|    2|   ap_memory|                       o2_out_real_V|         array|
|o2_out_real_V_ce0         |  out|    1|   ap_memory|                       o2_out_real_V|         array|
|o2_out_real_V_q0          |   in|   32|   ap_memory|                       o2_out_real_V|         array|
|o2_out_real_V_4_address0  |  out|    2|   ap_memory|                     o2_out_real_V_4|         array|
|o2_out_real_V_4_ce0       |  out|    1|   ap_memory|                     o2_out_real_V_4|         array|
|o2_out_real_V_4_q0        |   in|   32|   ap_memory|                     o2_out_real_V_4|         array|
|o2_out_imag_V_address0    |  out|    2|   ap_memory|                       o2_out_imag_V|         array|
|o2_out_imag_V_ce0         |  out|    1|   ap_memory|                       o2_out_imag_V|         array|
|o2_out_imag_V_q0          |   in|   32|   ap_memory|                       o2_out_imag_V|         array|
|o2_out_imag_V_4_address0  |  out|    2|   ap_memory|                     o2_out_imag_V_4|         array|
|o2_out_imag_V_4_ce0       |  out|    1|   ap_memory|                     o2_out_imag_V_4|         array|
|o2_out_imag_V_4_q0        |   in|   32|   ap_memory|                     o2_out_imag_V_4|         array|
|e_out_real_V_address0     |  out|    2|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_ce0          |  out|    1|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_q0           |   in|   32|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_8_address0   |  out|    2|   ap_memory|                      e_out_real_V_8|         array|
|e_out_real_V_8_ce0        |  out|    1|   ap_memory|                      e_out_real_V_8|         array|
|e_out_real_V_8_q0         |   in|   32|   ap_memory|                      e_out_real_V_8|         array|
|e_out_imag_V_address0     |  out|    2|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_ce0          |  out|    1|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_q0           |   in|   32|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_8_address0   |  out|    2|   ap_memory|                      e_out_imag_V_8|         array|
|e_out_imag_V_8_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_8|         array|
|e_out_imag_V_8_q0         |   in|   32|   ap_memory|                      e_out_imag_V_8|         array|
+--------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body67"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_2 = load i4 %k"   --->   Operation 15 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "%icmp_ln231 = icmp_eq  i4 %k_2, i4 8" [radixfft/core.cpp:231]   --->   Operation 16 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln231 = add i4 %k_2, i4 1" [radixfft/core.cpp:231]   --->   Operation 18 'add' 'add_ln231' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %for.body67.split, void %for.end116.exitStub" [radixfft/core.cpp:231]   --->   Operation 19 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i4 %k_2" [radixfft/core.cpp:231]   --->   Operation 20 'trunc' 'trunc_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_51 = trunc i4 %k_2"   --->   Operation 21 'trunc' 'empty_51' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_52 = shl i4 %k_2, i4 1"   --->   Operation 22 'shl' 'empty_52' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %empty_52" [radixfft/core.cpp:79]   --->   Operation 23 'zext' 'zext_ln79' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %empty_52" [radixfft/core.cpp:79]   --->   Operation 24 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:79]   --->   Operation 25 'getelementptr' 'TWIDDLE_REAL_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 26 'load' 'w_real_V' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:80]   --->   Operation 27 'getelementptr' 'TWIDDLE_IMAG_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 28 'load' 'w_imag_V' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_51, i3 0"   --->   Operation 29 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.82ns)   --->   "%empty_53 = sub i6 %p_shl4, i6 %zext_ln79_1" [radixfft/core.cpp:79]   --->   Operation 30 'sub' 'empty_53' <Predicate = (!icmp_ln231)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i2 %trunc_ln231" [radixfft/core.cpp:236]   --->   Operation 31 'zext' 'zext_ln236' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%o1_out_real_V_addr = getelementptr i32 %o1_out_real_V, i64 0, i64 %zext_ln236" [radixfft/core.cpp:236]   --->   Operation 32 'getelementptr' 'o1_out_real_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%o1_out_real_V_4_addr = getelementptr i32 %o1_out_real_V_4, i64 0, i64 %zext_ln236" [radixfft/core.cpp:236]   --->   Operation 33 'getelementptr' 'o1_out_real_V_4_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%o1_out_imag_V_addr = getelementptr i32 %o1_out_imag_V, i64 0, i64 %zext_ln236" [radixfft/core.cpp:236]   --->   Operation 34 'getelementptr' 'o1_out_imag_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%o1_out_imag_V_4_addr = getelementptr i32 %o1_out_imag_V_4, i64 0, i64 %zext_ln236" [radixfft/core.cpp:236]   --->   Operation 35 'getelementptr' 'o1_out_imag_V_4_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k_2, i32 2"   --->   Operation 36 'bitselect' 'tmp' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%o1_out_real_V_load = load i2 %o1_out_real_V_addr" [radixfft/core.cpp:236]   --->   Operation 37 'load' 'o1_out_real_V_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%o1_out_real_V_4_load = load i2 %o1_out_real_V_4_addr" [radixfft/core.cpp:236]   --->   Operation 38 'load' 'o1_out_real_V_4_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%o1_out_imag_V_load = load i2 %o1_out_imag_V_addr" [radixfft/core.cpp:236]   --->   Operation 39 'load' 'o1_out_imag_V_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%o1_out_imag_V_4_load = load i2 %o1_out_imag_V_4_addr" [radixfft/core.cpp:236]   --->   Operation 40 'load' 'o1_out_imag_V_4_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%o2_out_real_V_addr = getelementptr i32 %o2_out_real_V, i64 0, i64 %zext_ln236" [radixfft/core.cpp:237]   --->   Operation 41 'getelementptr' 'o2_out_real_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%o2_out_real_V_4_addr = getelementptr i32 %o2_out_real_V_4, i64 0, i64 %zext_ln236" [radixfft/core.cpp:237]   --->   Operation 42 'getelementptr' 'o2_out_real_V_4_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%o2_out_imag_V_addr = getelementptr i32 %o2_out_imag_V, i64 0, i64 %zext_ln236" [radixfft/core.cpp:237]   --->   Operation 43 'getelementptr' 'o2_out_imag_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%o2_out_imag_V_4_addr = getelementptr i32 %o2_out_imag_V_4, i64 0, i64 %zext_ln236" [radixfft/core.cpp:237]   --->   Operation 44 'getelementptr' 'o2_out_imag_V_4_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%o2_out_real_V_load = load i2 %o2_out_real_V_addr" [radixfft/core.cpp:237]   --->   Operation 45 'load' 'o2_out_real_V_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%o2_out_real_V_4_load = load i2 %o2_out_real_V_4_addr" [radixfft/core.cpp:237]   --->   Operation 46 'load' 'o2_out_real_V_4_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%o2_out_imag_V_load = load i2 %o2_out_imag_V_addr" [radixfft/core.cpp:237]   --->   Operation 47 'load' 'o2_out_imag_V_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%o2_out_imag_V_4_load = load i2 %o2_out_imag_V_4_addr" [radixfft/core.cpp:237]   --->   Operation 48 'load' 'o2_out_imag_V_4_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %tmp, void %arrayidx85.18.case.0, void %arrayidx85.18.case.1" [radixfft/core.cpp:242]   --->   Operation 49 'br' 'br_ln242' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln231 = store i4 %add_ln231, i4 %k" [radixfft/core.cpp:231]   --->   Operation 50 'store' 'store_ln231' <Predicate = (!icmp_ln231)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln231 = br void %for.body67" [radixfft/core.cpp:231]   --->   Operation 51 'br' 'br_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 52 'load' 'w_real_V' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 53 'load' 'w_imag_V' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i6 %empty_53" [radixfft/core.cpp:79]   --->   Operation 54 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr_2 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79_2" [radixfft/core.cpp:79]   --->   Operation 55 'getelementptr' 'TWIDDLE_REAL_V_addr_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%w_real_V_2 = load i6 %TWIDDLE_REAL_V_addr_2" [radixfft/core.cpp:79]   --->   Operation 56 'load' 'w_real_V_2' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr_2 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79_2" [radixfft/core.cpp:80]   --->   Operation 57 'getelementptr' 'TWIDDLE_IMAG_V_addr_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%w_imag_V_2 = load i6 %TWIDDLE_IMAG_V_addr_2" [radixfft/core.cpp:80]   --->   Operation 58 'load' 'w_imag_V_2' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%o1_out_real_V_load = load i2 %o1_out_real_V_addr" [radixfft/core.cpp:236]   --->   Operation 59 'load' 'o1_out_real_V_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/2] (2.32ns)   --->   "%o1_out_real_V_4_load = load i2 %o1_out_real_V_4_addr" [radixfft/core.cpp:236]   --->   Operation 60 'load' 'o1_out_real_V_4_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%b_real_V = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o1_out_real_V_load, i32 %o1_out_real_V_4_load, i1 %tmp" [radixfft/core.cpp:236]   --->   Operation 61 'mux' 'b_real_V' <Predicate = (!icmp_ln231)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%o1_out_imag_V_load = load i2 %o1_out_imag_V_addr" [radixfft/core.cpp:236]   --->   Operation 62 'load' 'o1_out_imag_V_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%o1_out_imag_V_4_load = load i2 %o1_out_imag_V_4_addr" [radixfft/core.cpp:236]   --->   Operation 63 'load' 'o1_out_imag_V_4_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%b_imag_V = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o1_out_imag_V_load, i32 %o1_out_imag_V_4_load, i1 %tmp" [radixfft/core.cpp:236]   --->   Operation 64 'mux' 'b_imag_V' <Predicate = (!icmp_ln231)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%o2_out_real_V_load = load i2 %o2_out_real_V_addr" [radixfft/core.cpp:237]   --->   Operation 65 'load' 'o2_out_real_V_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%o2_out_real_V_4_load = load i2 %o2_out_real_V_4_addr" [radixfft/core.cpp:237]   --->   Operation 66 'load' 'o2_out_real_V_4_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%b_real_V_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o2_out_real_V_load, i32 %o2_out_real_V_4_load, i1 %tmp" [radixfft/core.cpp:237]   --->   Operation 67 'mux' 'b_real_V_4' <Predicate = (!icmp_ln231)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%o2_out_imag_V_load = load i2 %o2_out_imag_V_addr" [radixfft/core.cpp:237]   --->   Operation 68 'load' 'o2_out_imag_V_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%o2_out_imag_V_4_load = load i2 %o2_out_imag_V_4_addr" [radixfft/core.cpp:237]   --->   Operation 69 'load' 'o2_out_imag_V_4_load' <Predicate = (!icmp_ln231)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%b_imag_V_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o2_out_imag_V_load, i32 %o2_out_imag_V_4_load, i1 %tmp" [radixfft/core.cpp:237]   --->   Operation 70 'mux' 'b_imag_V_7' <Predicate = (!icmp_ln231)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%w_real_V_2 = load i6 %TWIDDLE_REAL_V_addr_2" [radixfft/core.cpp:79]   --->   Operation 71 'load' 'w_real_V_2' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%w_imag_V_2 = load i6 %TWIDDLE_IMAG_V_addr_2" [radixfft/core.cpp:80]   --->   Operation 72 'load' 'w_imag_V_2' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %b_real_V"   --->   Operation 73 'sext' 'sext_ln1273' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i18 %w_real_V"   --->   Operation 74 'sext' 'sext_ln1273_8' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i32 %b_imag_V"   --->   Operation 75 'sext' 'sext_ln1273_9' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i18 %w_imag_V"   --->   Operation 76 'sext' 'sext_ln1273_10' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_8"   --->   Operation 77 'mul' 'mul_ln813' <Predicate = (!icmp_ln231)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_10"   --->   Operation 78 'mul' 'mul_ln1348' <Predicate = (!icmp_ln231)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 79 [1/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_8"   --->   Operation 79 'mul' 'mul_ln813' <Predicate = (!icmp_ln231)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_10"   --->   Operation 80 'mul' 'mul_ln1348' <Predicate = (!icmp_ln231)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/2] (6.91ns)   --->   "%mul_ln813_4 = mul i48 %sext_ln1273, i48 %sext_ln1273_10"   --->   Operation 81 'mul' 'mul_ln813_4' <Predicate = (!icmp_ln231)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_8"   --->   Operation 82 'mul' 'mul_ln1347' <Predicate = (!icmp_ln231)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 83 [1/1] (3.10ns)   --->   "%ret_V = sub i48 %mul_ln813, i48 %mul_ln1348"   --->   Operation 83 'sub' 'ret_V' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%r_real_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47"   --->   Operation 84 'partselect' 'r_real_V_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (6.91ns)   --->   "%mul_ln813_4 = mul i48 %sext_ln1273, i48 %sext_ln1273_10"   --->   Operation 85 'mul' 'mul_ln813_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_8"   --->   Operation 86 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i32 %b_real_V_4"   --->   Operation 87 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i18 %w_real_V_2"   --->   Operation 88 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i32 %b_imag_V_7"   --->   Operation 89 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i18 %w_imag_V_2"   --->   Operation 90 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (6.91ns)   --->   "%mul_ln813_5 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_12"   --->   Operation 91 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/2] (6.91ns)   --->   "%mul_ln1348_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_14"   --->   Operation 92 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%e_out_real_V_addr = getelementptr i32 %e_out_real_V, i64 0, i64 %zext_ln236" [radixfft/core.cpp:242]   --->   Operation 93 'getelementptr' 'e_out_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%e_out_real_V_8_addr = getelementptr i32 %e_out_real_V_8, i64 0, i64 %zext_ln236" [radixfft/core.cpp:242]   --->   Operation 94 'getelementptr' 'e_out_real_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%e_out_imag_V_addr = getelementptr i32 %e_out_imag_V, i64 0, i64 %zext_ln236" [radixfft/core.cpp:242]   --->   Operation 95 'getelementptr' 'e_out_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%e_out_imag_V_8_addr = getelementptr i32 %e_out_imag_V_8, i64 0, i64 %zext_ln236" [radixfft/core.cpp:242]   --->   Operation 96 'getelementptr' 'e_out_imag_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (2.32ns)   --->   "%e_out_real_V_load = load i2 %e_out_real_V_addr" [radixfft/core.cpp:242]   --->   Operation 97 'load' 'e_out_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 98 [2/2] (2.32ns)   --->   "%e_out_real_V_8_load = load i2 %e_out_real_V_8_addr" [radixfft/core.cpp:242]   --->   Operation 98 'load' 'e_out_real_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 99 [2/2] (2.32ns)   --->   "%e_out_imag_V_load = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:242]   --->   Operation 99 'load' 'e_out_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 100 [2/2] (2.32ns)   --->   "%e_out_imag_V_8_load = load i2 %e_out_imag_V_8_addr" [radixfft/core.cpp:242]   --->   Operation 100 'load' 'e_out_imag_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%e_out_real_V_9_addr = getelementptr i32 %e_out_real_V_9, i64 0, i64 %zext_ln236" [radixfft/core.cpp:243]   --->   Operation 101 'getelementptr' 'e_out_real_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%e_out_real_V_10_addr = getelementptr i32 %e_out_real_V_10, i64 0, i64 %zext_ln236" [radixfft/core.cpp:243]   --->   Operation 102 'getelementptr' 'e_out_real_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%e_out_imag_V_9_addr = getelementptr i32 %e_out_imag_V_9, i64 0, i64 %zext_ln236" [radixfft/core.cpp:243]   --->   Operation 103 'getelementptr' 'e_out_imag_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%e_out_imag_V_10_addr = getelementptr i32 %e_out_imag_V_10, i64 0, i64 %zext_ln236" [radixfft/core.cpp:243]   --->   Operation 104 'getelementptr' 'e_out_imag_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (2.32ns)   --->   "%e_out_real_V_9_load = load i2 %e_out_real_V_9_addr" [radixfft/core.cpp:243]   --->   Operation 105 'load' 'e_out_real_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 106 [2/2] (2.32ns)   --->   "%e_out_real_V_10_load = load i2 %e_out_real_V_10_addr" [radixfft/core.cpp:243]   --->   Operation 106 'load' 'e_out_real_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 107 [2/2] (2.32ns)   --->   "%e_out_imag_V_9_load = load i2 %e_out_imag_V_9_addr" [radixfft/core.cpp:243]   --->   Operation 107 'load' 'e_out_imag_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 108 [2/2] (2.32ns)   --->   "%e_out_imag_V_10_load = load i2 %e_out_imag_V_10_addr" [radixfft/core.cpp:243]   --->   Operation 108 'load' 'e_out_imag_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %tmp, void %arrayidx113.114.case.6, void %arrayidx113.114.case.7" [radixfft/core.cpp:243]   --->   Operation 109 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 184 'ret' 'ret_ln0' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 110 [1/1] (3.10ns)   --->   "%ret_V_4 = add i48 %mul_ln1347, i48 %mul_ln813_4"   --->   Operation 110 'add' 'ret_V_4' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%r_imag_V_19 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_4, i32 16, i32 47"   --->   Operation 111 'partselect' 'r_imag_V_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/2] (6.91ns)   --->   "%mul_ln813_5 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_12"   --->   Operation 112 'mul' 'mul_ln813_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/2] (6.91ns)   --->   "%mul_ln1348_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_14"   --->   Operation 113 'mul' 'mul_ln1348_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [2/2] (6.91ns)   --->   "%mul_ln813_6 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_14"   --->   Operation 114 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [2/2] (6.91ns)   --->   "%mul_ln1347_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_12"   --->   Operation 115 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/2] (2.32ns)   --->   "%e_out_real_V_load = load i2 %e_out_real_V_addr" [radixfft/core.cpp:242]   --->   Operation 116 'load' 'e_out_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 117 [1/2] (2.32ns)   --->   "%e_out_real_V_8_load = load i2 %e_out_real_V_8_addr" [radixfft/core.cpp:242]   --->   Operation 117 'load' 'e_out_real_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 118 [1/1] (1.58ns)   --->   "%a_real_V_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %e_out_real_V_load, i32 %e_out_real_V_8_load, i1 %tmp" [radixfft/core.cpp:242]   --->   Operation 118 'mux' 'a_real_V_7' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/2] (2.32ns)   --->   "%e_out_imag_V_load = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:242]   --->   Operation 119 'load' 'e_out_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 120 [1/2] (2.32ns)   --->   "%e_out_imag_V_8_load = load i2 %e_out_imag_V_8_addr" [radixfft/core.cpp:242]   --->   Operation 120 'load' 'e_out_imag_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 121 [1/1] (1.58ns)   --->   "%a_imag_V_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %e_out_imag_V_load, i32 %e_out_imag_V_8_load, i1 %tmp" [radixfft/core.cpp:242]   --->   Operation 121 'mux' 'a_imag_V_4' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/2] (2.32ns)   --->   "%e_out_real_V_9_load = load i2 %e_out_real_V_9_addr" [radixfft/core.cpp:243]   --->   Operation 122 'load' 'e_out_real_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 123 [1/2] (2.32ns)   --->   "%e_out_real_V_10_load = load i2 %e_out_real_V_10_addr" [radixfft/core.cpp:243]   --->   Operation 123 'load' 'e_out_real_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 124 [1/1] (1.58ns)   --->   "%a_real_V_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %e_out_real_V_9_load, i32 %e_out_real_V_10_load, i1 %tmp" [radixfft/core.cpp:243]   --->   Operation 124 'mux' 'a_real_V_9' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/2] (2.32ns)   --->   "%e_out_imag_V_9_load = load i2 %e_out_imag_V_9_addr" [radixfft/core.cpp:243]   --->   Operation 125 'load' 'e_out_imag_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 126 [1/2] (2.32ns)   --->   "%e_out_imag_V_10_load = load i2 %e_out_imag_V_10_addr" [radixfft/core.cpp:243]   --->   Operation 126 'load' 'e_out_imag_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 127 [1/1] (1.58ns)   --->   "%a_imag_V_6 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %e_out_imag_V_9_load, i32 %e_out_imag_V_10_load, i1 %tmp" [radixfft/core.cpp:243]   --->   Operation 127 'mux' 'a_imag_V_6' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 128 [1/1] (3.10ns)   --->   "%ret_V_5 = sub i48 %mul_ln813_5, i48 %mul_ln1348_2"   --->   Operation 128 'sub' 'ret_V_5' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%r_real_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_5, i32 16, i32 47"   --->   Operation 129 'partselect' 'r_real_V_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/2] (6.91ns)   --->   "%mul_ln813_6 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_14"   --->   Operation 130 'mul' 'mul_ln813_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/2] (6.91ns)   --->   "%mul_ln1347_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_12"   --->   Operation 131 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (2.55ns)   --->   "%b_real_V_6 = add i32 %r_real_V_14, i32 %r_real_V_13"   --->   Operation 132 'add' 'b_real_V_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (2.55ns)   --->   "%a_real_V_12 = sub i32 %r_real_V_13, i32 %r_real_V_14"   --->   Operation 133 'sub' 'a_real_V_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.65>
ST_8 : Operation 134 [1/1] (3.10ns)   --->   "%ret_V_6 = add i48 %mul_ln1347_2, i48 %mul_ln813_6"   --->   Operation 134 'add' 'ret_V_6' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%r_imag_V_20 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_6, i32 16, i32 47"   --->   Operation 135 'partselect' 'r_imag_V_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (2.55ns)   --->   "%b_imag_V_9 = add i32 %r_imag_V_20, i32 %r_imag_V_19"   --->   Operation 136 'add' 'b_imag_V_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (2.55ns)   --->   "%a_imag_V_5 = sub i32 %r_imag_V_19, i32 %r_imag_V_20"   --->   Operation 137 'sub' 'a_imag_V_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (2.55ns)   --->   "%r_real_V = add i32 %b_real_V_6, i32 %a_real_V_7"   --->   Operation 138 'add' 'r_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%out_real_0_addr = getelementptr i32 %out_real_0, i64 0, i64 %zext_ln236" [radixfft/core.cpp:242]   --->   Operation 139 'getelementptr' 'out_real_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%out_real_1_addr = getelementptr i32 %out_real_1, i64 0, i64 %zext_ln236" [radixfft/core.cpp:242]   --->   Operation 140 'getelementptr' 'out_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln242 = store i32 %r_real_V, i2 %out_real_0_addr" [radixfft/core.cpp:242]   --->   Operation 141 'store' 'store_ln242' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln242 = store i32 %r_real_V, i2 %out_real_1_addr" [radixfft/core.cpp:242]   --->   Operation 142 'store' 'store_ln242' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 143 [1/1] (2.55ns)   --->   "%r_imag_V_14 = sub i32 %a_imag_V_6, i32 %a_real_V_12"   --->   Operation 143 'sub' 'r_imag_V_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%out_imag_2_addr = getelementptr i32 %out_imag_2, i64 0, i64 %zext_ln236" [radixfft/core.cpp:243]   --->   Operation 144 'getelementptr' 'out_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%out_imag_3_addr = getelementptr i32 %out_imag_3, i64 0, i64 %zext_ln236" [radixfft/core.cpp:243]   --->   Operation 145 'getelementptr' 'out_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (2.55ns)   --->   "%r_real_V_11 = sub i32 %a_real_V_7, i32 %b_real_V_6"   --->   Operation 146 'sub' 'r_real_V_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%out_real_4_addr = getelementptr i32 %out_real_4, i64 0, i64 %zext_ln236" [radixfft/core.cpp:244]   --->   Operation 147 'getelementptr' 'out_real_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (2.55ns)   --->   "%r_imag_V_17 = add i32 %a_imag_V_6, i32 %a_real_V_12"   --->   Operation 148 'add' 'r_imag_V_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%out_imag_6_addr = getelementptr i32 %out_imag_6, i64 0, i64 %zext_ln236" [radixfft/core.cpp:245]   --->   Operation 149 'getelementptr' 'out_imag_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%out_imag_7_addr = getelementptr i32 %out_imag_7, i64 0, i64 %zext_ln236" [radixfft/core.cpp:245]   --->   Operation 150 'getelementptr' 'out_imag_7_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln243 = store i32 %r_imag_V_14, i2 %out_imag_2_addr" [radixfft/core.cpp:243]   --->   Operation 151 'store' 'store_ln243' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln244 = store i32 %r_real_V_11, i2 %out_real_4_addr" [radixfft/core.cpp:244]   --->   Operation 152 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln245 = store i32 %r_imag_V_17, i2 %out_imag_6_addr" [radixfft/core.cpp:245]   --->   Operation 153 'store' 'store_ln245' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln243 = store i32 %r_imag_V_14, i2 %out_imag_3_addr" [radixfft/core.cpp:243]   --->   Operation 154 'store' 'store_ln243' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%out_real_5_addr = getelementptr i32 %out_real_5, i64 0, i64 %zext_ln236" [radixfft/core.cpp:244]   --->   Operation 155 'getelementptr' 'out_real_5_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln244 = store i32 %r_real_V_11, i2 %out_real_5_addr" [radixfft/core.cpp:244]   --->   Operation 156 'store' 'store_ln244' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln245 = store i32 %r_imag_V_17, i2 %out_imag_7_addr" [radixfft/core.cpp:245]   --->   Operation 157 'store' 'store_ln245' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 4.87>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln232 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:232]   --->   Operation 158 'specpipeline' 'specpipeline_ln232' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [radixfft/core.cpp:75]   --->   Operation 159 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (2.55ns)   --->   "%r_imag_V = add i32 %a_imag_V_4, i32 %b_imag_V_9"   --->   Operation 160 'add' 'r_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%out_imag_0_addr = getelementptr i32 %out_imag_0, i64 0, i64 %zext_ln236" [radixfft/core.cpp:242]   --->   Operation 161 'getelementptr' 'out_imag_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%out_imag_1_addr = getelementptr i32 %out_imag_1, i64 0, i64 %zext_ln236" [radixfft/core.cpp:242]   --->   Operation 162 'getelementptr' 'out_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln242 = store i32 %r_imag_V, i2 %out_imag_0_addr" [radixfft/core.cpp:242]   --->   Operation 163 'store' 'store_ln242' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln242 = br void %arrayidx85.18.exit" [radixfft/core.cpp:242]   --->   Operation 164 'br' 'br_ln242' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln242 = store i32 %r_imag_V, i2 %out_imag_1_addr" [radixfft/core.cpp:242]   --->   Operation 165 'store' 'store_ln242' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln242 = br void %arrayidx85.18.exit" [radixfft/core.cpp:242]   --->   Operation 166 'br' 'br_ln242' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (2.55ns)   --->   "%r_real_V_10 = add i32 %a_real_V_9, i32 %a_imag_V_5"   --->   Operation 167 'add' 'r_real_V_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%out_real_2_addr = getelementptr i32 %out_real_2, i64 0, i64 %zext_ln236" [radixfft/core.cpp:243]   --->   Operation 168 'getelementptr' 'out_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%out_real_3_addr = getelementptr i32 %out_real_3, i64 0, i64 %zext_ln236" [radixfft/core.cpp:243]   --->   Operation 169 'getelementptr' 'out_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (2.55ns)   --->   "%r_imag_V_15 = sub i32 %a_imag_V_4, i32 %b_imag_V_9"   --->   Operation 170 'sub' 'r_imag_V_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%out_imag_4_addr = getelementptr i32 %out_imag_4, i64 0, i64 %zext_ln236" [radixfft/core.cpp:244]   --->   Operation 171 'getelementptr' 'out_imag_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%out_imag_5_addr = getelementptr i32 %out_imag_5, i64 0, i64 %zext_ln236" [radixfft/core.cpp:244]   --->   Operation 172 'getelementptr' 'out_imag_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (2.55ns)   --->   "%r_real_V_12 = sub i32 %a_real_V_9, i32 %a_imag_V_5"   --->   Operation 173 'sub' 'r_real_V_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%out_real_6_addr = getelementptr i32 %out_real_6, i64 0, i64 %zext_ln236" [radixfft/core.cpp:245]   --->   Operation 174 'getelementptr' 'out_real_6_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln243 = store i32 %r_real_V_10, i2 %out_real_2_addr" [radixfft/core.cpp:243]   --->   Operation 175 'store' 'store_ln243' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 176 [1/1] (2.32ns)   --->   "%store_ln244 = store i32 %r_imag_V_15, i2 %out_imag_4_addr" [radixfft/core.cpp:244]   --->   Operation 176 'store' 'store_ln244' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln245 = store i32 %r_real_V_12, i2 %out_real_6_addr" [radixfft/core.cpp:245]   --->   Operation 177 'store' 'store_ln245' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln245 = br void %arrayidx113.114.exit" [radixfft/core.cpp:245]   --->   Operation 178 'br' 'br_ln245' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln243 = store i32 %r_real_V_10, i2 %out_real_3_addr" [radixfft/core.cpp:243]   --->   Operation 179 'store' 'store_ln243' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln244 = store i32 %r_imag_V_15, i2 %out_imag_5_addr" [radixfft/core.cpp:244]   --->   Operation 180 'store' 'store_ln244' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%out_real_7_addr = getelementptr i32 %out_real_7, i64 0, i64 %zext_ln236" [radixfft/core.cpp:245]   --->   Operation 181 'getelementptr' 'out_real_7_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln245 = store i32 %r_real_V_12, i2 %out_real_7_addr" [radixfft/core.cpp:245]   --->   Operation 182 'store' 'store_ln245' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln245 = br void %arrayidx113.114.exit" [radixfft/core.cpp:245]   --->   Operation 183 'br' 'br_ln245' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_out_real_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_out_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_real_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_imag_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_real_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_imag_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_REAL_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_IMAG_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 0100000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
k_2                   (load             ) [ 0000000000]
icmp_ln231            (icmp             ) [ 0111110000]
empty                 (speclooptripcount) [ 0000000000]
add_ln231             (add              ) [ 0000000000]
br_ln231              (br               ) [ 0000000000]
trunc_ln231           (trunc            ) [ 0000000000]
empty_51              (trunc            ) [ 0000000000]
empty_52              (shl              ) [ 0000000000]
zext_ln79             (zext             ) [ 0000000000]
zext_ln79_1           (zext             ) [ 0000000000]
TWIDDLE_REAL_V_addr   (getelementptr    ) [ 0010000000]
TWIDDLE_IMAG_V_addr   (getelementptr    ) [ 0010000000]
p_shl4                (bitconcatenate   ) [ 0000000000]
empty_53              (sub              ) [ 0010000000]
zext_ln236            (zext             ) [ 0111111111]
o1_out_real_V_addr    (getelementptr    ) [ 0010000000]
o1_out_real_V_4_addr  (getelementptr    ) [ 0010000000]
o1_out_imag_V_addr    (getelementptr    ) [ 0010000000]
o1_out_imag_V_4_addr  (getelementptr    ) [ 0010000000]
tmp                   (bitselect        ) [ 0111111111]
o2_out_real_V_addr    (getelementptr    ) [ 0010000000]
o2_out_real_V_4_addr  (getelementptr    ) [ 0010000000]
o2_out_imag_V_addr    (getelementptr    ) [ 0010000000]
o2_out_imag_V_4_addr  (getelementptr    ) [ 0010000000]
br_ln242              (br               ) [ 0000000000]
store_ln231           (store            ) [ 0000000000]
br_ln231              (br               ) [ 0000000000]
w_real_V              (load             ) [ 0001000000]
w_imag_V              (load             ) [ 0001000000]
zext_ln79_2           (zext             ) [ 0000000000]
TWIDDLE_REAL_V_addr_2 (getelementptr    ) [ 0001000000]
TWIDDLE_IMAG_V_addr_2 (getelementptr    ) [ 0001000000]
o1_out_real_V_load    (load             ) [ 0000000000]
o1_out_real_V_4_load  (load             ) [ 0000000000]
b_real_V              (mux              ) [ 0001000000]
o1_out_imag_V_load    (load             ) [ 0000000000]
o1_out_imag_V_4_load  (load             ) [ 0000000000]
b_imag_V              (mux              ) [ 0001000000]
o2_out_real_V_load    (load             ) [ 0000000000]
o2_out_real_V_4_load  (load             ) [ 0000000000]
b_real_V_4            (mux              ) [ 0101110000]
o2_out_imag_V_load    (load             ) [ 0000000000]
o2_out_imag_V_4_load  (load             ) [ 0000000000]
b_imag_V_7            (mux              ) [ 0101110000]
w_real_V_2            (load             ) [ 0100110000]
w_imag_V_2            (load             ) [ 0100110000]
sext_ln1273           (sext             ) [ 0100110000]
sext_ln1273_8         (sext             ) [ 0100110000]
sext_ln1273_9         (sext             ) [ 0100110000]
sext_ln1273_10        (sext             ) [ 0100110000]
mul_ln813             (mul              ) [ 0100010000]
mul_ln1348            (mul              ) [ 0100010000]
ret_V                 (sub              ) [ 0000000000]
r_real_V_13           (partselect       ) [ 0011001100]
mul_ln813_4           (mul              ) [ 0010001000]
mul_ln1347            (mul              ) [ 0010001000]
sext_ln1273_11        (sext             ) [ 0011001100]
sext_ln1273_12        (sext             ) [ 0011001100]
sext_ln1273_13        (sext             ) [ 0011001100]
sext_ln1273_14        (sext             ) [ 0011001100]
e_out_real_V_addr     (getelementptr    ) [ 0010001000]
e_out_real_V_8_addr   (getelementptr    ) [ 0010001000]
e_out_imag_V_addr     (getelementptr    ) [ 0010001000]
e_out_imag_V_8_addr   (getelementptr    ) [ 0010001000]
e_out_real_V_9_addr   (getelementptr    ) [ 0010001000]
e_out_real_V_10_addr  (getelementptr    ) [ 0010001000]
e_out_imag_V_9_addr   (getelementptr    ) [ 0010001000]
e_out_imag_V_10_addr  (getelementptr    ) [ 0010001000]
br_ln243              (br               ) [ 0000000000]
ret_V_4               (add              ) [ 0000000000]
r_imag_V_19           (partselect       ) [ 0001100110]
mul_ln813_5           (mul              ) [ 0001000100]
mul_ln1348_2          (mul              ) [ 0001000100]
e_out_real_V_load     (load             ) [ 0000000000]
e_out_real_V_8_load   (load             ) [ 0000000000]
a_real_V_7            (mux              ) [ 0001100110]
e_out_imag_V_load     (load             ) [ 0000000000]
e_out_imag_V_8_load   (load             ) [ 0000000000]
a_imag_V_4            (mux              ) [ 0101100111]
e_out_real_V_9_load   (load             ) [ 0000000000]
e_out_real_V_10_load  (load             ) [ 0000000000]
a_real_V_9            (mux              ) [ 0101100111]
e_out_imag_V_9_load   (load             ) [ 0000000000]
e_out_imag_V_10_load  (load             ) [ 0000000000]
a_imag_V_6            (mux              ) [ 0001100110]
ret_V_5               (sub              ) [ 0000000000]
r_real_V_14           (partselect       ) [ 0000000000]
mul_ln813_6           (mul              ) [ 0000100010]
mul_ln1347_2          (mul              ) [ 0000100010]
b_real_V_6            (add              ) [ 0000100010]
a_real_V_12           (sub              ) [ 0000100010]
ret_V_6               (add              ) [ 0000000000]
r_imag_V_20           (partselect       ) [ 0000000000]
b_imag_V_9            (add              ) [ 0100000001]
a_imag_V_5            (sub              ) [ 0100000001]
r_real_V              (add              ) [ 0000000000]
out_real_0_addr       (getelementptr    ) [ 0000000000]
out_real_1_addr       (getelementptr    ) [ 0000000000]
store_ln242           (store            ) [ 0000000000]
store_ln242           (store            ) [ 0000000000]
r_imag_V_14           (sub              ) [ 0000000000]
out_imag_2_addr       (getelementptr    ) [ 0000000000]
out_imag_3_addr       (getelementptr    ) [ 0000000000]
r_real_V_11           (sub              ) [ 0000000000]
out_real_4_addr       (getelementptr    ) [ 0000000000]
r_imag_V_17           (add              ) [ 0000000000]
out_imag_6_addr       (getelementptr    ) [ 0000000000]
out_imag_7_addr       (getelementptr    ) [ 0000000000]
store_ln243           (store            ) [ 0000000000]
store_ln244           (store            ) [ 0000000000]
store_ln245           (store            ) [ 0000000000]
store_ln243           (store            ) [ 0000000000]
out_real_5_addr       (getelementptr    ) [ 0000000000]
store_ln244           (store            ) [ 0000000000]
store_ln245           (store            ) [ 0000000000]
specpipeline_ln232    (specpipeline     ) [ 0000000000]
specloopname_ln75     (specloopname     ) [ 0000000000]
r_imag_V              (add              ) [ 0000000000]
out_imag_0_addr       (getelementptr    ) [ 0000000000]
out_imag_1_addr       (getelementptr    ) [ 0000000000]
store_ln242           (store            ) [ 0000000000]
br_ln242              (br               ) [ 0000000000]
store_ln242           (store            ) [ 0000000000]
br_ln242              (br               ) [ 0000000000]
r_real_V_10           (add              ) [ 0000000000]
out_real_2_addr       (getelementptr    ) [ 0000000000]
out_real_3_addr       (getelementptr    ) [ 0000000000]
r_imag_V_15           (sub              ) [ 0000000000]
out_imag_4_addr       (getelementptr    ) [ 0000000000]
out_imag_5_addr       (getelementptr    ) [ 0000000000]
r_real_V_12           (sub              ) [ 0000000000]
out_real_6_addr       (getelementptr    ) [ 0000000000]
store_ln243           (store            ) [ 0000000000]
store_ln244           (store            ) [ 0000000000]
store_ln245           (store            ) [ 0000000000]
br_ln245              (br               ) [ 0000000000]
store_ln243           (store            ) [ 0000000000]
store_ln244           (store            ) [ 0000000000]
out_real_7_addr       (getelementptr    ) [ 0000000000]
store_ln245           (store            ) [ 0000000000]
br_ln245              (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_out_real_V_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e_out_real_V_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_out_imag_V_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e_out_imag_V_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_real_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_real_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_imag_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_imag_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_real_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_imag_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_imag_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_real_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_imag_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_imag_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_imag_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_imag_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_real_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_real_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_real_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_real_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="o1_out_real_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="o1_out_real_V_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_real_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="o1_out_imag_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="o1_out_imag_V_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_imag_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="o2_out_real_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="o2_out_real_V_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_real_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="o2_out_imag_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="o2_out_imag_V_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_imag_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="e_out_real_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="e_out_real_V_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="e_out_imag_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="e_out_imag_V_8">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="TWIDDLE_REAL_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_REAL_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="TWIDDLE_IMAG_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_IMAG_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="k_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="TWIDDLE_REAL_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_REAL_V_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_real_V/1 w_real_V_2/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="TWIDDLE_IMAG_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="18" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_IMAG_V_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_imag_V/1 w_imag_V_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="o1_out_real_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_real_V_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="o1_out_real_V_4_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_real_V_4_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="o1_out_imag_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="o1_out_imag_V_4_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_imag_V_4_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_real_V_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_real_V_4_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_imag_V_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_imag_V_4_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="o2_out_real_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_real_V_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="o2_out_real_V_4_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_real_V_4_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="o2_out_imag_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="2" slack="0"/>
<pin id="210" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="o2_out_imag_V_4_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_imag_V_4_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_real_V_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_real_V_4_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_imag_V_load/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_imag_V_4_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="TWIDDLE_REAL_V_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="18" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_REAL_V_addr_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="TWIDDLE_IMAG_V_addr_2_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_IMAG_V_addr_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="e_out_real_V_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="2" slack="4"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_addr/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="e_out_real_V_8_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="2" slack="4"/>
<pin id="271" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_8_addr/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="e_out_imag_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="2" slack="4"/>
<pin id="278" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_addr/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="e_out_imag_V_8_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="2" slack="4"/>
<pin id="285" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_8_addr/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_load/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_8_load/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_load/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_8_load/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="e_out_real_V_9_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="2" slack="4"/>
<pin id="316" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_9_addr/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="e_out_real_V_10_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="2" slack="4"/>
<pin id="323" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_10_addr/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="e_out_imag_V_9_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="2" slack="4"/>
<pin id="330" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_9_addr/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="e_out_imag_V_10_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="2" slack="4"/>
<pin id="337" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_10_addr/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_9_load/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_10_load/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_9_load/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_10_load/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="out_real_0_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="2" slack="7"/>
<pin id="368" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_0_addr/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="out_real_1_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="2" slack="7"/>
<pin id="375" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_1_addr/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln242_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln242_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="out_imag_2_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="2" slack="7"/>
<pin id="394" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_2_addr/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="out_imag_3_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="2" slack="7"/>
<pin id="401" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_3_addr/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="out_real_4_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="2" slack="7"/>
<pin id="408" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_4_addr/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="out_imag_6_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="2" slack="7"/>
<pin id="415" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_6_addr/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="out_imag_7_addr_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="2" slack="7"/>
<pin id="422" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_7_addr/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln243_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln244_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln245_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln243_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="out_real_5_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="2" slack="7"/>
<pin id="453" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_5_addr/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln244_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln245_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="out_imag_0_addr_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="2" slack="8"/>
<pin id="472" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_0_addr/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="out_imag_1_addr_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="2" slack="8"/>
<pin id="479" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_1_addr/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln242_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/9 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln242_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="out_real_2_addr_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="2" slack="8"/>
<pin id="498" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_2_addr/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="out_real_3_addr_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="2" slack="8"/>
<pin id="505" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_3_addr/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="out_imag_4_addr_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="2" slack="8"/>
<pin id="512" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_4_addr/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="out_imag_5_addr_gep_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="2" slack="8"/>
<pin id="519" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_5_addr/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="out_real_6_addr_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="2" slack="8"/>
<pin id="526" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_6_addr/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln243_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln244_access_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln245_access_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln243_access_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln244_access_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="out_real_7_addr_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="2" slack="8"/>
<pin id="563" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_7_addr/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln245_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/9 "/>
</bind>
</comp>

<comp id="572" class="1005" name="reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="18" slack="1"/>
<pin id="574" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="w_real_V w_real_V_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="18" slack="1"/>
<pin id="578" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="w_imag_V w_imag_V_2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln0_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="k_2_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln231_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="0" index="1" bw="4" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln231_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln231_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln231/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="empty_51_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_51/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="empty_52_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_52/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln79_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln79_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_shl4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="0" index="1" bw="3" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="empty_53_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="0" index="1" bw="4" slack="0"/>
<pin id="635" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_53/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln236_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln236/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="0"/>
<pin id="653" dir="0" index="2" bw="3" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln231_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln79_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="1"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="b_real_V_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="0" index="2" bw="32" slack="0"/>
<pin id="672" dir="0" index="3" bw="1" slack="1"/>
<pin id="673" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_real_V/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="b_imag_V_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="0" index="2" bw="32" slack="0"/>
<pin id="681" dir="0" index="3" bw="1" slack="1"/>
<pin id="682" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_imag_V/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="b_real_V_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="0" index="3" bw="1" slack="1"/>
<pin id="691" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_real_V_4/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="b_imag_V_7_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="0" index="2" bw="32" slack="0"/>
<pin id="699" dir="0" index="3" bw="1" slack="1"/>
<pin id="700" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_imag_V_7/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln1273_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1273_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="18" slack="1"/>
<pin id="709" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_8/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sext_ln1273_9_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_9/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln1273_10_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="18" slack="1"/>
<pin id="716" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_10/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="18" slack="0"/>
<pin id="721" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="18" slack="0"/>
<pin id="727" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="0" index="1" bw="18" slack="1"/>
<pin id="733" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_4/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="0" index="1" bw="18" slack="1"/>
<pin id="737" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="ret_V_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="48" slack="1"/>
<pin id="740" dir="0" index="1" bw="48" slack="1"/>
<pin id="741" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="r_real_V_13_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="48" slack="0"/>
<pin id="745" dir="0" index="2" bw="6" slack="0"/>
<pin id="746" dir="0" index="3" bw="7" slack="0"/>
<pin id="747" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_real_V_13/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sext_ln1273_11_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="3"/>
<pin id="754" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_11/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln1273_12_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="18" slack="2"/>
<pin id="757" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_12/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln1273_13_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="3"/>
<pin id="761" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_13/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln1273_14_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="18" slack="2"/>
<pin id="764" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_14/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="grp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="18" slack="0"/>
<pin id="769" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_5/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="grp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="18" slack="0"/>
<pin id="775" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348_2/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="ret_V_4_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="48" slack="1"/>
<pin id="780" dir="0" index="1" bw="48" slack="1"/>
<pin id="781" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="r_imag_V_19_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="48" slack="0"/>
<pin id="785" dir="0" index="2" bw="6" slack="0"/>
<pin id="786" dir="0" index="3" bw="7" slack="0"/>
<pin id="787" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_imag_V_19/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="0" index="1" bw="18" slack="1"/>
<pin id="795" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_6/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="0" index="1" bw="18" slack="1"/>
<pin id="799" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_2/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="a_real_V_7_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="0" index="2" bw="32" slack="0"/>
<pin id="804" dir="0" index="3" bw="1" slack="5"/>
<pin id="805" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_real_V_7/6 "/>
</bind>
</comp>

<comp id="809" class="1004" name="a_imag_V_4_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="0" index="2" bw="32" slack="0"/>
<pin id="813" dir="0" index="3" bw="1" slack="5"/>
<pin id="814" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_imag_V_4/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="a_real_V_9_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="0" index="2" bw="32" slack="0"/>
<pin id="822" dir="0" index="3" bw="1" slack="5"/>
<pin id="823" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_real_V_9/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="a_imag_V_6_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="0" index="3" bw="1" slack="5"/>
<pin id="832" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_imag_V_6/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="ret_V_5_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="48" slack="1"/>
<pin id="838" dir="0" index="1" bw="48" slack="1"/>
<pin id="839" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_real_V_14_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="48" slack="0"/>
<pin id="843" dir="0" index="2" bw="6" slack="0"/>
<pin id="844" dir="0" index="3" bw="7" slack="0"/>
<pin id="845" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_real_V_14/7 "/>
</bind>
</comp>

<comp id="850" class="1004" name="b_real_V_6_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="2"/>
<pin id="853" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_real_V_6/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="a_real_V_12_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="2"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_real_V_12/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="ret_V_6_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="48" slack="1"/>
<pin id="862" dir="0" index="1" bw="48" slack="1"/>
<pin id="863" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/8 "/>
</bind>
</comp>

<comp id="864" class="1004" name="r_imag_V_20_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="48" slack="0"/>
<pin id="867" dir="0" index="2" bw="6" slack="0"/>
<pin id="868" dir="0" index="3" bw="7" slack="0"/>
<pin id="869" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_imag_V_20/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="b_imag_V_9_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="2"/>
<pin id="877" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_imag_V_9/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="a_imag_V_5_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="2"/>
<pin id="881" dir="0" index="1" bw="32" slack="0"/>
<pin id="882" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_imag_V_5/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="r_real_V_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="0" index="1" bw="32" slack="2"/>
<pin id="887" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V/8 "/>
</bind>
</comp>

<comp id="890" class="1004" name="r_imag_V_14_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="2"/>
<pin id="892" dir="0" index="1" bw="32" slack="1"/>
<pin id="893" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_14/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="r_real_V_11_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="2"/>
<pin id="898" dir="0" index="1" bw="32" slack="1"/>
<pin id="899" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_11/8 "/>
</bind>
</comp>

<comp id="902" class="1004" name="r_imag_V_17_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="2"/>
<pin id="904" dir="0" index="1" bw="32" slack="1"/>
<pin id="905" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_17/8 "/>
</bind>
</comp>

<comp id="908" class="1004" name="r_imag_V_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="3"/>
<pin id="910" dir="0" index="1" bw="32" slack="1"/>
<pin id="911" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="r_real_V_10_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="3"/>
<pin id="916" dir="0" index="1" bw="32" slack="1"/>
<pin id="917" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_10/9 "/>
</bind>
</comp>

<comp id="920" class="1004" name="r_imag_V_15_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="3"/>
<pin id="922" dir="0" index="1" bw="32" slack="1"/>
<pin id="923" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_15/9 "/>
</bind>
</comp>

<comp id="926" class="1004" name="r_real_V_12_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="3"/>
<pin id="928" dir="0" index="1" bw="32" slack="1"/>
<pin id="929" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_12/9 "/>
</bind>
</comp>

<comp id="932" class="1005" name="k_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="4" slack="0"/>
<pin id="934" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="939" class="1005" name="icmp_ln231_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="943" class="1005" name="TWIDDLE_REAL_V_addr_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="1"/>
<pin id="945" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_REAL_V_addr "/>
</bind>
</comp>

<comp id="948" class="1005" name="TWIDDLE_IMAG_V_addr_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="1"/>
<pin id="950" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_IMAG_V_addr "/>
</bind>
</comp>

<comp id="953" class="1005" name="empty_53_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="6" slack="1"/>
<pin id="955" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="958" class="1005" name="zext_ln236_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="4"/>
<pin id="960" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln236 "/>
</bind>
</comp>

<comp id="986" class="1005" name="o1_out_real_V_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="2" slack="1"/>
<pin id="988" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_real_V_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="o1_out_real_V_4_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="1"/>
<pin id="993" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_real_V_4_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="o1_out_imag_V_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="1"/>
<pin id="998" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_imag_V_addr "/>
</bind>
</comp>

<comp id="1001" class="1005" name="o1_out_imag_V_4_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="2" slack="1"/>
<pin id="1003" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_imag_V_4_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1018" class="1005" name="o2_out_real_V_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="2" slack="1"/>
<pin id="1020" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_real_V_addr "/>
</bind>
</comp>

<comp id="1023" class="1005" name="o2_out_real_V_4_addr_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="2" slack="1"/>
<pin id="1025" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_real_V_4_addr "/>
</bind>
</comp>

<comp id="1028" class="1005" name="o2_out_imag_V_addr_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="2" slack="1"/>
<pin id="1030" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_imag_V_addr "/>
</bind>
</comp>

<comp id="1033" class="1005" name="o2_out_imag_V_4_addr_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="2" slack="1"/>
<pin id="1035" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_imag_V_4_addr "/>
</bind>
</comp>

<comp id="1038" class="1005" name="TWIDDLE_REAL_V_addr_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="6" slack="1"/>
<pin id="1040" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_REAL_V_addr_2 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="TWIDDLE_IMAG_V_addr_2_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="6" slack="1"/>
<pin id="1045" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_IMAG_V_addr_2 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="b_real_V_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V "/>
</bind>
</comp>

<comp id="1053" class="1005" name="b_imag_V_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V "/>
</bind>
</comp>

<comp id="1058" class="1005" name="b_real_V_4_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="3"/>
<pin id="1060" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_real_V_4 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="b_imag_V_7_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="3"/>
<pin id="1065" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_imag_V_7 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="sext_ln1273_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="48" slack="1"/>
<pin id="1070" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="sext_ln1273_8_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="48" slack="1"/>
<pin id="1076" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_8 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="sext_ln1273_9_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="48" slack="1"/>
<pin id="1082" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_9 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="sext_ln1273_10_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="48" slack="1"/>
<pin id="1088" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_10 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="mul_ln813_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="48" slack="1"/>
<pin id="1094" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="mul_ln1348_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="48" slack="1"/>
<pin id="1099" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1348 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="r_real_V_13_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="2"/>
<pin id="1104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_real_V_13 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="mul_ln813_4_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="48" slack="1"/>
<pin id="1110" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_4 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="mul_ln1347_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="48" slack="1"/>
<pin id="1115" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="sext_ln1273_11_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="48" slack="1"/>
<pin id="1120" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_11 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="sext_ln1273_12_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="48" slack="1"/>
<pin id="1126" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_12 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="sext_ln1273_13_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="48" slack="1"/>
<pin id="1132" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_13 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="sext_ln1273_14_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="48" slack="1"/>
<pin id="1138" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_14 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="e_out_real_V_addr_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="2" slack="1"/>
<pin id="1144" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_addr "/>
</bind>
</comp>

<comp id="1147" class="1005" name="e_out_real_V_8_addr_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="2" slack="1"/>
<pin id="1149" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_8_addr "/>
</bind>
</comp>

<comp id="1152" class="1005" name="e_out_imag_V_addr_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="2" slack="1"/>
<pin id="1154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="e_out_imag_V_8_addr_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="2" slack="1"/>
<pin id="1159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_8_addr "/>
</bind>
</comp>

<comp id="1162" class="1005" name="e_out_real_V_9_addr_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="2" slack="1"/>
<pin id="1164" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_9_addr "/>
</bind>
</comp>

<comp id="1167" class="1005" name="e_out_real_V_10_addr_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="2" slack="1"/>
<pin id="1169" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_10_addr "/>
</bind>
</comp>

<comp id="1172" class="1005" name="e_out_imag_V_9_addr_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="2" slack="1"/>
<pin id="1174" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_9_addr "/>
</bind>
</comp>

<comp id="1177" class="1005" name="e_out_imag_V_10_addr_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="2" slack="1"/>
<pin id="1179" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_10_addr "/>
</bind>
</comp>

<comp id="1182" class="1005" name="r_imag_V_19_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="2"/>
<pin id="1184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_imag_V_19 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="mul_ln813_5_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="48" slack="1"/>
<pin id="1190" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_5 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="mul_ln1348_2_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="48" slack="1"/>
<pin id="1195" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1348_2 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="a_real_V_7_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="2"/>
<pin id="1200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_real_V_7 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="a_imag_V_4_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="3"/>
<pin id="1206" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_imag_V_4 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="a_real_V_9_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="3"/>
<pin id="1212" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_real_V_9 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="a_imag_V_6_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="2"/>
<pin id="1218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_imag_V_6 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="mul_ln813_6_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="48" slack="1"/>
<pin id="1224" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_6 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="mul_ln1347_2_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="48" slack="1"/>
<pin id="1229" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_2 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="b_real_V_6_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V_6 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="a_real_V_12_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="1"/>
<pin id="1240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V_12 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="b_imag_V_9_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V_9 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="a_imag_V_5_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="80" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="66" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="80" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="80" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="140" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="147" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="154" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="161" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="80" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="192" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="199" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="206" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="213" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="80" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="80" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="80" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="260" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="267" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="274" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="281" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="80" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="2" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="4" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="80" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="312" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="319" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="326" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="333" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="80" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="36" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="80" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="364" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="371" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="12" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="80" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="80" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="16" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="80" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="26" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="80" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="390" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="404" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="411" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="397" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="80" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="418" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="30" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="468" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="475" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="499"><net_src comp="8" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="80" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="10" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="80" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="18" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="80" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="20" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="80" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="527"><net_src comp="22" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="494" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="508" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="522" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="501" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="515" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="564"><net_src comp="32" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="80" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="121" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="134" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="70" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="72" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="585" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="78" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="585" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="585" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="585" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="78" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="623"><net_src comp="608" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="82" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="604" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="84" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="620" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="600" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="649"><net_src comp="638" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="655"><net_src comp="86" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="585" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="88" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="594" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="674"><net_src comp="90" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="168" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="174" pin="3"/><net_sink comp="668" pin=2"/></net>

<net id="683"><net_src comp="90" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="180" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="186" pin="3"/><net_sink comp="677" pin=2"/></net>

<net id="692"><net_src comp="90" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="220" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="226" pin="3"/><net_sink comp="686" pin=2"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="232" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="238" pin="3"/><net_sink comp="695" pin=2"/></net>

<net id="710"><net_src comp="572" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="576" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="704" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="707" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="711" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="714" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="748"><net_src comp="92" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="738" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="94" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="96" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="758"><net_src comp="572" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="576" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="752" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="755" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="759" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="762" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="788"><net_src comp="92" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="778" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="94" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="791"><net_src comp="96" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="806"><net_src comp="90" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="288" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="294" pin="3"/><net_sink comp="800" pin=2"/></net>

<net id="815"><net_src comp="90" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="300" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="306" pin="3"/><net_sink comp="809" pin=2"/></net>

<net id="824"><net_src comp="90" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="340" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="346" pin="3"/><net_sink comp="818" pin=2"/></net>

<net id="833"><net_src comp="90" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="352" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="358" pin="3"/><net_sink comp="827" pin=2"/></net>

<net id="846"><net_src comp="92" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="836" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="94" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="96" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="854"><net_src comp="840" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="840" pin="4"/><net_sink comp="855" pin=1"/></net>

<net id="870"><net_src comp="92" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="860" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="94" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="96" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="878"><net_src comp="864" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="864" pin="4"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="884" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="889"><net_src comp="884" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="894"><net_src comp="890" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="895"><net_src comp="890" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="900"><net_src comp="896" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="901"><net_src comp="896" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="906"><net_src comp="902" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="907"><net_src comp="902" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="912"><net_src comp="908" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="913"><net_src comp="908" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="918"><net_src comp="914" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="919"><net_src comp="914" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="924"><net_src comp="920" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="925"><net_src comp="920" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="930"><net_src comp="926" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="931"><net_src comp="926" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="935"><net_src comp="110" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="942"><net_src comp="588" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="946"><net_src comp="114" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="951"><net_src comp="127" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="956"><net_src comp="632" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="961"><net_src comp="638" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="964"><net_src comp="958" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="965"><net_src comp="958" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="967"><net_src comp="958" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="968"><net_src comp="958" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="969"><net_src comp="958" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="970"><net_src comp="958" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="971"><net_src comp="958" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="972"><net_src comp="958" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="973"><net_src comp="958" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="974"><net_src comp="958" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="975"><net_src comp="958" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="976"><net_src comp="958" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="977"><net_src comp="958" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="978"><net_src comp="958" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="979"><net_src comp="958" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="980"><net_src comp="958" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="981"><net_src comp="958" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="982"><net_src comp="958" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="983"><net_src comp="958" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="984"><net_src comp="958" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="985"><net_src comp="958" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="989"><net_src comp="140" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="994"><net_src comp="147" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="999"><net_src comp="154" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1004"><net_src comp="161" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1009"><net_src comp="650" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="668" pin=3"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="677" pin=3"/></net>

<net id="1012"><net_src comp="1006" pin="1"/><net_sink comp="686" pin=3"/></net>

<net id="1013"><net_src comp="1006" pin="1"/><net_sink comp="695" pin=3"/></net>

<net id="1014"><net_src comp="1006" pin="1"/><net_sink comp="800" pin=3"/></net>

<net id="1015"><net_src comp="1006" pin="1"/><net_sink comp="809" pin=3"/></net>

<net id="1016"><net_src comp="1006" pin="1"/><net_sink comp="818" pin=3"/></net>

<net id="1017"><net_src comp="1006" pin="1"/><net_sink comp="827" pin=3"/></net>

<net id="1021"><net_src comp="192" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1026"><net_src comp="199" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1031"><net_src comp="206" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1036"><net_src comp="213" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1041"><net_src comp="244" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1046"><net_src comp="252" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1051"><net_src comp="668" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1056"><net_src comp="677" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1061"><net_src comp="686" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1066"><net_src comp="695" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1071"><net_src comp="704" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1077"><net_src comp="707" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1083"><net_src comp="711" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1089"><net_src comp="714" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1095"><net_src comp="718" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1100"><net_src comp="724" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1105"><net_src comp="742" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1111"><net_src comp="730" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1116"><net_src comp="734" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1121"><net_src comp="752" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1127"><net_src comp="755" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1133"><net_src comp="759" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1139"><net_src comp="762" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1145"><net_src comp="260" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1150"><net_src comp="267" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1155"><net_src comp="274" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1160"><net_src comp="281" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1165"><net_src comp="312" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1170"><net_src comp="319" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1175"><net_src comp="326" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1180"><net_src comp="333" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1185"><net_src comp="782" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1191"><net_src comp="766" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1196"><net_src comp="772" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1201"><net_src comp="800" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1207"><net_src comp="809" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1213"><net_src comp="818" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1219"><net_src comp="827" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1225"><net_src comp="792" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1230"><net_src comp="796" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1235"><net_src comp="850" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1241"><net_src comp="855" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1247"><net_src comp="874" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1253"><net_src comp="879" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="926" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_real_2 | {9 }
	Port: out_real_3 | {9 }
	Port: out_imag_2 | {8 }
	Port: out_imag_3 | {8 }
	Port: out_real_4 | {8 }
	Port: out_imag_4 | {9 }
	Port: out_imag_5 | {9 }
	Port: out_real_6 | {9 }
	Port: out_imag_6 | {8 }
	Port: out_imag_7 | {8 }
	Port: out_imag_1 | {9 }
	Port: out_imag_0 | {9 }
	Port: out_real_7 | {9 }
	Port: out_real_5 | {8 }
	Port: out_real_1 | {8 }
	Port: out_real_0 | {8 }
	Port: TWIDDLE_REAL_V | {}
	Port: TWIDDLE_IMAG_V | {}
 - Input state : 
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : e_out_real_V_9 | {5 6 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : e_out_real_V_10 | {5 6 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : e_out_imag_V_9 | {5 6 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : e_out_imag_V_10 | {5 6 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_real_2 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_real_3 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_imag_2 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_imag_3 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_real_4 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_imag_4 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_imag_5 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_real_6 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_imag_6 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_imag_7 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_imag_1 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_imag_0 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_real_7 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_real_5 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_real_1 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : out_real_0 | {}
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : o1_out_real_V | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : o1_out_real_V_4 | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : o1_out_imag_V | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : o1_out_imag_V_4 | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : o2_out_real_V | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : o2_out_real_V_4 | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : o2_out_imag_V | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : o2_out_imag_V_4 | {1 2 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : e_out_real_V | {5 6 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : e_out_real_V_8 | {5 6 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : e_out_imag_V | {5 6 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : e_out_imag_V_8 | {5 6 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : TWIDDLE_REAL_V | {1 2 3 }
	Port: fft_32pt_Pipeline_VITIS_LOOP_231_3 : TWIDDLE_IMAG_V | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_2 : 1
		icmp_ln231 : 2
		add_ln231 : 2
		br_ln231 : 3
		trunc_ln231 : 2
		empty_51 : 2
		empty_52 : 2
		zext_ln79 : 2
		zext_ln79_1 : 2
		TWIDDLE_REAL_V_addr : 3
		w_real_V : 4
		TWIDDLE_IMAG_V_addr : 3
		w_imag_V : 4
		p_shl4 : 3
		empty_53 : 3
		zext_ln236 : 3
		o1_out_real_V_addr : 4
		o1_out_real_V_4_addr : 4
		o1_out_imag_V_addr : 4
		o1_out_imag_V_4_addr : 4
		tmp : 2
		o1_out_real_V_load : 5
		o1_out_real_V_4_load : 5
		o1_out_imag_V_load : 5
		o1_out_imag_V_4_load : 5
		o2_out_real_V_addr : 4
		o2_out_real_V_4_addr : 4
		o2_out_imag_V_addr : 4
		o2_out_imag_V_4_addr : 4
		o2_out_real_V_load : 5
		o2_out_real_V_4_load : 5
		o2_out_imag_V_load : 5
		o2_out_imag_V_4_load : 5
		br_ln242 : 3
		store_ln231 : 3
	State 2
		TWIDDLE_REAL_V_addr_2 : 1
		w_real_V_2 : 2
		TWIDDLE_IMAG_V_addr_2 : 1
		w_imag_V_2 : 2
		b_real_V : 1
		b_imag_V : 1
		b_real_V_4 : 1
		b_imag_V_7 : 1
	State 3
		mul_ln813 : 1
		mul_ln1348 : 1
	State 4
	State 5
		r_real_V_13 : 1
		mul_ln813_5 : 1
		mul_ln1348_2 : 1
		e_out_real_V_load : 1
		e_out_real_V_8_load : 1
		e_out_imag_V_load : 1
		e_out_imag_V_8_load : 1
		e_out_real_V_9_load : 1
		e_out_real_V_10_load : 1
		e_out_imag_V_9_load : 1
		e_out_imag_V_10_load : 1
	State 6
		r_imag_V_19 : 1
		a_real_V_7 : 1
		a_imag_V_4 : 1
		a_real_V_9 : 1
		a_imag_V_6 : 1
	State 7
		r_real_V_14 : 1
		b_real_V_6 : 2
		a_real_V_12 : 2
	State 8
		r_imag_V_20 : 1
		b_imag_V_9 : 2
		a_imag_V_5 : 2
		store_ln242 : 1
		store_ln242 : 1
		store_ln243 : 1
		store_ln244 : 1
		store_ln245 : 1
		store_ln243 : 1
		store_ln244 : 1
		store_ln245 : 1
	State 9
		store_ln242 : 1
		store_ln242 : 1
		store_ln243 : 1
		store_ln244 : 1
		store_ln245 : 1
		store_ln243 : 1
		store_ln244 : 1
		store_ln245 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_718      |    2    |   165   |    50   |
|          |       grp_fu_724      |    2    |   165   |    50   |
|          |       grp_fu_730      |    2    |   165   |    50   |
|    mul   |       grp_fu_734      |    2    |   165   |    50   |
|          |       grp_fu_766      |    2    |   165   |    50   |
|          |       grp_fu_772      |    2    |   165   |    50   |
|          |       grp_fu_792      |    2    |   165   |    50   |
|          |       grp_fu_796      |    2    |   165   |    50   |
|----------|-----------------------|---------|---------|---------|
|          |    empty_53_fu_632    |    0    |    0    |    14   |
|          |      ret_V_fu_738     |    0    |    0    |    55   |
|          |     ret_V_5_fu_836    |    0    |    0    |    55   |
|          |   a_real_V_12_fu_855  |    0    |    0    |    39   |
|    sub   |   a_imag_V_5_fu_879   |    0    |    0    |    39   |
|          |   r_imag_V_14_fu_890  |    0    |    0    |    39   |
|          |   r_real_V_11_fu_896  |    0    |    0    |    39   |
|          |   r_imag_V_15_fu_920  |    0    |    0    |    39   |
|          |   r_real_V_12_fu_926  |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln231_fu_594   |    0    |    0    |    13   |
|          |     ret_V_4_fu_778    |    0    |    0    |    55   |
|          |   b_real_V_6_fu_850   |    0    |    0    |    39   |
|          |     ret_V_6_fu_860    |    0    |    0    |    55   |
|    add   |   b_imag_V_9_fu_874   |    0    |    0    |    39   |
|          |    r_real_V_fu_884    |    0    |    0    |    39   |
|          |   r_imag_V_17_fu_902  |    0    |    0    |    39   |
|          |    r_imag_V_fu_908    |    0    |    0    |    39   |
|          |   r_real_V_10_fu_914  |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    b_real_V_fu_668    |    0    |    0    |    9    |
|          |    b_imag_V_fu_677    |    0    |    0    |    9    |
|          |   b_real_V_4_fu_686   |    0    |    0    |    9    |
|    mux   |   b_imag_V_7_fu_695   |    0    |    0    |    9    |
|          |   a_real_V_7_fu_800   |    0    |    0    |    9    |
|          |   a_imag_V_4_fu_809   |    0    |    0    |    9    |
|          |   a_real_V_9_fu_818   |    0    |    0    |    9    |
|          |   a_imag_V_6_fu_827   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln231_fu_588   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln231_fu_600  |    0    |    0    |    0    |
|          |    empty_51_fu_604    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    empty_52_fu_608    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln79_fu_614   |    0    |    0    |    0    |
|   zext   |   zext_ln79_1_fu_620  |    0    |    0    |    0    |
|          |   zext_ln236_fu_638   |    0    |    0    |    0    |
|          |   zext_ln79_2_fu_663  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     p_shl4_fu_624     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_650      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1273_fu_704  |    0    |    0    |    0    |
|          |  sext_ln1273_8_fu_707 |    0    |    0    |    0    |
|          |  sext_ln1273_9_fu_711 |    0    |    0    |    0    |
|   sext   | sext_ln1273_10_fu_714 |    0    |    0    |    0    |
|          | sext_ln1273_11_fu_752 |    0    |    0    |    0    |
|          | sext_ln1273_12_fu_755 |    0    |    0    |    0    |
|          | sext_ln1273_13_fu_759 |    0    |    0    |    0    |
|          | sext_ln1273_14_fu_762 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   r_real_V_13_fu_742  |    0    |    0    |    0    |
|partselect|   r_imag_V_19_fu_782  |    0    |    0    |    0    |
|          |   r_real_V_14_fu_840  |    0    |    0    |    0    |
|          |   r_imag_V_20_fu_864  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    16   |   1320  |   1196  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|TWIDDLE_IMAG_V_addr_2_reg_1043|    6   |
|  TWIDDLE_IMAG_V_addr_reg_948 |    6   |
|TWIDDLE_REAL_V_addr_2_reg_1038|    6   |
|  TWIDDLE_REAL_V_addr_reg_943 |    6   |
|      a_imag_V_4_reg_1204     |   32   |
|      a_imag_V_5_reg_1250     |   32   |
|      a_imag_V_6_reg_1216     |   32   |
|     a_real_V_12_reg_1238     |   32   |
|      a_real_V_7_reg_1198     |   32   |
|      a_real_V_9_reg_1210     |   32   |
|      b_imag_V_7_reg_1063     |   32   |
|      b_imag_V_9_reg_1244     |   32   |
|       b_imag_V_reg_1053      |   32   |
|      b_real_V_4_reg_1058     |   32   |
|      b_real_V_6_reg_1232     |   32   |
|       b_real_V_reg_1048      |   32   |
| e_out_imag_V_10_addr_reg_1177|    2   |
| e_out_imag_V_8_addr_reg_1157 |    2   |
| e_out_imag_V_9_addr_reg_1172 |    2   |
|  e_out_imag_V_addr_reg_1152  |    2   |
| e_out_real_V_10_addr_reg_1167|    2   |
| e_out_real_V_8_addr_reg_1147 |    2   |
| e_out_real_V_9_addr_reg_1162 |    2   |
|  e_out_real_V_addr_reg_1142  |    2   |
|       empty_53_reg_953       |    6   |
|      icmp_ln231_reg_939      |    1   |
|           k_reg_932          |    4   |
|     mul_ln1347_2_reg_1227    |   48   |
|      mul_ln1347_reg_1113     |   48   |
|     mul_ln1348_2_reg_1193    |   48   |
|      mul_ln1348_reg_1097     |   48   |
|     mul_ln813_4_reg_1108     |   48   |
|     mul_ln813_5_reg_1188     |   48   |
|     mul_ln813_6_reg_1222     |   48   |
|      mul_ln813_reg_1092      |   48   |
| o1_out_imag_V_4_addr_reg_1001|    2   |
|  o1_out_imag_V_addr_reg_996  |    2   |
| o1_out_real_V_4_addr_reg_991 |    2   |
|  o1_out_real_V_addr_reg_986  |    2   |
| o2_out_imag_V_4_addr_reg_1033|    2   |
|  o2_out_imag_V_addr_reg_1028 |    2   |
| o2_out_real_V_4_addr_reg_1023|    2   |
|  o2_out_real_V_addr_reg_1018 |    2   |
|     r_imag_V_19_reg_1182     |   32   |
|     r_real_V_13_reg_1102     |   32   |
|            reg_572           |   18   |
|            reg_576           |   18   |
|    sext_ln1273_10_reg_1086   |   48   |
|    sext_ln1273_11_reg_1118   |   48   |
|    sext_ln1273_12_reg_1124   |   48   |
|    sext_ln1273_13_reg_1130   |   48   |
|    sext_ln1273_14_reg_1136   |   48   |
|    sext_ln1273_8_reg_1074    |   48   |
|    sext_ln1273_9_reg_1080    |   48   |
|     sext_ln1273_reg_1068     |   48   |
|         tmp_reg_1006         |    1   |
|      zext_ln236_reg_958      |   64   |
+------------------------------+--------+
|             Total            |  1384  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_134 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_168 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_300 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_340 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_346 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_352 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_358 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_718    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_718    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_724    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_724    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_766    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_766    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_772    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_772    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  || 41.7652 ||   256   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1320  |  1196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   41   |    -   |   256  |
|  Register |    -   |    -   |  1384  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   41   |  2704  |  1452  |
+-----------+--------+--------+--------+--------+
