
[Device]
Family = lc4k;
PartNumber = LC4256V-75T144I;
Package = 144TQFP;
PartType = LC4256V;
Speed = -7.5;
Operating_condition = IND;
Status = Production;
EN_PinGLB = yes;
EN_PinMacrocell = yes;

[Revision]
Parent = lc4k256v.lci;
DATE = 05/13/2022;
TIME = 08:15:33;
Source_Format = Pure_Verilog_HDL;
Synthesis = Synplify;

[Ignore Assignments]

[Clear Assignments]

[Backannotate Assignments]

[Global Constraints]

[Location Assignments]
layer = OFF;
clkh = Pin, 128, -, -, -;
reset = Pin, 68, -, J, 6;
row_0_ = Pin, 67, -, J, 4;
row_1_ = Pin, 66, -, J, 2;
row_2_ = Pin, 63, -, I, 12;
row_3_ = Pin, 62, -, I, 10;
row_4_ = Pin, 61, -, I, 8;
row_5_ = Pin, 60, -, I, 6;
row_6_ = Pin, 59, -, I, 4;
row_7_ = Pin, 58, -, I, 2;
col_0_ = Pin, 43, -, G, 4;
col_1_ = Pin, 44, -, G, 2;
col_2_ = Pin, 48, -, H, 12;
col_3_ = Pin, 49, -, H, 10;
col_4_ = Pin, 50, -, H, 8;
col_5_ = Pin, 51, -, H, 6;
col_6_ = Pin, 52, -, H, 4;
col_7_ = Pin, 53, -, H, 2;

[Group Assignments]
layer = OFF;

[Resource Reservations]
layer = OFF;

[Fitter Report Format]

[Power]

[Source Constraint Option]

[Fast Bypass]

[OSM Bypass]

[Input Registers]

[Netlist/Delay Format]
NetList = VERILOG;

[IO Types]
layer = OFF;

[Pullup]

[Slewrate]

[Region]

[Timing Constraints]
layer = OFF;

[HSI Attributes]

[Input Delay]

[opt global constraints list]

[Explorer User Settings]

[Pin attributes list]

[global constraints list]

[Global Constraints Process Update]

[pin lock limitation]

[LOCATION ASSIGNMENTS LIST]

[RESOURCE RESERVATIONS LIST]

[individual constraints list]

[Attributes list setting]

[Timing Analyzer]

[PLL Assignments]

[Dual Function Macrocell]

[Explorer Results]

[VHDL synplify constraints]

[VHDL spectrum constraints]

[verilog synplify constraints]

[verilog spectrum constraints]

[VHDL synplify constraints list]

[VHDL spectrum constraints list]

[verilog synplify constraints list]

[verilog spectrum constraints list]

[ORP Bypass]

[Register Powerup]

[Constraint Version]
version = 1.0;

[ORP ASSIGNMENTS]
layer = OFF;

[Node attribute]
layer = OFF;

[SYMBOL/MODULE attribute]
layer = OFF;

[Nodal Constraints]
layer = OFF;
