// Seed: 1496485948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9
    , id_12,
    output wire id_10
);
  wire id_13;
  tri1 id_14, id_15;
  assign id_10 = 1;
  wand id_16 = 1 && id_6;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_15,
      id_14,
      id_14,
      id_14,
      id_12,
      id_13,
      id_15,
      id_15,
      id_13,
      id_15,
      id_14,
      id_12,
      id_13,
      id_12,
      id_13
  );
  assign {id_5, 1, 1'b0 - 1, id_6, id_16} = 1;
  supply0 id_17 = 1'b0;
  wire id_18;
  wire id_19;
endmodule
