
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035732                       # Number of seconds simulated
sim_ticks                                 35731575327                       # Number of ticks simulated
final_tick                               562697938512                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158003                       # Simulator instruction rate (inst/s)
host_op_rate                                   199067                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2561666                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894160                       # Number of bytes of host memory used
host_seconds                                 13948.57                       # Real time elapsed on the host
sim_insts                                  2203909219                       # Number of instructions simulated
sim_ops                                    2776704588                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1726208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       454784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2184832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       836224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            836224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13486                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3553                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17069                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6533                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6533                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48310436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12727790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                61145695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57316                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             107468                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23402942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23402942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23402942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48310436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12727790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               84548637                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85687232                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31088901                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25267519                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119180                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12974613                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12139662                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278765                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89731                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31176925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172349292                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31088901                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15418427                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37915497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11382127                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6226365                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15270553                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       912829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84534950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.519409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46619453     55.15%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3326768      3.94%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2695221      3.19%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6542335      7.74%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1783376      2.11%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2277873      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1642325      1.94%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          923729      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18723870     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84534950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362818                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011377                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32617811                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6035417                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461064                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246883                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9173773                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308939                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42734                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206107789                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82701                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9173773                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35008830                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1335906                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1176011                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34260136                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3580292                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198840156                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29666                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1481650                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114700                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1101                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278315068                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928274815                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928274815                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107619519                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40583                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22673                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9829915                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18554238                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9446107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147384                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2792107                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188031938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38929                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149365098                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288934                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64935182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198402872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5861                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84534950                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766903                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.889189                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29231832     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18296379     21.64%     56.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11813998     13.98%     70.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8848175     10.47%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7650929      9.05%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3951557      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3384161      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633621      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724298      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84534950                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875628     70.87%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        181006     14.65%     85.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178979     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124446223     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125640      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14813292      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7963409      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149365098                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.743143                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1235616                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008272                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384789694                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253006674                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145565350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150600714                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       558490                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7320270                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          628                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2420331                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9173773                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         553188                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80952                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188070867                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       407046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18554238                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9446107                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22395                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          628                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1262834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1196404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459238                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146992185                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13906012                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372911                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21653471                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739592                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7747459                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715450                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145662061                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145565350                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94869862                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267899358                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698799                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354125                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65262218                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123179                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75361177                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.142171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29133914     38.66%     38.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20963874     27.82%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533617     11.32%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4793897      6.36%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3911512      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1579435      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1878801      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948409      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3617718      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75361177                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3617718                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259815112                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385322926                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1152282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856872                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856872                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167035                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167035                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661248146                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201153912                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190147690                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85687232                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32368477                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26425905                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2159990                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13737884                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12761182                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3354948                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95002                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33514855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175818635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32368477                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16116130                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38136163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11266489                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4649703                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16325565                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       846809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85389401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47253238     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3145202      3.68%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4696470      5.50%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3247915      3.80%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2272080      2.66%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2215709      2.59%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1345386      1.58%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2853427      3.34%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18359974     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85389401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377751                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.051865                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34454614                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4885162                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36430198                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       530992                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9088434                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5439758                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210635450                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9088434                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36397419                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         507486                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1594369                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34979087                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2822602                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204362644                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1176241                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       962006                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286681521                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    951303294                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    951303294                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176496825                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110184685                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36867                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17596                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8378608                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18742466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9586805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113464                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2866174                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190432616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152139251                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       302699                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63454879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194202218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85389401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781711                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30310217     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17154254     20.09%     55.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12401604     14.52%     70.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8227527      9.64%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8289905      9.71%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3981531      4.66%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3547144      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       668683      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       808536      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85389401                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         828368     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164216     14.09%     85.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173271     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127253839     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1921093      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17535      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14958483      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988301      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152139251                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.775518                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1165855                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391136457                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    253923009                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147938079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153305106                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       476241                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7273654                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6129                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          384                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2293449                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9088434                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         265239                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49862                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190467752                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       725683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18742466                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9586805                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17596                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          384                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1314675                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2490507                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149358949                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13981819                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2780302                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21780103                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21226926                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7798284                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743071                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148001907                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147938079                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95855329                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272337768                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726489                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351972                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102620582                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126494737                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63973198                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35072                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2177372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76300967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177452                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28957374     37.95%     37.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21959800     28.78%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8299174     10.88%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4646594      6.09%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3930349      5.15%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1758393      2.30%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1680172      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1150474      1.51%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3918637      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76300967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102620582                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126494737                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18762168                       # Number of memory references committed
system.switch_cpus1.commit.loads             11468812                       # Number of loads committed
system.switch_cpus1.commit.membars              17536                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18352974                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113878002                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2616347                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3918637                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262850265                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390030208                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 297831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102620582                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126494737                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102620582                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834991                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834991                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.197618                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.197618                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670813546                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205793292                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193555039                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35072                       # number of misc regfile writes
system.l2.replacements                          17069                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1169594                       # Total number of references to valid blocks.
system.l2.sampled_refs                          49837                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.468387                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1654.598601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.196731                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5353.683910                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.853179                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1621.015900                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          13843.907489                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             18.890070                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10248.854120                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.050494                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000372                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.163381                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000423                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.049469                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.422483                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000576                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.312770                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        59312                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        30379                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   89691                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            31688                       # number of Writeback hits
system.l2.Writeback_hits::total                 31688                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        59312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        30379                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89691                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        59312                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        30379                       # number of overall hits
system.l2.overall_hits::total                   89691                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13486                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3553                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17069                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13486                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3553                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17069                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13486                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3553                       # number of overall misses
system.l2.overall_misses::total                 17069                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       693804                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    696341576                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       759104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    190984793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       888779277                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       693804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    696341576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       759104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    190984793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        888779277                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       693804                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    696341576                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       759104                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    190984793                       # number of overall miss cycles
system.l2.overall_miss_latency::total       888779277                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106760                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        31688                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             31688                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72798                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33932                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106760                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72798                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33932                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106760                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.185252                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.104709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.159882                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.185252                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.104709                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159882                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.185252                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.104709                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159882                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49557.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51634.404271                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        47444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53753.108078                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52069.791845                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49557.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51634.404271                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        47444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53753.108078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52069.791845                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49557.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51634.404271                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        47444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53753.108078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52069.791845                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6533                       # number of writebacks
system.l2.writebacks::total                      6533                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13486                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3553                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17069                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17069                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17069                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       614109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    618291776                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       668857                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    170420192                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    789994934                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       614109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    618291776                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       668857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    170420192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    789994934                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       614109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    618291776                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       668857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    170420192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    789994934                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.185252                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.104709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.159882                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.185252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.104709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159882                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.185252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.104709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159882                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43864.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45846.935785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41803.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47965.153954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46282.437987                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43864.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45846.935785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41803.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47965.153954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46282.437987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43864.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45846.935785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41803.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47965.153954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46282.437987                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996103                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015278154                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042813.187123                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996103                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15270537                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15270537                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15270537                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15270537                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15270537                       # number of overall hits
system.cpu0.icache.overall_hits::total       15270537                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       883610                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       883610                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       883610                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       883610                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       883610                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       883610                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15270553                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15270553                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15270553                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15270553                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15270553                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15270553                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55225.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55225.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55225.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55225.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55225.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55225.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       735474                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       735474                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       735474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       735474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       735474                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       735474                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52533.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52533.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52533.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52533.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52533.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52533.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72798                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180557187                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73054                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2471.557848                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511395                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488605                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10565486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10565486                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21978                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21978                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17558191                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17558191                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17558191                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17558191                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152949                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152949                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152949                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152949                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152949                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152949                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4523240091                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4523240091                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4523240091                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4523240091                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4523240091                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4523240091                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10718435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10718435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17711140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17711140                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17711140                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17711140                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014270                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014270                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008636                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008636                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008636                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008636                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29573.518565                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29573.518565                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29573.518565                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29573.518565                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29573.518565                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29573.518565                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21665                       # number of writebacks
system.cpu0.dcache.writebacks::total            21665                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80151                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80151                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80151                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80151                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72798                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72798                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72798                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72798                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72798                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72798                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1197299983                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1197299983                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1197299983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1197299983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1197299983                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1197299983                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16446.880175                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16446.880175                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16446.880175                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16446.880175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16446.880175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16446.880175                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996677                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017621832                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202644.658009                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996677                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16325546                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16325546                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16325546                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16325546                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16325546                       # number of overall hits
system.cpu1.icache.overall_hits::total       16325546                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       957371                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       957371                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       957371                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       957371                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       957371                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       957371                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16325565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16325565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16325565                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16325565                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16325565                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16325565                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50387.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50387.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50387.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50387.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50387.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50387.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       802133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       802133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       802133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       802133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       802133                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       802133                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50133.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50133.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50133.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50133.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50133.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50133.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33932                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164307823                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34188                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4806.008629                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.079639                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.920361                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902655                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097345                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10644912                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10644912                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7258285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7258285                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17567                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17567                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17536                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17903197                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17903197                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17903197                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17903197                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68753                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68753                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68753                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68753                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68753                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68753                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1690334830                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1690334830                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1690334830                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1690334830                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1690334830                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1690334830                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10713665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10713665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7258285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7258285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17971950                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17971950                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17971950                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17971950                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006417                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006417                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003826                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003826                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003826                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003826                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24585.615610                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24585.615610                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24585.615610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24585.615610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24585.615610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24585.615610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10023                       # number of writebacks
system.cpu1.dcache.writebacks::total            10023                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34821                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34821                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34821                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34821                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33932                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33932                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33932                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33932                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33932                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33932                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    449344467                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    449344467                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    449344467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    449344467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    449344467                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    449344467                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13242.498733                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13242.498733                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13242.498733                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13242.498733                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13242.498733                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13242.498733                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
