{
  "module_name": "cx25840.h",
  "hash_id": "6234f21f0ec65a3f4565e1bedf1be8376457d603c055eb6203799492dadf0420",
  "original_prompt": "Ingested from linux-6.6.14/include/media/drv-intf/cx25840.h",
  "human_readable_source": " \n\n \n\n#ifndef _CX25840_H_\n#define _CX25840_H_\n\n \n\nenum cx25840_video_input {\n\t \n\tCX25840_COMPOSITE1 = 1,\n\tCX25840_COMPOSITE2,\n\tCX25840_COMPOSITE3,\n\tCX25840_COMPOSITE4,\n\tCX25840_COMPOSITE5,\n\tCX25840_COMPOSITE6,\n\tCX25840_COMPOSITE7,\n\tCX25840_COMPOSITE8,\n\n\t \n\tCX25840_SVIDEO_LUMA1 = 0x10,\n\tCX25840_SVIDEO_LUMA2 = 0x20,\n\tCX25840_SVIDEO_LUMA3 = 0x30,\n\tCX25840_SVIDEO_LUMA4 = 0x40,\n\tCX25840_SVIDEO_LUMA5 = 0x50,\n\tCX25840_SVIDEO_LUMA6 = 0x60,\n\tCX25840_SVIDEO_LUMA7 = 0x70,\n\tCX25840_SVIDEO_LUMA8 = 0x80,\n\tCX25840_SVIDEO_CHROMA4 = 0x400,\n\tCX25840_SVIDEO_CHROMA5 = 0x500,\n\tCX25840_SVIDEO_CHROMA6 = 0x600,\n\tCX25840_SVIDEO_CHROMA7 = 0x700,\n\tCX25840_SVIDEO_CHROMA8 = 0x800,\n\n\t \n\tCX25840_SVIDEO1 = 0x510,\n\tCX25840_SVIDEO2 = 0x620,\n\tCX25840_SVIDEO3 = 0x730,\n\tCX25840_SVIDEO4 = 0x840,\n\n\t \n\tCX25840_VIN1_CH1  = 0x80000000,\n\tCX25840_VIN2_CH1  = 0x80000001,\n\tCX25840_VIN3_CH1  = 0x80000002,\n\tCX25840_VIN4_CH1  = 0x80000003,\n\tCX25840_VIN5_CH1  = 0x80000004,\n\tCX25840_VIN6_CH1  = 0x80000005,\n\tCX25840_VIN7_CH1  = 0x80000006,\n\tCX25840_VIN8_CH1  = 0x80000007,\n\tCX25840_VIN4_CH2  = 0x80000000,\n\tCX25840_VIN5_CH2  = 0x80000010,\n\tCX25840_VIN6_CH2  = 0x80000020,\n\tCX25840_NONE_CH2  = 0x80000030,\n\tCX25840_VIN7_CH3  = 0x80000000,\n\tCX25840_VIN8_CH3  = 0x80000040,\n\tCX25840_NONE0_CH3 = 0x80000080,\n\tCX25840_NONE1_CH3 = 0x800000c0,\n\tCX25840_SVIDEO_ON = 0x80000100,\n\tCX25840_COMPONENT_ON = 0x80000200,\n\tCX25840_DIF_ON = 0x80000400,\n};\n\n \n#define CX25840_VCONFIG_FMT_SHIFT 0\n#define CX25840_VCONFIG_FMT_MASK GENMASK(2, 0)\n#define CX25840_VCONFIG_FMT_BT601 BIT(0)\n#define CX25840_VCONFIG_FMT_BT656 BIT(1)\n#define CX25840_VCONFIG_FMT_VIP11 GENMASK(1, 0)\n#define CX25840_VCONFIG_FMT_VIP2 BIT(2)\n\n#define CX25840_VCONFIG_RES_SHIFT 3\n#define CX25840_VCONFIG_RES_MASK GENMASK(4, 3)\n#define CX25840_VCONFIG_RES_8BIT BIT(3)\n#define CX25840_VCONFIG_RES_10BIT BIT(4)\n\n#define CX25840_VCONFIG_VBIRAW_SHIFT 5\n#define CX25840_VCONFIG_VBIRAW_MASK GENMASK(6, 5)\n#define CX25840_VCONFIG_VBIRAW_DISABLED BIT(5)\n#define CX25840_VCONFIG_VBIRAW_ENABLED BIT(6)\n\n#define CX25840_VCONFIG_ANCDATA_SHIFT 7\n#define CX25840_VCONFIG_ANCDATA_MASK GENMASK(8, 7)\n#define CX25840_VCONFIG_ANCDATA_DISABLED BIT(7)\n#define CX25840_VCONFIG_ANCDATA_ENABLED BIT(8)\n\n#define CX25840_VCONFIG_TASKBIT_SHIFT 9\n#define CX25840_VCONFIG_TASKBIT_MASK GENMASK(10, 9)\n#define CX25840_VCONFIG_TASKBIT_ZERO BIT(9)\n#define CX25840_VCONFIG_TASKBIT_ONE BIT(10)\n\n#define CX25840_VCONFIG_ACTIVE_SHIFT 11\n#define CX25840_VCONFIG_ACTIVE_MASK GENMASK(12, 11)\n#define CX25840_VCONFIG_ACTIVE_COMPOSITE BIT(11)\n#define CX25840_VCONFIG_ACTIVE_HORIZONTAL BIT(12)\n\n#define CX25840_VCONFIG_VALID_SHIFT 13\n#define CX25840_VCONFIG_VALID_MASK GENMASK(14, 13)\n#define CX25840_VCONFIG_VALID_NORMAL BIT(13)\n#define CX25840_VCONFIG_VALID_ANDACTIVE BIT(14)\n\n#define CX25840_VCONFIG_HRESETW_SHIFT 15\n#define CX25840_VCONFIG_HRESETW_MASK GENMASK(16, 15)\n#define CX25840_VCONFIG_HRESETW_NORMAL BIT(15)\n#define CX25840_VCONFIG_HRESETW_PIXCLK BIT(16)\n\n#define CX25840_VCONFIG_CLKGATE_SHIFT 17\n#define CX25840_VCONFIG_CLKGATE_MASK GENMASK(18, 17)\n#define CX25840_VCONFIG_CLKGATE_NONE BIT(17)\n#define CX25840_VCONFIG_CLKGATE_VALID BIT(18)\n#define CX25840_VCONFIG_CLKGATE_VALIDACTIVE GENMASK(18, 17)\n\n#define CX25840_VCONFIG_DCMODE_SHIFT 19\n#define CX25840_VCONFIG_DCMODE_MASK GENMASK(20, 19)\n#define CX25840_VCONFIG_DCMODE_DWORDS BIT(19)\n#define CX25840_VCONFIG_DCMODE_BYTES BIT(20)\n\n#define CX25840_VCONFIG_IDID0S_SHIFT 21\n#define CX25840_VCONFIG_IDID0S_MASK GENMASK(22, 21)\n#define CX25840_VCONFIG_IDID0S_NORMAL BIT(21)\n#define CX25840_VCONFIG_IDID0S_LINECNT BIT(22)\n\n#define CX25840_VCONFIG_VIPCLAMP_SHIFT 23\n#define CX25840_VCONFIG_VIPCLAMP_MASK GENMASK(24, 23)\n#define CX25840_VCONFIG_VIPCLAMP_ENABLED BIT(23)\n#define CX25840_VCONFIG_VIPCLAMP_DISABLED BIT(24)\n\nenum cx25840_audio_input {\n\t \n\tCX25840_AUDIO_SERIAL,\n\tCX25840_AUDIO4 = 4,\n\tCX25840_AUDIO5,\n\tCX25840_AUDIO6,\n\tCX25840_AUDIO7,\n\tCX25840_AUDIO8,\n};\n\nenum cx25840_io_pin {\n\tCX25840_PIN_DVALID_PRGM0 = 0,\n\tCX25840_PIN_FIELD_PRGM1,\n\tCX25840_PIN_HRESET_PRGM2,\n\tCX25840_PIN_VRESET_HCTL_PRGM3,\n\tCX25840_PIN_IRQ_N_PRGM4,\n\tCX25840_PIN_IR_TX_PRGM6,\n\tCX25840_PIN_IR_RX_PRGM5,\n\tCX25840_PIN_GPIO0_PRGM8,\n\tCX25840_PIN_GPIO1_PRGM9,\n\tCX25840_PIN_SA_SDIN,\t\t \n\tCX25840_PIN_SA_SDOUT,\t\t \n\tCX25840_PIN_PLL_CLK_PRGM7,\n\tCX25840_PIN_CHIP_SEL_VIPCLK,\t \n};\n\nenum cx25840_io_pad {\n\t \n\tCX25840_PAD_DEFAULT = 0,\n\tCX25840_PAD_ACTIVE,\n\tCX25840_PAD_VACTIVE,\n\tCX25840_PAD_CBFLAG,\n\tCX25840_PAD_VID_DATA_EXT0,\n\tCX25840_PAD_VID_DATA_EXT1,\n\tCX25840_PAD_GPO0,\n\tCX25840_PAD_GPO1,\n\tCX25840_PAD_GPO2,\n\tCX25840_PAD_GPO3,\n\tCX25840_PAD_IRQ_N,\n\tCX25840_PAD_AC_SYNC,\n\tCX25840_PAD_AC_SDOUT,\n\tCX25840_PAD_PLL_CLK,\n\tCX25840_PAD_VRESET,\n\tCX25840_PAD_RESERVED,\n\t \n\tCX25840_PAD_XTI_X5_DLL,\n\tCX25840_PAD_AUX_PLL,\n\tCX25840_PAD_VID_PLL,\n\tCX25840_PAD_XTI,\n\t \n\tCX25840_PAD_GPI0,\n\tCX25840_PAD_GPI1,\n\tCX25840_PAD_GPI2,\n\tCX25840_PAD_GPI3,\n};\n\nenum cx25840_io_pin_strength {\n\tCX25840_PIN_DRIVE_MEDIUM = 0,\n\tCX25840_PIN_DRIVE_SLOW,\n\tCX25840_PIN_DRIVE_FAST,\n};\n\nenum cx23885_io_pin {\n\tCX23885_PIN_IR_RX_GPIO19,\n\tCX23885_PIN_IR_TX_GPIO20,\n\tCX23885_PIN_I2S_SDAT_GPIO21,\n\tCX23885_PIN_I2S_WCLK_GPIO22,\n\tCX23885_PIN_I2S_BCLK_GPIO23,\n\tCX23885_PIN_IRQ_N_GPIO16,\n};\n\nenum cx23885_io_pad {\n\tCX23885_PAD_IR_RX,\n\tCX23885_PAD_GPIO19,\n\tCX23885_PAD_IR_TX,\n\tCX23885_PAD_GPIO20,\n\tCX23885_PAD_I2S_SDAT,\n\tCX23885_PAD_GPIO21,\n\tCX23885_PAD_I2S_WCLK,\n\tCX23885_PAD_GPIO22,\n\tCX23885_PAD_I2S_BCLK,\n\tCX23885_PAD_GPIO23,\n\tCX23885_PAD_IRQ_N,\n\tCX23885_PAD_GPIO16,\n};\n\n \nstruct cx25840_platform_data {\n\tint pvr150_workaround;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}