Timing Analyzer report for amc
Thu Sep 10 16:33:57 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; amc                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
;     Processor 3            ;   0.7%      ;
;     Processors 4-6         ;   0.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 178.19 MHz ; 178.19 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -4.612 ; -320.418           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.327 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -232.714                         ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.612 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[6]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 5.160      ;
; -4.595 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[5]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 5.143      ;
; -4.571 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[3]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 5.119      ;
; -4.528 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[4]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 5.076      ;
; -4.350 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[2]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.898      ;
; -4.316 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[7]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.864      ;
; -4.308 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[1]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.856      ;
; -4.271 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[0]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.819      ;
; -3.695 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 4.245      ;
; -3.679 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 4.229      ;
; -3.679 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.595      ;
; -3.675 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.591      ;
; -3.594 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 4.144      ;
; -3.561 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 4.111      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.527 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.445      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.523 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.441      ;
; -3.472 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.388      ;
; -3.446 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.362      ;
; -3.442 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.358      ;
; -3.442 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.358      ;
; -3.438 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.354      ;
; -3.413 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.329      ;
; -3.409 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.325      ;
; -3.392 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.308      ;
; -3.390 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.306      ;
; -3.388 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.304      ;
; -3.386 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.302      ;
; -3.363 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.279      ;
; -3.359 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.275      ;
; -3.357 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.273      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.320 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.238      ;
; -3.259 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 3.822      ;
; -3.239 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.155      ;
; -3.235 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.151      ;
; -3.234 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 3.797      ;
; -3.232 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 3.795      ;
; -3.231 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.435     ; 3.794      ;
; -3.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.122      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.205 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.123      ;
; -3.189 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.105      ;
; -3.185 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.101      ;
; -3.185 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.101      ;
; -3.183 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.099      ;
; -3.181 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.097      ;
; -3.180 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.096      ;
; -3.177 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.093      ;
; -3.176 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.092      ;
; -3.175 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.091      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.087      ;
; -3.156 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.072      ;
; -3.125 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.041      ;
; -3.124 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 4.040      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.327 ; r_tx_data[4]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.004      ;
; 0.330 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.007      ;
; 0.335 ; r_tx_data[7]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.012      ;
; 0.343 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.005      ;
; 0.353 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.030      ;
; 0.354 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.027      ;
; 0.355 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.028      ;
; 0.357 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.019      ;
; 0.358 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.035      ;
; 0.358 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.020      ;
; 0.359 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.032      ;
; 0.364 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.041      ;
; 0.365 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.042      ;
; 0.367 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.044      ;
; 0.371 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.033      ;
; 0.386 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.048      ;
; 0.388 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.050      ;
; 0.394 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.067      ;
; 0.399 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.061      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; r_sm_main.s_idle                                            ; r_sm_main.s_idle                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; r_rd_rx                                                     ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; r_wr_tx                                                     ; r_wr_tx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_put_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.674      ;
; 0.428 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; r_sm_main.s_idle                                            ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.693      ;
; 0.430 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.697      ;
; 0.436 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.703      ;
; 0.442 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.708      ;
; 0.454 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.719      ;
; 0.458 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup      ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.724      ;
; 0.473 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.739      ;
; 0.476 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.743      ;
; 0.476 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.743      ;
; 0.479 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.744      ;
; 0.479 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.745      ;
; 0.483 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.749      ;
; 0.553 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.822      ;
; 0.581 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_tx_done                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.847      ;
; 0.581 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.847      ;
; 0.595 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.862      ;
; 0.615 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.882      ;
; 0.620 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.885      ;
; 0.625 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.890      ;
; 0.626 ; r_sm_main.s_get_fifo_data                                   ; r_sm_main.s_calculus                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.893      ;
; 0.634 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.900      ;
; 0.638 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.906      ;
; 0.643 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.915      ;
; 0.650 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.916      ;
; 0.650 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.916      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 196.08 MHz ; 196.08 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -4.100 ; -279.201          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.330 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -232.362                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.100 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[3]                                       ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.696      ;
; -4.094 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[6]                                       ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.690      ;
; -4.082 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[5]                                       ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.678      ;
; -4.064 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[4]                                       ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.660      ;
; -3.889 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[2]                                       ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.485      ;
; -3.861 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[7]                                       ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.457      ;
; -3.857 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[1]                                       ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.453      ;
; -3.818 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[0]                                       ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.414      ;
; -3.278 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[3] ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.876      ;
; -3.260 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[0] ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.858      ;
; -3.232 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 4.156      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 4.155      ;
; -3.184 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1] ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.782      ;
; -3.159 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2] ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.757      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.109 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.036      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 4.035      ;
; -3.056 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.980      ;
; -3.028 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.952      ;
; -3.027 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.951      ;
; -3.025 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.949      ;
; -3.024 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.948      ;
; -2.999 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.923      ;
; -2.998 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.922      ;
; -2.975 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.899      ;
; -2.974 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.898      ;
; -2.971 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.895      ;
; -2.970 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.894      ;
; -2.950 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.874      ;
; -2.949 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.873      ;
; -2.949 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.873      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.933 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.860      ;
; -2.869 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5] ; i_clk        ; i_clk       ; 1.000        ; -0.388     ; 3.480      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 3.784      ;
; -2.852 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.776      ;
; -2.849 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.773      ;
; -2.846 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6] ; i_clk        ; i_clk       ; 1.000        ; -0.388     ; 3.457      ;
; -2.844 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7] ; i_clk        ; i_clk       ; 1.000        ; -0.388     ; 3.455      ;
; -2.843 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4] ; i_clk        ; i_clk       ; 1.000        ; -0.388     ; 3.454      ;
; -2.823 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.747      ;
; -2.799 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]    ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.723      ;
; -2.795 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 3.719      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
; -2.790 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.718      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; r_tx_data[4]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.939      ;
; 0.330 ; r_tx_data[7]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.939      ;
; 0.332 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.941      ;
; 0.352 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.961      ;
; 0.353 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.946      ;
; 0.353 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 0.959      ;
; 0.353 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 0.959      ;
; 0.354 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.963      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.964      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; r_sm_main.s_idle                                            ; r_sm_main.s_idle                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; r_rd_rx                                                     ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; r_wr_tx                                                     ; r_wr_tx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_put_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.357 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 0.963      ;
; 0.358 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.951      ;
; 0.362 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.971      ;
; 0.365 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.958      ;
; 0.366 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.975      ;
; 0.366 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.379 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.972      ;
; 0.388 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 0.994      ;
; 0.388 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; r_sm_main.s_idle                                            ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.630      ;
; 0.394 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.391      ; 0.986      ;
; 0.396 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.391      ; 0.988      ;
; 0.397 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.996      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.646      ;
; 0.419 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.661      ;
; 0.422 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup      ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.665      ;
; 0.428 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.670      ;
; 0.440 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.682      ;
; 0.440 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.683      ;
; 0.440 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.683      ;
; 0.440 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.683      ;
; 0.445 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.687      ;
; 0.507 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.750      ;
; 0.510 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.753      ;
; 0.534 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_tx_done                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.777      ;
; 0.534 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.777      ;
; 0.551 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.795      ;
; 0.567 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.811      ;
; 0.571 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.813      ;
; 0.575 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.817      ;
; 0.577 ; r_sm_main.s_get_fifo_data                                   ; r_sm_main.s_calculus                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.821      ;
; 0.579 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.822      ;
; 0.582 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.828      ;
; 0.587 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.837      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -1.543 ; -86.636           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.125 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -184.208                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.543 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[6]                                               ; i_clk        ; i_clk       ; 1.000        ; -0.240     ; 2.290      ;
; -1.535 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[5]                                               ; i_clk        ; i_clk       ; 1.000        ; -0.240     ; 2.282      ;
; -1.504 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[3]                                               ; i_clk        ; i_clk       ; 1.000        ; -0.240     ; 2.251      ;
; -1.486 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[4]                                               ; i_clk        ; i_clk       ; 1.000        ; -0.240     ; 2.233      ;
; -1.403 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[2]                                               ; i_clk        ; i_clk       ; 1.000        ; -0.240     ; 2.150      ;
; -1.388 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[7]                                               ; i_clk        ; i_clk       ; 1.000        ; -0.240     ; 2.135      ;
; -1.381 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[1]                                               ; i_clk        ; i_clk       ; 1.000        ; -0.240     ; 2.128      ;
; -1.363 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[0]                                               ; i_clk        ; i_clk       ; 1.000        ; -0.240     ; 2.110      ;
; -1.291 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.233      ;
; -1.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.232      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.200 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.145      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.199 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.144      ;
; -1.177 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.119      ;
; -1.176 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.118      ;
; -1.176 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.118      ;
; -1.175 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.117      ;
; -1.175 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.117      ;
; -1.164 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.106      ;
; -1.163 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.100      ;
; -1.157 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.099      ;
; -1.150 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.092      ;
; -1.149 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.091      ;
; -1.137 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.079      ;
; -1.136 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.078      ;
; -1.126 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.068      ;
; -1.102 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[3]         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.852      ;
; -1.095 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[0]         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.845      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.029      ;
; -1.061 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.003      ;
; -1.060 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.002      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]          ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.057 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]         ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 2.003      ;
; -1.051 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]            ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.994      ;
; -1.050 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.800      ;
; -1.050 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.993      ;
; -1.050 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]            ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.993      ;
; -1.049 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.992      ;
; -1.048 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.990      ;
; -1.046 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]            ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.989      ;
; -1.045 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]            ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.988      ;
; -1.043 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.986      ;
; -1.042 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.984      ;
; -1.042 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 1.985      ;
; -1.038 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.980      ;
; -1.038 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]            ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 1.980      ;
; -1.036 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]         ; i_clk        ; i_clk       ; 1.000        ; -0.237     ; 1.786      ;
; -1.035 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.980      ;
; -1.035 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]         ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.980      ;
; -1.035 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.980      ;
; -1.035 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.980      ;
; -1.035 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.980      ;
; -1.035 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.980      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.125 ; r_tx_data[4]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.468      ;
; 0.127 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.470      ;
; 0.127 ; r_tx_data[7]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.470      ;
; 0.134 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.477      ;
; 0.137 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.480      ;
; 0.140 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.483      ;
; 0.141 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.484      ;
; 0.142 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.485      ;
; 0.142 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.485      ;
; 0.143 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.486      ;
; 0.145 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.488      ;
; 0.147 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.476      ;
; 0.150 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.480      ;
; 0.159 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.239      ; 0.502      ;
; 0.162 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.224      ; 0.491      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; r_wr_tx                                                     ; r_wr_tx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_put_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; r_sm_main.s_idle                                            ; r_sm_main.s_idle                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; r_rd_rx                                                     ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; r_sm_main.s_idle                                            ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.318      ;
; 0.199 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.324      ;
; 0.203 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup      ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.329      ;
; 0.214 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.340      ;
; 0.214 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.339      ;
; 0.215 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.341      ;
; 0.217 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.341      ;
; 0.217 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.341      ;
; 0.217 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.341      ;
; 0.248 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.376      ;
; 0.259 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.385      ;
; 0.265 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_tx_done                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.391      ;
; 0.271 ; r_sm_main.s_get_fifo_data                                   ; r_sm_main.s_calculus                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.397      ;
; 0.276 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.400      ;
; 0.277 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.401      ;
; 0.283 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.407      ;
; 0.284 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.408      ;
; 0.287 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.411      ;
; 0.288 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.413      ;
; 0.290 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.637      ;
; 0.291 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.418      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_r8g1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.643      ;
; 0.296 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.420      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.612   ; 0.125 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -4.612   ; 0.125 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -320.418 ; 0.0   ; 0.0      ; 0.0     ; -232.714            ;
;  i_clk           ; -320.418 ; 0.000 ; N/A      ; N/A     ; -232.714            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_rx_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_rx_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_sync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 2378     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 2378     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 117   ; 117  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rst      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rst      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Sep 10 16:33:55 2020
Info: Command: quartus_sta amc -c amc
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'amc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.612            -320.418 i_clk 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -232.714 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.100            -279.201 i_clk 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.330               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -232.362 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.543             -86.636 i_clk 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -184.208 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Thu Sep 10 16:33:57 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


