$date
	Sun Mar 26 12:19:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
b0 !
$end
#5
1"
#10
b1 !
0"
0#
#15
1"
#20
b10 !
0"
#25
1"
#30
b11 !
0"
#35
1"
#40
b100 !
0"
#45
1"
#50
b101 !
0"
#55
1"
#60
b110 !
0"
#65
1"
#70
b111 !
0"
#75
1"
#80
b1000 !
0"
#85
1"
#90
b1001 !
0"
#95
1"
#100
b1010 !
0"
#105
1"
#110
b1011 !
0"
#115
1"
#120
b1100 !
0"
#125
1"
#130
b1101 !
0"
#135
1"
#140
b1110 !
0"
#145
1"
#150
b1111 !
0"
#155
1"
#160
b0 !
0"
#165
1"
#170
b1 !
0"
#175
1"
#180
b10 !
0"
#185
1"
#190
b11 !
0"
#195
1"
#200
b100 !
0"
#205
1"
#210
b0 !
0"
1#
#215
1"
#220
b1 !
0"
0#
#225
1"
#230
b10 !
0"
#235
1"
#240
b11 !
0"
#245
1"
#250
b100 !
0"
#255
1"
#260
b101 !
0"
#265
1"
#270
b110 !
0"
