Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 21:41:03 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.tws testled_impl_1_syn.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          43.019 ns |         23.246 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 96.1383%

3.1.2  Timing Errors
---------------------
Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 5.524 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |   39.800 ns |   -3.219 ns |   21   |   43.020 ns |  23.245 MHz |       540      |        4       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i2/D                       |   -3.219 ns 
vga_ctrl/rgb__i3/SR                      |   -0.971 ns 
vga_ctrl/rgb__i1/D                       |   -0.667 ns 
vga_ctrl/rgb__i3/D                       |   -0.667 ns 
col_ctrl/poweroffcount_1007__i4/SR       |    6.141 ns 
col_ctrl/poweroffcount_1007__i9/SR       |    6.141 ns 
col_ctrl/poweroffcount_1007__i1/SR       |    6.141 ns 
col_ctrl/poweroffcount_1007__i3/SR       |    6.141 ns 
col_ctrl/poweroffcount_1007__i2/SR       |    6.141 ns 
col_ctrl/poweroffcount_1007__i5/SR       |    6.141 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |    0.000 ns |    3.746 ns |    1   |        ---- |        ---- |       540      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
col_ctrl/powercount_1009__i1/SP          |    3.746 ns 
col_ctrl/x_ball_i0_i8/SP                 |    3.746 ns 
col_ctrl/x_ball_i0_i5/SP                 |    3.746 ns 
col_ctrl/x_ball_i0_i4/SP                 |    3.746 ns 
col_ctrl/x_ball_i0_i3/SP                 |    3.746 ns 
col_ctrl/power_spawn_c/SP                |    3.746 ns 
col_ctrl/x_ball_i0_i1/SP                 |    3.746 ns 
col_ctrl/x_ball_i0_i2/SP                 |    3.746 ns 
col_ctrl/x_ball_i0_i6/SP                 |    3.746 ns 
col_ctrl/x_ball_i0_i7/SP                 |    3.746 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
vga_ctrl/rgb__i2/Q                      |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
enable_gen/countergmv_1001__i14/SP      |           No arrival time
enable_gen/countergmv_1001__i15/SP      |           No arrival time
enable_gen/countergmv_1001__i16/SP      |           No arrival time
enable_gen/countergmv_1001__i17/SP      |           No arrival time
enable_gen/countergmv_1001__i18/SP      |           No arrival time
enable_gen/countergmv_1001__i19/SP      |           No arrival time
enable_gen/countergmv_1001__i20/SP      |           No arrival time
enable_gen/countergmv_1001__i21/SP      |           No arrival time
enable_gen/countergmv_1001__i22/SP      |           No arrival time
enable_gen/countergmv_1001__i23/SP      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        43
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
j05                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
540 endpoints scored, 4 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/y_padA_i0_i0/Q
Path End         : vga_ctrl/rgb__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 21
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -3.219 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       42.821
-------------------------------------   ------
End-of-path arrival time( ns )          55.931

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i0/CK->col_ctrl/y_padA_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  11      
p_padA_N_440[0]                                           NET DELAY         0.280        14.781  1       
disp_ctrl/add_123_add_5_1/B1->disp_ctrl/add_123_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n16460                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_123_add_5_3/CI0->disp_ctrl/add_123_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.697  2       
disp_ctrl/n27334                                          NET DELAY         0.280        15.977  1       
disp_ctrl/add_123_add_5_3/CI1->disp_ctrl/add_123_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.255  2       
disp_ctrl/n16462                                          NET DELAY         0.280        16.535  1       
disp_ctrl/add_123_add_5_5/CI0->disp_ctrl/add_123_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.813  2       
disp_ctrl/n27337                                          NET DELAY         0.280        17.093  1       
disp_ctrl/add_123_add_5_5/CI1->disp_ctrl/add_123_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.371  2       
disp_ctrl/n16464                                          NET DELAY         0.280        17.651  1       
disp_ctrl/add_123_add_5_7/D0->disp_ctrl/add_123_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.128  1       
disp_ctrl/p_padA_s_N_770[5]                               NET DELAY         2.075        20.203  1       
disp_ctrl/p_padA_s_I_57_i11_2_lut/A->disp_ctrl/p_padA_s_I_57_i11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        20.680  2       
disp_ctrl/n11_adj_2243                                    NET DELAY         2.075        22.755  1       
disp_ctrl/i21624_3_lut/C->disp_ctrl/i21624_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        23.232  1       
disp_ctrl/n24685                                          NET DELAY         2.075        25.307  1       
disp_ctrl/i21625_3_lut/A->disp_ctrl/i21625_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.784  1       
disp_ctrl/n24686                                          NET DELAY         2.075        27.859  1       
disp_ctrl/i21509_3_lut/A->disp_ctrl/i21509_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        28.336  1       
disp_ctrl/n14_adj_2236                                    NET DELAY         2.075        30.411  1       
disp_ctrl/i21626_4_lut/A->disp_ctrl/i21626_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        30.888  1       
disp_ctrl/n24687                                          NET DELAY         2.075        32.963  1       
disp_ctrl/i21627_3_lut/A->disp_ctrl/i21627_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        33.440  2       
n24688                                                    NET DELAY         2.075        35.515  1       
disp_ctrl/i21505_3_lut/A->disp_ctrl/i21505_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        35.992  1       
p_padA_s_N_769                                            NET DELAY         2.075        38.067  1       
vga_ctrl/i6_4_lut/B->vga_ctrl/i6_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        38.544  1       
n15_adj_2345                                              NET DELAY         2.075        40.619  1       
disp_ctrl/i2_4_lut_adj_347/B->disp_ctrl/i2_4_lut_adj_347/Z
                                          LUT4            B_TO_Z_DELAY      0.477        41.096  1       
disp_ctrl/n13_adj_2232                                    NET DELAY         2.075        43.171  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        43.648  1       
disp_ctrl/n18_adj_2222                                    NET DELAY         2.075        45.723  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          LUT4            B_TO_Z_DELAY      0.477        46.200  1       
disp_ctrl/n20_adj_2220                                    NET DELAY         2.075        48.275  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          LUT4            B_TO_Z_DELAY      0.477        48.752  4       
altcol_N_141                                              NET DELAY         2.075        50.827  1       
disp_ctrl/i1_2_lut_adj_352/A->disp_ctrl/i1_2_lut_adj_352/Z
                                          LUT4            A_TO_Z_DELAY      0.477        51.304  1       
n4_adj_2347                                               NET DELAY         2.075        53.379  1       
vga_ctrl/i3_4_lut_adj_215/C->vga_ctrl/i3_4_lut_adj_215/Z
                                          LUT4            C_TO_Z_DELAY      0.477        53.856  1       
vga_ctrl/rgb_2__N_105[0]                                  NET DELAY         2.075        55.931  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i0/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -0.971 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       40.242
-------------------------------------   ------
End-of-path arrival time( ns )          53.352

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i0/CK->col_ctrl/y_padA_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  11      
p_padA_N_440[0]                                           NET DELAY         0.280        14.781  1       
disp_ctrl/add_123_add_5_1/B1->disp_ctrl/add_123_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n16460                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_123_add_5_3/CI0->disp_ctrl/add_123_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.697  2       
disp_ctrl/n27334                                          NET DELAY         0.280        15.977  1       
disp_ctrl/add_123_add_5_3/CI1->disp_ctrl/add_123_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.255  2       
disp_ctrl/n16462                                          NET DELAY         0.280        16.535  1       
disp_ctrl/add_123_add_5_5/CI0->disp_ctrl/add_123_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.813  2       
disp_ctrl/n27337                                          NET DELAY         0.280        17.093  1       
disp_ctrl/add_123_add_5_5/CI1->disp_ctrl/add_123_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.371  2       
disp_ctrl/n16464                                          NET DELAY         0.280        17.651  1       
disp_ctrl/add_123_add_5_7/D0->disp_ctrl/add_123_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.128  1       
disp_ctrl/p_padA_s_N_770[5]                               NET DELAY         2.075        20.203  1       
disp_ctrl/p_padA_s_I_57_i11_2_lut/A->disp_ctrl/p_padA_s_I_57_i11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        20.680  2       
disp_ctrl/n11_adj_2243                                    NET DELAY         2.075        22.755  1       
disp_ctrl/i21624_3_lut/C->disp_ctrl/i21624_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        23.232  1       
disp_ctrl/n24685                                          NET DELAY         2.075        25.307  1       
disp_ctrl/i21625_3_lut/A->disp_ctrl/i21625_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.784  1       
disp_ctrl/n24686                                          NET DELAY         2.075        27.859  1       
disp_ctrl/i21509_3_lut/A->disp_ctrl/i21509_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        28.336  1       
disp_ctrl/n14_adj_2236                                    NET DELAY         2.075        30.411  1       
disp_ctrl/i21626_4_lut/A->disp_ctrl/i21626_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        30.888  1       
disp_ctrl/n24687                                          NET DELAY         2.075        32.963  1       
disp_ctrl/i21627_3_lut/A->disp_ctrl/i21627_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        33.440  2       
n24688                                                    NET DELAY         2.075        35.515  1       
disp_ctrl/i21505_3_lut/A->disp_ctrl/i21505_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        35.992  1       
p_padA_s_N_769                                            NET DELAY         2.075        38.067  1       
vga_ctrl/i6_4_lut/B->vga_ctrl/i6_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        38.544  1       
n15_adj_2345                                              NET DELAY         2.075        40.619  1       
disp_ctrl/i2_4_lut_adj_347/B->disp_ctrl/i2_4_lut_adj_347/Z
                                          LUT4            B_TO_Z_DELAY      0.477        41.096  1       
disp_ctrl/n13_adj_2232                                    NET DELAY         2.075        43.171  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        43.648  1       
disp_ctrl/n18_adj_2222                                    NET DELAY         2.075        45.723  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          LUT4            B_TO_Z_DELAY      0.477        46.200  1       
disp_ctrl/n20_adj_2220                                    NET DELAY         2.075        48.275  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          LUT4            B_TO_Z_DELAY      0.477        48.752  4       
altcol_N_141                                              NET DELAY         2.075        50.827  1       
vga_ctrl/i2131_3_lut/A->vga_ctrl/i2131_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        51.277  1       
vga_ctrl/n3496                                            NET DELAY         2.075        53.352  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i0/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -0.667 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       40.269
-------------------------------------   ------
End-of-path arrival time( ns )          53.379

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i0/CK->col_ctrl/y_padA_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  11      
p_padA_N_440[0]                                           NET DELAY         0.280        14.781  1       
disp_ctrl/add_123_add_5_1/B1->disp_ctrl/add_123_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n16460                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_123_add_5_3/CI0->disp_ctrl/add_123_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.697  2       
disp_ctrl/n27334                                          NET DELAY         0.280        15.977  1       
disp_ctrl/add_123_add_5_3/CI1->disp_ctrl/add_123_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.255  2       
disp_ctrl/n16462                                          NET DELAY         0.280        16.535  1       
disp_ctrl/add_123_add_5_5/CI0->disp_ctrl/add_123_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.813  2       
disp_ctrl/n27337                                          NET DELAY         0.280        17.093  1       
disp_ctrl/add_123_add_5_5/CI1->disp_ctrl/add_123_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.371  2       
disp_ctrl/n16464                                          NET DELAY         0.280        17.651  1       
disp_ctrl/add_123_add_5_7/D0->disp_ctrl/add_123_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.128  1       
disp_ctrl/p_padA_s_N_770[5]                               NET DELAY         2.075        20.203  1       
disp_ctrl/p_padA_s_I_57_i11_2_lut/A->disp_ctrl/p_padA_s_I_57_i11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        20.680  2       
disp_ctrl/n11_adj_2243                                    NET DELAY         2.075        22.755  1       
disp_ctrl/i21624_3_lut/C->disp_ctrl/i21624_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        23.232  1       
disp_ctrl/n24685                                          NET DELAY         2.075        25.307  1       
disp_ctrl/i21625_3_lut/A->disp_ctrl/i21625_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.784  1       
disp_ctrl/n24686                                          NET DELAY         2.075        27.859  1       
disp_ctrl/i21509_3_lut/A->disp_ctrl/i21509_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        28.336  1       
disp_ctrl/n14_adj_2236                                    NET DELAY         2.075        30.411  1       
disp_ctrl/i21626_4_lut/A->disp_ctrl/i21626_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        30.888  1       
disp_ctrl/n24687                                          NET DELAY         2.075        32.963  1       
disp_ctrl/i21627_3_lut/A->disp_ctrl/i21627_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        33.440  2       
n24688                                                    NET DELAY         2.075        35.515  1       
disp_ctrl/i21505_3_lut/A->disp_ctrl/i21505_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        35.992  1       
p_padA_s_N_769                                            NET DELAY         2.075        38.067  1       
vga_ctrl/i6_4_lut/B->vga_ctrl/i6_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        38.544  1       
n15_adj_2345                                              NET DELAY         2.075        40.619  1       
disp_ctrl/i2_4_lut_adj_347/B->disp_ctrl/i2_4_lut_adj_347/Z
                                          LUT4            B_TO_Z_DELAY      0.477        41.096  1       
disp_ctrl/n13_adj_2232                                    NET DELAY         2.075        43.171  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        43.648  1       
disp_ctrl/n18_adj_2222                                    NET DELAY         2.075        45.723  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          LUT4            B_TO_Z_DELAY      0.477        46.200  1       
disp_ctrl/n20_adj_2220                                    NET DELAY         2.075        48.275  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          LUT4            B_TO_Z_DELAY      0.477        48.752  4       
altcol_N_141                                              NET DELAY         2.075        50.827  1       
disp_ctrl/i2_2_lut_3_lut/B->disp_ctrl/i2_2_lut_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        51.304  1       
pixval                                                    NET DELAY         2.075        53.379  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i0/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 76.3% (route), 23.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -0.667 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       40.269
-------------------------------------   ------
End-of-path arrival time( ns )          53.379

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i0/CK->col_ctrl/y_padA_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  11      
p_padA_N_440[0]                                           NET DELAY         0.280        14.781  1       
disp_ctrl/add_123_add_5_1/B1->disp_ctrl/add_123_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        15.139  2       
disp_ctrl/n16460                                          NET DELAY         0.280        15.419  1       
disp_ctrl/add_123_add_5_3/CI0->disp_ctrl/add_123_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.697  2       
disp_ctrl/n27334                                          NET DELAY         0.280        15.977  1       
disp_ctrl/add_123_add_5_3/CI1->disp_ctrl/add_123_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.255  2       
disp_ctrl/n16462                                          NET DELAY         0.280        16.535  1       
disp_ctrl/add_123_add_5_5/CI0->disp_ctrl/add_123_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.813  2       
disp_ctrl/n27337                                          NET DELAY         0.280        17.093  1       
disp_ctrl/add_123_add_5_5/CI1->disp_ctrl/add_123_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.371  2       
disp_ctrl/n16464                                          NET DELAY         0.280        17.651  1       
disp_ctrl/add_123_add_5_7/D0->disp_ctrl/add_123_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        18.128  1       
disp_ctrl/p_padA_s_N_770[5]                               NET DELAY         2.075        20.203  1       
disp_ctrl/p_padA_s_I_57_i11_2_lut/A->disp_ctrl/p_padA_s_I_57_i11_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        20.680  2       
disp_ctrl/n11_adj_2243                                    NET DELAY         2.075        22.755  1       
disp_ctrl/i21624_3_lut/C->disp_ctrl/i21624_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        23.232  1       
disp_ctrl/n24685                                          NET DELAY         2.075        25.307  1       
disp_ctrl/i21625_3_lut/A->disp_ctrl/i21625_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        25.784  1       
disp_ctrl/n24686                                          NET DELAY         2.075        27.859  1       
disp_ctrl/i21509_3_lut/A->disp_ctrl/i21509_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        28.336  1       
disp_ctrl/n14_adj_2236                                    NET DELAY         2.075        30.411  1       
disp_ctrl/i21626_4_lut/A->disp_ctrl/i21626_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        30.888  1       
disp_ctrl/n24687                                          NET DELAY         2.075        32.963  1       
disp_ctrl/i21627_3_lut/A->disp_ctrl/i21627_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        33.440  2       
n24688                                                    NET DELAY         2.075        35.515  1       
disp_ctrl/i21505_3_lut/A->disp_ctrl/i21505_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        35.992  1       
p_padA_s_N_769                                            NET DELAY         2.075        38.067  1       
vga_ctrl/i6_4_lut/B->vga_ctrl/i6_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        38.544  1       
n15_adj_2345                                              NET DELAY         2.075        40.619  1       
disp_ctrl/i2_4_lut_adj_347/B->disp_ctrl/i2_4_lut_adj_347/Z
                                          LUT4            B_TO_Z_DELAY      0.477        41.096  1       
disp_ctrl/n13_adj_2232                                    NET DELAY         2.075        43.171  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        43.648  1       
disp_ctrl/n18_adj_2222                                    NET DELAY         2.075        45.723  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          LUT4            B_TO_Z_DELAY      0.477        46.200  1       
disp_ctrl/n20_adj_2220                                    NET DELAY         2.075        48.275  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          LUT4            B_TO_Z_DELAY      0.477        48.752  4       
altcol_N_141                                              NET DELAY         2.075        50.827  1       
vga_ctrl/i13_1_lut_2_lut_3_lut/B->vga_ctrl/i13_1_lut_2_lut_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        51.304  1       
vga_ctrl/rgb_2__N_106[0]                                  NET DELAY         2.075        53.379  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1007__i12/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padB_h_i0_i1/CK->col_ctrl/padB_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padB_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_738_i2_3_lut/B->col_ctrl/mux_738_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n1083[1]                                         NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n16524                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n27115                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n16526                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n27118                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n16528                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n27121                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1848[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12_adj_2339                                              NET DELAY         2.075        25.851  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n20912                                                    NET DELAY         2.075        28.403  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1815                                           NET DELAY         2.075        30.955  1       
col_ctrl/i4_4_lut/D->col_ctrl/i4_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n10                                              NET DELAY         2.075        33.507  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        33.984  2       
col_ctrl/power_en_N_1777                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_237/A->col_ctrl/i2_3_lut_adj_237/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.536  5       
col_ctrl/n687                                             NET DELAY         2.075        38.611  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n720                                             NET DELAY         2.075        41.163  1       
col_ctrl/i8281_3_lut/C->col_ctrl/i8281_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4386                                            NET DELAY         2.075        43.715  1       
col_ctrl/i22155_4_lut/A->col_ctrl/i22155_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4480                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1007__i10/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padB_h_i0_i1/CK->col_ctrl/padB_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padB_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_738_i2_3_lut/B->col_ctrl/mux_738_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n1083[1]                                         NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n16524                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n27115                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n16526                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n27118                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n16528                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n27121                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1848[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12_adj_2339                                              NET DELAY         2.075        25.851  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n20912                                                    NET DELAY         2.075        28.403  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1815                                           NET DELAY         2.075        30.955  1       
col_ctrl/i4_4_lut/D->col_ctrl/i4_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n10                                              NET DELAY         2.075        33.507  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        33.984  2       
col_ctrl/power_en_N_1777                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_237/A->col_ctrl/i2_3_lut_adj_237/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.536  5       
col_ctrl/n687                                             NET DELAY         2.075        38.611  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n720                                             NET DELAY         2.075        41.163  1       
col_ctrl/i8281_3_lut/C->col_ctrl/i8281_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4386                                            NET DELAY         2.075        43.715  1       
col_ctrl/i22155_4_lut/A->col_ctrl/i22155_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4480                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1007__i11/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padB_h_i0_i1/CK->col_ctrl/padB_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padB_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_738_i2_3_lut/B->col_ctrl/mux_738_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n1083[1]                                         NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n16524                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n27115                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n16526                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n27118                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n16528                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n27121                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1848[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12_adj_2339                                              NET DELAY         2.075        25.851  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n20912                                                    NET DELAY         2.075        28.403  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1815                                           NET DELAY         2.075        30.955  1       
col_ctrl/i4_4_lut/D->col_ctrl/i4_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n10                                              NET DELAY         2.075        33.507  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        33.984  2       
col_ctrl/power_en_N_1777                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_237/A->col_ctrl/i2_3_lut_adj_237/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.536  5       
col_ctrl/n687                                             NET DELAY         2.075        38.611  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n720                                             NET DELAY         2.075        41.163  1       
col_ctrl/i8281_3_lut/C->col_ctrl/i8281_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4386                                            NET DELAY         2.075        43.715  1       
col_ctrl/i22155_4_lut/A->col_ctrl/i22155_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4480                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1007__i8/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padB_h_i0_i1/CK->col_ctrl/padB_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padB_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_738_i2_3_lut/B->col_ctrl/mux_738_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n1083[1]                                         NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n16524                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n27115                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n16526                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n27118                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n16528                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n27121                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1848[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12_adj_2339                                              NET DELAY         2.075        25.851  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n20912                                                    NET DELAY         2.075        28.403  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1815                                           NET DELAY         2.075        30.955  1       
col_ctrl/i4_4_lut/D->col_ctrl/i4_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n10                                              NET DELAY         2.075        33.507  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        33.984  2       
col_ctrl/power_en_N_1777                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_237/A->col_ctrl/i2_3_lut_adj_237/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.536  5       
col_ctrl/n687                                             NET DELAY         2.075        38.611  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n720                                             NET DELAY         2.075        41.163  1       
col_ctrl/i8281_3_lut/C->col_ctrl/i8281_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4386                                            NET DELAY         2.075        43.715  1       
col_ctrl/i22155_4_lut/A->col_ctrl/i22155_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4480                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1007__i7/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padB_h_i0_i1/CK->col_ctrl/padB_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padB_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_738_i2_3_lut/B->col_ctrl/mux_738_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n1083[1]                                         NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n16524                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n27115                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n16526                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n27118                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n16528                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n27121                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1848[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12_adj_2339                                              NET DELAY         2.075        25.851  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n20912                                                    NET DELAY         2.075        28.403  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1815                                           NET DELAY         2.075        30.955  1       
col_ctrl/i4_4_lut/D->col_ctrl/i4_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n10                                              NET DELAY         2.075        33.507  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        33.984  2       
col_ctrl/power_en_N_1777                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_237/A->col_ctrl/i2_3_lut_adj_237/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.536  5       
col_ctrl/n687                                             NET DELAY         2.075        38.611  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n720                                             NET DELAY         2.075        41.163  1       
col_ctrl/i8281_3_lut/C->col_ctrl/i8281_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4386                                            NET DELAY         2.075        43.715  1       
col_ctrl/i22155_4_lut/A->col_ctrl/i22155_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4480                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1007__i6/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padB_h_i0_i1/CK->col_ctrl/padB_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padB_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_738_i2_3_lut/B->col_ctrl/mux_738_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n1083[1]                                         NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n16524                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n27115                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n16526                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n27118                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n16528                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n27121                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1848[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut/B->i5_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12_adj_2339                                              NET DELAY         2.075        25.851  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n20912                                                    NET DELAY         2.075        28.403  1       
i2_4_lut/C->i2_4_lut/Z                    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1815                                           NET DELAY         2.075        30.955  1       
col_ctrl/i4_4_lut/D->col_ctrl/i4_4_lut/Z  LUT4            D_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n10                                              NET DELAY         2.075        33.507  1       
col_ctrl/i5_4_lut/B->col_ctrl/i5_4_lut/Z  LUT4            B_TO_Z_DELAY      0.477        33.984  2       
col_ctrl/power_en_N_1777                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_237/A->col_ctrl/i2_3_lut_adj_237/Z
                                          LUT4            A_TO_Z_DELAY      0.477        36.536  5       
col_ctrl/n687                                             NET DELAY         2.075        38.611  1       
col_ctrl/i388_2_lut_4_lut/B->col_ctrl/i388_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n720                                             NET DELAY         2.075        41.163  1       
col_ctrl/i8281_3_lut/C->col_ctrl/i8281_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4386                                            NET DELAY         2.075        43.715  1       
col_ctrl/i22155_4_lut/A->col_ctrl/i22155_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4480                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
540 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i0/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i9/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i13/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i10/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i14/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i15/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i11/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i7/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i6/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i4/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  67      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  214     
clk                                                       NET DELAY      10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

