{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705345312054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705345312054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 15 13:01:51 2024 " "Processing started: Mon Jan 15 13:01:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705345312054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345312054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c Monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c Monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345312054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705345312164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705345312164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/IMemory/IMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/IMemory/IMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "../IMemory/IMemory.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/IMemory/IMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/SignExtendPC/SignExtendPC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/SignExtendPC/SignExtendPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtendPC " "Found entity 1: SignExtendPC" {  } { { "../SignExtendPC/SignExtendPC.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/SignExtendPC/SignExtendPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/BJcontrol/BJcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/BJcontrol/BJcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 BJcontrol " "Found entity 1: BJcontrol" {  } { { "../BJcontrol/BJcontrol.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/BJcontrol/BJcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/DecodeALU/DecodeALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/DecodeALU/DecodeALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeALU " "Found entity 1: DecodeALU" {  } { { "../DecodeALU/DecodeALU.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/DecodeALU/DecodeALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Memory/Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Memory/Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Memory/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/FullAdderN/FullAdderN.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/FullAdderN/FullAdderN.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdderN " "Found entity 1: FullAdderN" {  } { { "../FullAdderN/FullAdderN.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/FullAdderN/FullAdderN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/FullAdder/FullAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/FullAdder/FullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/FullAdder/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/SignExtend/SignExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/SignExtend/SignExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend/SignExtend.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/SignExtend/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/RegisterFile/RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/RegisterFile/RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile/RegisterFile.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/RegisterFile/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316646 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(17) " "Verilog HDL information at ALU.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../ALU/ALU.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/ALU/ALU.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705345316647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Decode/Decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Decode/Decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "../Decode/Decode.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Decode/Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Monociclo.v 2 2 " "Found 2 design units, including 2 entities, in source file Monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monociclo " "Found entity 1: Monociclo" {  } { { "Monociclo.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316648 ""} { "Info" "ISGN_ENTITY_NAME" "2 Monociclo_vlg_tst " "Found entity 2: Monociclo_vlg_tst" {  } { { "Monociclo.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705345316648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345316648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Monociclo " "Elaborating entity \"Monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705345316685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderN FullAdderN:Add4 " "Elaborating entity \"FullAdderN\" for hierarchy \"FullAdderN:Add4\"" {  } { { "Monociclo.v" "Add4" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdderN:Add4\|FullAdder:genfor\[0\].Adder " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdderN:Add4\|FullAdder:genfor\[0\].Adder\"" {  } { { "../FullAdderN/FullAdderN.v" "genfor\[0\].Adder" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/FullAdderN/FullAdderN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMemory IMemory:Instr_Mem " "Elaborating entity \"IMemory\" for hierarchy \"IMemory:Instr_Mem\"" {  } { { "Monociclo.v" "Instr_Mem" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316707 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19 0 31 IMemory.v(16) " "Verilog HDL warning at IMemory.v(16): number of words (19) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../IMemory/IMemory.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/IMemory/IMemory.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705345316707 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 IMemory.v(12) " "Net \"mem.data_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705345316708 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 IMemory.v(12) " "Net \"mem.waddr_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705345316708 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 IMemory.v(12) " "Net \"mem.we_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705345316708 "|Monociclo|IMemory:Instr_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Deco " "Elaborating entity \"Decode\" for hierarchy \"Decode:Deco\"" {  } { { "Monociclo.v" "Deco" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeALU DecodeALU:DecoALU " "Elaborating entity \"DecodeALU\" for hierarchy \"DecodeALU:DecoALU\"" {  } { { "Monociclo.v" "DecoALU" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtendPC SignExtendPC:SignExtPC " "Elaborating entity \"SignExtendPC\" for hierarchy \"SignExtendPC:SignExtPC\"" {  } { { "Monociclo.v" "SignExtPC" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "Monociclo.v" "RegFile" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExt " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExt\"" {  } { { "Monociclo.v" "SignExt" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Exe " "Elaborating entity \"ALU\" for hierarchy \"ALU:Exe\"" {  } { { "Monociclo.v" "Exe" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderN ALU:Exe\|FullAdderN:sumres " "Elaborating entity \"FullAdderN\" for hierarchy \"ALU:Exe\|FullAdderN:sumres\"" {  } { { "../ALU/ALU.v" "sumres" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/ALU/ALU.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BJcontrol BJcontrol:BJctrl " "Elaborating entity \"BJcontrol\" for hierarchy \"BJcontrol:BJctrl\"" {  } { { "Monociclo.v" "BJctrl" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:DataMem " "Elaborating entity \"Memory\" for hierarchy \"Memory:DataMem\"" {  } { { "Monociclo.v" "DataMem" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/Monociclo.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345316760 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1018 0 31 Memory.v(19) " "Verilog HDL warning at Memory.v(19): number of words (1018) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../Memory/Memory.v" "" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Memory/Memory.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705345316761 "|Monociclo|Memory:DataMem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:RegFile\|mem " "RAM logic \"RegisterFile:RegFile\|mem\" is uninferred due to asynchronous read logic" {  } { { "../RegisterFile/RegisterFile.v" "mem" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/RegisterFile/RegisterFile.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1705345317093 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:DataMem\|mem " "RAM logic \"Memory:DataMem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Memory/Memory.v" "mem" { Text "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Memory/Memory.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1705345317093 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1705345317093 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/db/Monociclo.ram0_IMemory_b32d8800_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/db/Monociclo.ram0_IMemory_b32d8800_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1705345317094 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1705345317388 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705345321151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705345325660 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/output_files/Monociclo.map.smsg " "Generated suppressed messages file /home/ricardo/Escritorio/RicardoAldairTT/MCIC/A23/Examen_Monociclo_vfinal/Examen_Monociclo_vfinal/Monociclo/output_files/Monociclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345335680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705345335882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705345335882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6915 " "Implemented 6915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705345336153 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705345336153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6849 " "Implemented 6849 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705345336153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705345336153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705345336164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 15 13:02:16 2024 " "Processing ended: Mon Jan 15 13:02:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705345336164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705345336164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705345336164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705345336164 ""}
