@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":25:8:25:12|Signal rdy_o is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":10:7:10:16|Synthesizing work.wb_manager.rtl.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":45:14:45:15|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "100000".
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.wb_manager.rtl
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":112:2:112:5|Latch generated from process for signal nState(0 to 5); possible missing assignment in an if or case statement.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|All reachable assignments to status_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|Feedback mux created for signal status_reg[7:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":8:7:8:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 21 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|All reachable assignments to main.option(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|All reachable assignments to main.option(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|All reachable assignments to main.option(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|All reachable assignments to main.option(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|All reachable assignments to main.option(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|All reachable assignments to main.option(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL251 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:33:24:38|All reachable assignments to main.option(1 downto 0) assign 1, register removed by optimization
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":16:3:16:12|Input port bits 7 to 3 of option_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:22|Pruning register bit 7 of data_io(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:22|Pruning register bit 5 of data_io(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:22|Pruning register bit 1 of data_io(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Pruning register bit 7 of addr_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Pruning register bits 5 to 3 of addr_i(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Register bit addr_i(1) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:22|Register bit data_io(3) is always 0.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:22|Pruning register bit 3 of data_io(4 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Pruning register bit 1 of addr_i(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":99:7:99:13|Trying to extract state machine for register NoName.
@N: CL159 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":13:2:13:8|Input usb_osc is unused.
