5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (cne1.vcd) 2 -o (cne1.cdd) 2 -v (cne1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 cne1.v 8 29 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 10 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 10 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 12 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 cne1.v 0 18 1
2 2 0 13 50008 1 21004 0 0 1 16 0 0
2 3 1 13 10001 0 1410 0 0 1 1 a
2 4 37 13 10008 1 16 2 3
2 5 0 14 50008 1 21000 0 0 1 16 0 1
2 6 1 14 10001 0 1400 0 0 1 1 b
2 7 37 14 10008 1 2 5 6
2 8 0 15 50008 1 21004 0 0 1 16 0 0
2 9 1 15 10001 0 1410 0 0 1 1 c
2 10 37 15 10008 1 16 8 9
2 11 0 16 20002 1 1008 0 0 32 48 5 0
2 12 2c 16 10002 2 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 1 17 b000b 1 1004 0 0 1 1 c
2 14 1 17 50005 0 1000 0 0 1 1 b
2 15 16 17 5000b 1 1008 13 14 1 18 0 1 0 1 0 0
2 16 1 17 10001 0 1410 0 0 1 1 a
2 17 37 17 1000b 1 1a 15 16
4 4 13 1 11 7 7 4
4 7 14 1 0 10 10 4
4 10 15 1 0 12 12 4
4 12 16 1 0 17 0 4
4 17 17 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 cne1.v 0 27 1
