INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/adder_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/is_zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sources_1/imports/src/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/processor_tb.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/processor_tb.v:82]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset is not permitted, left-hand side should be reg/integer/time/genvar [/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/processor_tb.v:83]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reset is not permitted, left-hand side should be reg/integer/time/genvar [/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/processor_tb.v:85]
ERROR: [VRFC 10-8530] module 'processor_tb' is ignored due to previous errors [/home/sidharth/Vivado_Projects/CA-590/CA-590.srcs/sim_1/imports/sim/processor_tb.v:23]
