///Register `VCTR58` reader
pub type R = crate::R<VCTR58rs>;
///Register `VCTR58` writer
pub type W = crate::W<VCTR58rs>;
///Field `B1856` reader - B1856
pub type B1856_R = crate::BitReader;
///Field `B1856` writer - B1856
pub type B1856_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1857` reader - B1857
pub type B1857_R = crate::BitReader;
///Field `B1857` writer - B1857
pub type B1857_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1858` reader - B1858
pub type B1858_R = crate::BitReader;
///Field `B1858` writer - B1858
pub type B1858_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1859` reader - B1859
pub type B1859_R = crate::BitReader;
///Field `B1859` writer - B1859
pub type B1859_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1860` reader - B1860
pub type B1860_R = crate::BitReader;
///Field `B1860` writer - B1860
pub type B1860_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1861` reader - B1861
pub type B1861_R = crate::BitReader;
///Field `B1861` writer - B1861
pub type B1861_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1862` reader - B1862
pub type B1862_R = crate::BitReader;
///Field `B1862` writer - B1862
pub type B1862_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1863` reader - B1863
pub type B1863_R = crate::BitReader;
///Field `B1863` writer - B1863
pub type B1863_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1864` reader - B1864
pub type B1864_R = crate::BitReader;
///Field `B1864` writer - B1864
pub type B1864_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1865` reader - B1865
pub type B1865_R = crate::BitReader;
///Field `B1865` writer - B1865
pub type B1865_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1866` reader - B1866
pub type B1866_R = crate::BitReader;
///Field `B1866` writer - B1866
pub type B1866_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1867` reader - B1867
pub type B1867_R = crate::BitReader;
///Field `B1867` writer - B1867
pub type B1867_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1868` reader - B1868
pub type B1868_R = crate::BitReader;
///Field `B1868` writer - B1868
pub type B1868_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1869` reader - B1869
pub type B1869_R = crate::BitReader;
///Field `B1869` writer - B1869
pub type B1869_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1870` reader - B1870
pub type B1870_R = crate::BitReader;
///Field `B1870` writer - B1870
pub type B1870_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1871` reader - B1871
pub type B1871_R = crate::BitReader;
///Field `B1871` writer - B1871
pub type B1871_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1872` reader - B1872
pub type B1872_R = crate::BitReader;
///Field `B1872` writer - B1872
pub type B1872_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1873` reader - B1873
pub type B1873_R = crate::BitReader;
///Field `B1873` writer - B1873
pub type B1873_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1874` reader - B1874
pub type B1874_R = crate::BitReader;
///Field `B1874` writer - B1874
pub type B1874_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1875` reader - B1875
pub type B1875_R = crate::BitReader;
///Field `B1875` writer - B1875
pub type B1875_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1876` reader - B1876
pub type B1876_R = crate::BitReader;
///Field `B1876` writer - B1876
pub type B1876_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1877` reader - B1877
pub type B1877_R = crate::BitReader;
///Field `B1877` writer - B1877
pub type B1877_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1878` reader - B1878
pub type B1878_R = crate::BitReader;
///Field `B1878` writer - B1878
pub type B1878_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1879` reader - B1879
pub type B1879_R = crate::BitReader;
///Field `B1879` writer - B1879
pub type B1879_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1880` reader - B1880
pub type B1880_R = crate::BitReader;
///Field `B1880` writer - B1880
pub type B1880_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1881` reader - B1881
pub type B1881_R = crate::BitReader;
///Field `B1881` writer - B1881
pub type B1881_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1882` reader - B1882
pub type B1882_R = crate::BitReader;
///Field `B1882` writer - B1882
pub type B1882_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1883` reader - B1883
pub type B1883_R = crate::BitReader;
///Field `B1883` writer - B1883
pub type B1883_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1884` reader - B1884
pub type B1884_R = crate::BitReader;
///Field `B1884` writer - B1884
pub type B1884_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1885` reader - B1885
pub type B1885_R = crate::BitReader;
///Field `B1885` writer - B1885
pub type B1885_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1886` reader - B1886
pub type B1886_R = crate::BitReader;
///Field `B1886` writer - B1886
pub type B1886_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1887` reader - B1887
pub type B1887_R = crate::BitReader;
///Field `B1887` writer - B1887
pub type B1887_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B1856
    #[inline(always)]
    pub fn b1856(&self) -> B1856_R {
        B1856_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B1857
    #[inline(always)]
    pub fn b1857(&self) -> B1857_R {
        B1857_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B1858
    #[inline(always)]
    pub fn b1858(&self) -> B1858_R {
        B1858_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B1859
    #[inline(always)]
    pub fn b1859(&self) -> B1859_R {
        B1859_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B1860
    #[inline(always)]
    pub fn b1860(&self) -> B1860_R {
        B1860_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B1861
    #[inline(always)]
    pub fn b1861(&self) -> B1861_R {
        B1861_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B1862
    #[inline(always)]
    pub fn b1862(&self) -> B1862_R {
        B1862_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B1863
    #[inline(always)]
    pub fn b1863(&self) -> B1863_R {
        B1863_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B1864
    #[inline(always)]
    pub fn b1864(&self) -> B1864_R {
        B1864_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B1865
    #[inline(always)]
    pub fn b1865(&self) -> B1865_R {
        B1865_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B1866
    #[inline(always)]
    pub fn b1866(&self) -> B1866_R {
        B1866_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B1867
    #[inline(always)]
    pub fn b1867(&self) -> B1867_R {
        B1867_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B1868
    #[inline(always)]
    pub fn b1868(&self) -> B1868_R {
        B1868_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B1869
    #[inline(always)]
    pub fn b1869(&self) -> B1869_R {
        B1869_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B1870
    #[inline(always)]
    pub fn b1870(&self) -> B1870_R {
        B1870_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B1871
    #[inline(always)]
    pub fn b1871(&self) -> B1871_R {
        B1871_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B1872
    #[inline(always)]
    pub fn b1872(&self) -> B1872_R {
        B1872_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B1873
    #[inline(always)]
    pub fn b1873(&self) -> B1873_R {
        B1873_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B1874
    #[inline(always)]
    pub fn b1874(&self) -> B1874_R {
        B1874_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B1875
    #[inline(always)]
    pub fn b1875(&self) -> B1875_R {
        B1875_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B1876
    #[inline(always)]
    pub fn b1876(&self) -> B1876_R {
        B1876_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B1877
    #[inline(always)]
    pub fn b1877(&self) -> B1877_R {
        B1877_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B1878
    #[inline(always)]
    pub fn b1878(&self) -> B1878_R {
        B1878_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B1879
    #[inline(always)]
    pub fn b1879(&self) -> B1879_R {
        B1879_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B1880
    #[inline(always)]
    pub fn b1880(&self) -> B1880_R {
        B1880_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B1881
    #[inline(always)]
    pub fn b1881(&self) -> B1881_R {
        B1881_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B1882
    #[inline(always)]
    pub fn b1882(&self) -> B1882_R {
        B1882_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B1883
    #[inline(always)]
    pub fn b1883(&self) -> B1883_R {
        B1883_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B1884
    #[inline(always)]
    pub fn b1884(&self) -> B1884_R {
        B1884_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B1885
    #[inline(always)]
    pub fn b1885(&self) -> B1885_R {
        B1885_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B1886
    #[inline(always)]
    pub fn b1886(&self) -> B1886_R {
        B1886_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B1887
    #[inline(always)]
    pub fn b1887(&self) -> B1887_R {
        B1887_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR58")
            .field("b1856", &self.b1856())
            .field("b1857", &self.b1857())
            .field("b1858", &self.b1858())
            .field("b1859", &self.b1859())
            .field("b1860", &self.b1860())
            .field("b1861", &self.b1861())
            .field("b1862", &self.b1862())
            .field("b1863", &self.b1863())
            .field("b1864", &self.b1864())
            .field("b1865", &self.b1865())
            .field("b1866", &self.b1866())
            .field("b1867", &self.b1867())
            .field("b1868", &self.b1868())
            .field("b1869", &self.b1869())
            .field("b1870", &self.b1870())
            .field("b1871", &self.b1871())
            .field("b1872", &self.b1872())
            .field("b1873", &self.b1873())
            .field("b1874", &self.b1874())
            .field("b1875", &self.b1875())
            .field("b1876", &self.b1876())
            .field("b1877", &self.b1877())
            .field("b1878", &self.b1878())
            .field("b1879", &self.b1879())
            .field("b1880", &self.b1880())
            .field("b1881", &self.b1881())
            .field("b1882", &self.b1882())
            .field("b1883", &self.b1883())
            .field("b1884", &self.b1884())
            .field("b1885", &self.b1885())
            .field("b1886", &self.b1886())
            .field("b1887", &self.b1887())
            .finish()
    }
}
impl W {
    ///Bit 0 - B1856
    #[inline(always)]
    pub fn b1856(&mut self) -> B1856_W<'_, VCTR58rs> {
        B1856_W::new(self, 0)
    }
    ///Bit 1 - B1857
    #[inline(always)]
    pub fn b1857(&mut self) -> B1857_W<'_, VCTR58rs> {
        B1857_W::new(self, 1)
    }
    ///Bit 2 - B1858
    #[inline(always)]
    pub fn b1858(&mut self) -> B1858_W<'_, VCTR58rs> {
        B1858_W::new(self, 2)
    }
    ///Bit 3 - B1859
    #[inline(always)]
    pub fn b1859(&mut self) -> B1859_W<'_, VCTR58rs> {
        B1859_W::new(self, 3)
    }
    ///Bit 4 - B1860
    #[inline(always)]
    pub fn b1860(&mut self) -> B1860_W<'_, VCTR58rs> {
        B1860_W::new(self, 4)
    }
    ///Bit 5 - B1861
    #[inline(always)]
    pub fn b1861(&mut self) -> B1861_W<'_, VCTR58rs> {
        B1861_W::new(self, 5)
    }
    ///Bit 6 - B1862
    #[inline(always)]
    pub fn b1862(&mut self) -> B1862_W<'_, VCTR58rs> {
        B1862_W::new(self, 6)
    }
    ///Bit 7 - B1863
    #[inline(always)]
    pub fn b1863(&mut self) -> B1863_W<'_, VCTR58rs> {
        B1863_W::new(self, 7)
    }
    ///Bit 8 - B1864
    #[inline(always)]
    pub fn b1864(&mut self) -> B1864_W<'_, VCTR58rs> {
        B1864_W::new(self, 8)
    }
    ///Bit 9 - B1865
    #[inline(always)]
    pub fn b1865(&mut self) -> B1865_W<'_, VCTR58rs> {
        B1865_W::new(self, 9)
    }
    ///Bit 10 - B1866
    #[inline(always)]
    pub fn b1866(&mut self) -> B1866_W<'_, VCTR58rs> {
        B1866_W::new(self, 10)
    }
    ///Bit 11 - B1867
    #[inline(always)]
    pub fn b1867(&mut self) -> B1867_W<'_, VCTR58rs> {
        B1867_W::new(self, 11)
    }
    ///Bit 12 - B1868
    #[inline(always)]
    pub fn b1868(&mut self) -> B1868_W<'_, VCTR58rs> {
        B1868_W::new(self, 12)
    }
    ///Bit 13 - B1869
    #[inline(always)]
    pub fn b1869(&mut self) -> B1869_W<'_, VCTR58rs> {
        B1869_W::new(self, 13)
    }
    ///Bit 14 - B1870
    #[inline(always)]
    pub fn b1870(&mut self) -> B1870_W<'_, VCTR58rs> {
        B1870_W::new(self, 14)
    }
    ///Bit 15 - B1871
    #[inline(always)]
    pub fn b1871(&mut self) -> B1871_W<'_, VCTR58rs> {
        B1871_W::new(self, 15)
    }
    ///Bit 16 - B1872
    #[inline(always)]
    pub fn b1872(&mut self) -> B1872_W<'_, VCTR58rs> {
        B1872_W::new(self, 16)
    }
    ///Bit 17 - B1873
    #[inline(always)]
    pub fn b1873(&mut self) -> B1873_W<'_, VCTR58rs> {
        B1873_W::new(self, 17)
    }
    ///Bit 18 - B1874
    #[inline(always)]
    pub fn b1874(&mut self) -> B1874_W<'_, VCTR58rs> {
        B1874_W::new(self, 18)
    }
    ///Bit 19 - B1875
    #[inline(always)]
    pub fn b1875(&mut self) -> B1875_W<'_, VCTR58rs> {
        B1875_W::new(self, 19)
    }
    ///Bit 20 - B1876
    #[inline(always)]
    pub fn b1876(&mut self) -> B1876_W<'_, VCTR58rs> {
        B1876_W::new(self, 20)
    }
    ///Bit 21 - B1877
    #[inline(always)]
    pub fn b1877(&mut self) -> B1877_W<'_, VCTR58rs> {
        B1877_W::new(self, 21)
    }
    ///Bit 22 - B1878
    #[inline(always)]
    pub fn b1878(&mut self) -> B1878_W<'_, VCTR58rs> {
        B1878_W::new(self, 22)
    }
    ///Bit 23 - B1879
    #[inline(always)]
    pub fn b1879(&mut self) -> B1879_W<'_, VCTR58rs> {
        B1879_W::new(self, 23)
    }
    ///Bit 24 - B1880
    #[inline(always)]
    pub fn b1880(&mut self) -> B1880_W<'_, VCTR58rs> {
        B1880_W::new(self, 24)
    }
    ///Bit 25 - B1881
    #[inline(always)]
    pub fn b1881(&mut self) -> B1881_W<'_, VCTR58rs> {
        B1881_W::new(self, 25)
    }
    ///Bit 26 - B1882
    #[inline(always)]
    pub fn b1882(&mut self) -> B1882_W<'_, VCTR58rs> {
        B1882_W::new(self, 26)
    }
    ///Bit 27 - B1883
    #[inline(always)]
    pub fn b1883(&mut self) -> B1883_W<'_, VCTR58rs> {
        B1883_W::new(self, 27)
    }
    ///Bit 28 - B1884
    #[inline(always)]
    pub fn b1884(&mut self) -> B1884_W<'_, VCTR58rs> {
        B1884_W::new(self, 28)
    }
    ///Bit 29 - B1885
    #[inline(always)]
    pub fn b1885(&mut self) -> B1885_W<'_, VCTR58rs> {
        B1885_W::new(self, 29)
    }
    ///Bit 30 - B1886
    #[inline(always)]
    pub fn b1886(&mut self) -> B1886_W<'_, VCTR58rs> {
        B1886_W::new(self, 30)
    }
    ///Bit 31 - B1887
    #[inline(always)]
    pub fn b1887(&mut self) -> B1887_W<'_, VCTR58rs> {
        B1887_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr58::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr58::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB2:VCTR58)*/
pub struct VCTR58rs;
impl crate::RegisterSpec for VCTR58rs {
    type Ux = u32;
}
///`read()` method returns [`vctr58::R`](R) reader structure
impl crate::Readable for VCTR58rs {}
///`write(|w| ..)` method takes [`vctr58::W`](W) writer structure
impl crate::Writable for VCTR58rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR58 to value 0xffff_ffff
impl crate::Resettable for VCTR58rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
