// Seed: 157877298
module module_0;
  wire id_1 = id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_7(
      .id_0(id_8),
      .id_1(id_5),
      .id_2(id_3),
      .id_3(1'b0),
      .id_4({id_2{id_1}}),
      .id_5(id_5),
      .id_6(1'b0)
  );
  wire id_9;
  wire id_10;
  wire id_11;
  genvar id_12;
  wire id_13;
endmodule
