#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan  5 17:46:33 2023
# Process ID: 56711
# Current directory: /home/safayat/HLS_Security_UB/self_projects/blake2s/blake2s_project/blake2s_project.runs/synth_1
# Command line: vivado -log blake2s.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source blake2s.tcl
# Log file: /home/safayat/HLS_Security_UB/self_projects/blake2s/blake2s_project/blake2s_project.runs/synth_1/blake2s.vds
# Journal file: /home/safayat/HLS_Security_UB/self_projects/blake2s/blake2s_project/blake2s_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source blake2s.tcl -notrace
Command: synth_design -top blake2s -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 56725 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1253.332 ; gain = 86.000 ; free physical = 42189 ; free virtual = 52838
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blake2s' [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2s.vhd:107]
	Parameter MAX_MESSAGE_LENGTH bound to: 2147483647 - type: integer 
	Parameter BASE_WIDTH bound to: 32 - type: integer 
	Parameter COMP_ROUNDS bound to: 10 - type: integer 
	Parameter BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MAX_HASH_LENGTH bound to: 32 - type: integer 
	Parameter MAX_MESSAGE_LENGTH bound to: 2147483647 - type: integer 
INFO: [Synth 8-3491] module 'blake2' declared at '/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2.vhd:39' bound to instance 'blake2_inst' of component 'blake2' [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2s.vhd:139]
INFO: [Synth 8-638] synthesizing module 'blake2' [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2.vhd:136]
	Parameter BASE_WIDTH bound to: 32 - type: integer 
	Parameter COMP_ROUNDS bound to: 10 - type: integer 
	Parameter BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MAX_HASH_LENGTH bound to: 32 - type: integer 
	Parameter MAX_MESSAGE_LENGTH bound to: 2147483647 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2.vhd:280]
INFO: [Synth 8-226] default block is never used [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2.vhd:414]
INFO: [Synth 8-226] default block is never used [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element total_bytes_reg was removed.  [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'blake2' (1#1) [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'blake2s' (2#1) [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2s.vhd:107]
WARNING: [Synth 8-3331] design blake2 has unconnected port key_len[9]
WARNING: [Synth 8-3331] design blake2 has unconnected port key_len[8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1322.863 ; gain = 155.531 ; free physical = 42169 ; free virtual = 52819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1322.863 ; gain = 155.531 ; free physical = 42173 ; free virtual = 52823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.867 ; gain = 163.535 ; free physical = 42173 ; free virtual = 52823
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2.vhd:414]
INFO: [Synth 8-5544] ROM "ci_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "compress_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mi_done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1604.367 ; gain = 437.035 ; free physical = 41894 ; free virtual = 52533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |blake2__GB0   |           1|     25169|
|2     |blake2__GB1   |           1|     15604|
|3     |blake2__GB2   |           1|     10214|
|4     |blake2__GB3   |           1|     28815|
|5     |blake2__GB4   |           1|      9690|
|6     |blake2__GB5   |           1|      9945|
|7     |blake2__GB6   |           1|     32244|
|8     |blake2__GB7   |           1|     33145|
|9     |blake2__GB8   |           1|     34293|
|10    |blake2__GB9   |           1|      8468|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 8     
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 13    
	   8 Input      3 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 208   
	   8 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 27    
	  11 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module blake2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 8     
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 13    
	   8 Input      3 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 208   
	   8 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 27    
	  11 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design blake2s has unconnected port key_len[9]
WARNING: [Synth 8-3331] design blake2s has unconnected port key_len[8]
WARNING: [Synth 8-3917] design blake2__GB1 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB1 has port P[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design blake2__GB6 has port P[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB6 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port O470[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB6 has port O470[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port O470[2] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB6 has port O470[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB6 has port O470[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port O560[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port O560[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port O560[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB6 has port O560[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB6 has port O560[0] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port P[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port P[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port P[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O566[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O566[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O566[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O566[1] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O566[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O568[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O568[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O568[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O568[1] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O568[0] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O573[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O573[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O573[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O573[1] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O573[0] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O578[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O578[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O578[2] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O578[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O578[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O582[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O582[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O582[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O582[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O582[0] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O586[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O586[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O586[2] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O586[1] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O586[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O595[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O595[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O595[2] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O595[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O595[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O598[9] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O598[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O598[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O598[2] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O598[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O598[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O601[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O601[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O601[2] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O601[1] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O601[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O614[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O614[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O614[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O614[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O614[0] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O624[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O624[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O624[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O624[1] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O624[0] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O634[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O634[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O634[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O634[1] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O634[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O648[4] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O648[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O648[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O648[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O648[0] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O652[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O652[3] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O652[2] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O652[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O652[0] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O670[4] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O670[3] driven by constant 0
WARNING: [Synth 8-3917] design blake2__GB7 has port O670[2] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O670[1] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O670[0] driven by constant 1
WARNING: [Synth 8-3917] design blake2__GB7 has port O677[9] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:43 . Memory (MB): peak = 1717.168 ; gain = 549.836 ; free physical = 39284 ; free virtual = 49982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |blake2__GB0   |           1|     16926|
|2     |blake2__GB1   |           1|       379|
|3     |blake2__GB2   |           1|      9949|
|4     |blake2__GB3   |           1|     28815|
|5     |blake2__GB6   |           1|     30585|
|6     |blake2__GB7   |           1|     23006|
|7     |blake2__GB8   |           1|     11438|
|8     |blake2__GB9   |           1|      2771|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:44 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39296 ; free virtual = 50017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |blake2__GB0   |           1|        96|
|2     |blake2__GB1   |           1|       359|
|3     |blake2__GB2   |           1|         4|
|4     |blake2__GB6   |           1|      1073|
|5     |blake2__GB7   |           1|      1678|
|6     |blake2__GB8   |           1|      5982|
|7     |blake2__GB9   |           1|       291|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:44 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39416 ; free virtual = 50152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39416 ; free virtual = 50178
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39416 ; free virtual = 50178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39437 ; free virtual = 50180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39437 ; free virtual = 50183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39437 ; free virtual = 50182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39437 ; free virtual = 50182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |     2|
|4     |LUT2   |   100|
|5     |LUT3   |   337|
|6     |LUT4   |   784|
|7     |LUT5   |   243|
|8     |LUT6   |  1206|
|9     |MUXF7  |    16|
|10    |FDCE   |  1622|
|11    |FDPE   |     1|
|12    |FDRE   |    71|
|13    |IBUF   |   561|
|14    |OBUF   |   258|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------+------+
|      |Instance      |Module |Cells |
+------+--------------+-------+------+
|1     |top           |       |  5241|
|2     |  blake2_inst |blake2 |  4421|
+------+--------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1718.168 ; gain = 550.836 ; free physical = 39437 ; free virtual = 50182
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 220 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:50 . Memory (MB): peak = 1722.078 ; gain = 554.746 ; free physical = 41413 ; free virtual = 52149
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:50 . Memory (MB): peak = 1722.078 ; gain = 554.746 ; free physical = 41415 ; free virtual = 52148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 616 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'blake2s' is not ideal for floorplanning, since the cellview 'blake2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:51 . Memory (MB): peak = 1766.191 ; gain = 623.684 ; free physical = 41400 ; free virtual = 52120
INFO: [Common 17-1381] The checkpoint '/home/safayat/HLS_Security_UB/self_projects/blake2s/blake2s_project/blake2s_project.runs/synth_1/blake2s.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blake2s_utilization_synth.rpt -pb blake2s_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1790.203 ; gain = 0.000 ; free physical = 41417 ; free virtual = 52140
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 17:48:29 2023...
