window.SIDEBAR_ITEMS = {"enum":[["ALUOp","Internal type ALUOp: defined at src/isa/aarch64/inst.isle line 949."],["ALUOp3","Internal type ALUOp3: defined at src/isa/aarch64/inst.isle line 987."],["AMode","Internal type AMode: defined at src/isa/aarch64/inst.isle line 1050."],["APIKey","Internal type APIKey: defined at src/isa/aarch64/inst.isle line 1615."],["AtomicRMWLoopOp","Internal type AtomicRMWLoopOp: defined at src/isa/aarch64/inst.isle line 1599."],["AtomicRMWOp","Internal type AtomicRMWOp: defined at src/isa/aarch64/inst.isle line 1584."],["BitOp","Internal type BitOp: defined at src/isa/aarch64/inst.isle line 1033."],["BranchTargetType","Internal type BranchTargetType: defined at src/isa/aarch64/inst.isle line 1622."],["FPUOp1","Internal type FPUOp1: defined at src/isa/aarch64/inst.isle line 1253."],["FPUOp2","Internal type FPUOp2: defined at src/isa/aarch64/inst.isle line 1263."],["FPUOp3","Internal type FPUOp3: defined at src/isa/aarch64/inst.isle line 1274."],["FPUOpRI","A floating-point unit (FPU) operation with two args, a register and an immediate."],["FPUOpRIMod","A floating-point unit (FPU) operation with two args, a register and an immediate that modifies its dest (so takes that input value as a separate virtual register)."],["FpuRoundMode","Internal type FpuRoundMode: defined at src/isa/aarch64/inst.isle line 1307."],["FpuToIntOp","Internal type FpuToIntOp: defined at src/isa/aarch64/inst.isle line 1280."],["Inst","Internal type MInst: defined at src/isa/aarch64/inst.isle line 2."],["IntToFpuOp","Internal type IntToFpuOp: defined at src/isa/aarch64/inst.isle line 1293."],["LabelUse","Different forms of label references for different instruction formats."],["MoveWideOp","Internal type MoveWideOp: defined at src/isa/aarch64/inst.isle line 995."],["VecALUModOp","Internal type VecALUModOp: defined at src/isa/aarch64/inst.isle line 1416."],["VecALUOp","Internal type VecALUOp: defined at src/isa/aarch64/inst.isle line 1329."],["VecExtendOp","Internal type VecExtendOp: defined at src/isa/aarch64/inst.isle line 1320."],["VecLanesOp","Internal type VecLanesOp: defined at src/isa/aarch64/inst.isle line 1557."],["VecMisc2","Internal type VecMisc2: defined at src/isa/aarch64/inst.isle line 1427."],["VecPairOp","Internal type VecPairOp: defined at src/isa/aarch64/inst.isle line 1538."],["VecRRLongOp","Internal type VecRRLongOp: defined at src/isa/aarch64/inst.isle line 1488."],["VecRRNarrowOp","Internal type VecRRNarrowOp: defined at src/isa/aarch64/inst.isle line 1503."],["VecRRPairLongOp","Internal type VecRRPairLongOp: defined at src/isa/aarch64/inst.isle line 1546."],["VecRRRLongModOp","Internal type VecRRRLongModOp: defined at src/isa/aarch64/inst.isle line 1529."],["VecRRRLongOp","Internal type VecRRRLongOp: defined at src/isa/aarch64/inst.isle line 1517."],["VecShiftImmModOp","Internal type VecShiftImmModOp: defined at src/isa/aarch64/inst.isle line 1577."],["VecShiftImmOp","Internal type VecShiftImmOp: defined at src/isa/aarch64/inst.isle line 1566."]],"mod":[["args","AArch64 ISA definitions: instruction arguments."],["emit","AArch64 ISA: binary code emission."],["imms","AArch64 ISA definitions: immediate constants."]],"struct":[["CallIndInfo","Additional information for CallInd instructions, left out of line to lower the size of the Inst enum."],["CallInfo","Additional information for (direct) Call instructions, left out of line to lower the size of the Inst enum."],["JTSequenceInfo","Additional information for JTSequence instructions, left out of line to lower the size of the Inst enum."]]};