# ==============================================================
# File generated on Fri Mar 17 15:50:05 IST 2023
# Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
# ==============================================================
add_files -tb ../../2.1/a2_1_tb.c -cflags { -Wno-unknown-pragmas}
add_files 2.1/a2_1.c
set_part xc7z020clg484-1
create_clock -name default -period 10
set_directive_interface mul 
set_directive_interface mul 
set_directive_interface mul 
