ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_PeriodElapsedCallback
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_PeriodElapsedCallback:
  26              	.LVL0:
  27              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "rtc.h"
  23:Core/Src/main.c **** #include "spi.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include "drv8106.h"
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** uint16_t rx;
  53:Core/Src/main.c **** uint16_t tx = 0x4480;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** uint16_t duty1, duty2, dir1, dir2;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** uint8_t fault1, fault2, fault3, fault4;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** drv8106_spi drv1 = {&hspi1, SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, 0};
  60:Core/Src/main.c **** drv8106_spi drv2 = {&hspi1, SPI1_SS2_GPIO_Port, SPI1_SS2_Pin, 0};
  61:Core/Src/main.c **** drv8106_spi drv3 = {&hspi1, SPI1_SS3_GPIO_Port, SPI1_SS3_Pin, 0};
  62:Core/Src/main.c **** drv8106_spi drv4 = {&hspi1, SPI1_SS4_GPIO_Port, SPI1_SS4_Pin, 0};
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PV */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  67:Core/Src/main.c **** void SystemClock_Config(void);
  68:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  73:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /**
  78:Core/Src/main.c ****   * @brief  The application entry point.
  79:Core/Src/main.c ****   * @retval int
  80:Core/Src/main.c ****   */
  81:Core/Src/main.c **** int main(void)
  82:Core/Src/main.c **** {
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  91:Core/Src/main.c ****   HAL_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Configure the system clock */
  98:Core/Src/main.c ****   SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Initialize all configured peripherals */
 105:Core/Src/main.c ****   MX_GPIO_Init();
 106:Core/Src/main.c ****   MX_ADC1_Init();
 107:Core/Src/main.c ****   MX_SPI1_Init();
 108:Core/Src/main.c ****   MX_TIM1_Init();
 109:Core/Src/main.c ****   MX_TIM2_Init();
 110:Core/Src/main.c ****   MX_TIM3_Init();
 111:Core/Src/main.c ****   MX_TIM4_Init();
 112:Core/Src/main.c ****   MX_USART1_UART_Init();
 113:Core/Src/main.c ****   MX_RTC_Init();
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   // Pull down all CS pins of drivers
 117:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, GPIO_PIN_SET);
 118:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS2_GPIO_Port, SPI1_SS2_Pin, GPIO_PIN_SET);
 119:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS3_GPIO_Port, SPI1_SS3_Pin, GPIO_PIN_SET);
 120:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS4_GPIO_Port, SPI1_SS4_Pin, GPIO_PIN_SET);
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   TIM3->CCR1 = 0;
 123:Core/Src/main.c ****   TIM3->CCR2 = 0;
 124:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 125:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 126:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
 127:Core/Src/main.c ****   
 128:Core/Src/main.c ****   HAL_Delay(1);
 129:Core/Src/main.c ****   HAL_GPIO_WritePin(BRIDGESLEEP1_GPIO_Port, BRIDGESLEEP1_Pin, GPIO_PIN_SET);
 130:Core/Src/main.c ****   HAL_GPIO_WritePin(BRIDGESLEEP2_GPIO_Port, BRIDGESLEEP2_Pin, GPIO_PIN_SET);
 131:Core/Src/main.c ****   HAL_Delay(1);
 132:Core/Src/main.c ****   
 133:Core/Src/main.c ****   drv8106_write_reg(&drv1, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 134:Core/Src/main.c ****   drv8106_write_reg(&drv2, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 135:Core/Src/main.c ****   drv8106_write_reg(&drv3, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 136:Core/Src/main.c ****   drv8106_write_reg(&drv4, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   HAL_GPIO_WritePin(HIZ1_GPIO_Port, HIZ1_Pin, GPIO_PIN_SET);
 139:Core/Src/main.c ****   HAL_GPIO_WritePin(HIZ2_GPIO_Port, HIZ2_Pin, GPIO_PIN_SET);
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   drv8106_write_reg(&drv1, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 142:Core/Src/main.c ****   drv8106_write_reg(&drv2, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 143:Core/Src/main.c ****   drv8106_write_reg(&drv3, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 144:Core/Src/main.c ****   drv8106_write_reg(&drv4, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 4


 146:Core/Src/main.c ****   // drv8106_read_reg(&drv4, DRV8106_IC_STAT_1);
 147:Core/Src/main.c ****   // drv8106_read_reg(&drv2, DRV8106_IC_STAT_1);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   // drv8106_read_reg(&drv1, DRV8106_IC_STAT_2);
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* USER CODE END 2 */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* Infinite loop */
 155:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 156:Core/Src/main.c ****   while (1)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     /* USER CODE END WHILE */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c ****   /* USER CODE END 3 */
 163:Core/Src/main.c **** }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /**
 166:Core/Src/main.c ****   * @brief System Clock Configuration
 167:Core/Src/main.c ****   * @retval None
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c **** void SystemClock_Config(void)
 170:Core/Src/main.c **** {
 171:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 172:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 173:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 176:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 180:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 181:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 182:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 186:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 187:Core/Src/main.c ****   {
 188:Core/Src/main.c ****     Error_Handler();
 189:Core/Src/main.c ****   }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 194:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 196:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 197:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 198:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 201:Core/Src/main.c ****   {
 202:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 5


 203:Core/Src/main.c ****   }
 204:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 205:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 206:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 207:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 208:Core/Src/main.c ****   {
 209:Core/Src/main.c ****     Error_Handler();
 210:Core/Src/main.c ****   }
 211:Core/Src/main.c **** }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 216:Core/Src/main.c **** {
  28              		.loc 1 216 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 216 1 is_stmt 0 view .LVU1
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
 217:Core/Src/main.c ****   if(htim == &htim3){
  39              		.loc 1 217 3 is_stmt 1 view .LVU2
  40              		.loc 1 217 5 is_stmt 0 view .LVU3
  41 0002 224B     		ldr	r3, .L7
  42 0004 8342     		cmp	r3, r0
  43 0006 00D0     		beq	.L5
  44              	.LVL1:
  45              	.L1:
 218:Core/Src/main.c ****     static uint16_t cntr = 0;
 219:Core/Src/main.c ****     cntr++;
 220:Core/Src/main.c ****     if (cntr >= 3600){
 221:Core/Src/main.c ****       HAL_GPIO_TogglePin(IND_LED_GPIO_Port, IND_LED_Pin);
 222:Core/Src/main.c ****       cntr = 0;
 223:Core/Src/main.c ****     }
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****     fault1 = HAL_GPIO_ReadPin(nFAULT_L1_GPIO_Port, nFAULT_L1_Pin);
 226:Core/Src/main.c ****     fault2 = HAL_GPIO_ReadPin(nFAULT_R1_GPIO_Port, nFAULT_R1_Pin);
 227:Core/Src/main.c ****     fault3 = HAL_GPIO_ReadPin(nFAULT_L2_GPIO_Port, nFAULT_L2_Pin);
 228:Core/Src/main.c ****     fault4 = HAL_GPIO_ReadPin(nFAULT_R2_GPIO_Port, nFAULT_R2_Pin);
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****     TIM3->CCR1 = duty1;
 231:Core/Src/main.c ****     TIM3->CCR2 = duty2;
 232:Core/Src/main.c ****     HAL_GPIO_WritePin(DIR1_1_GPIO_Port, DIR1_1_Pin, dir1);   
 233:Core/Src/main.c ****     HAL_GPIO_WritePin(DIR2_1_GPIO_Port, DIR2_1_Pin, dir2);   
 234:Core/Src/main.c ****   }
 235:Core/Src/main.c ****   
 236:Core/Src/main.c **** }
  46              		.loc 1 236 1 view .LVU4
  47 0008 38BD     		pop	{r3, r4, r5, pc}
  48              	.LVL2:
  49              	.L5:
  50              	.LBB4:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 6


 218:Core/Src/main.c ****     static uint16_t cntr = 0;
  51              		.loc 1 218 5 is_stmt 1 view .LVU5
 219:Core/Src/main.c ****     if (cntr >= 3600){
  52              		.loc 1 219 5 view .LVU6
 219:Core/Src/main.c ****     if (cntr >= 3600){
  53              		.loc 1 219 9 is_stmt 0 view .LVU7
  54 000a 214A     		ldr	r2, .L7+4
  55 000c 1388     		ldrh	r3, [r2]
  56 000e 0133     		adds	r3, r3, #1
  57 0010 9BB2     		uxth	r3, r3
  58 0012 1380     		strh	r3, [r2]	@ movhi
 220:Core/Src/main.c ****       HAL_GPIO_TogglePin(IND_LED_GPIO_Port, IND_LED_Pin);
  59              		.loc 1 220 5 is_stmt 1 view .LVU8
 220:Core/Src/main.c ****       HAL_GPIO_TogglePin(IND_LED_GPIO_Port, IND_LED_Pin);
  60              		.loc 1 220 8 is_stmt 0 view .LVU9
  61 0014 B3F5616F 		cmp	r3, #3600
  62 0018 2FD2     		bcs	.L6
  63              	.LVL3:
  64              	.L3:
 225:Core/Src/main.c ****     fault2 = HAL_GPIO_ReadPin(nFAULT_R1_GPIO_Port, nFAULT_R1_Pin);
  65              		.loc 1 225 5 is_stmt 1 view .LVU10
 225:Core/Src/main.c ****     fault2 = HAL_GPIO_ReadPin(nFAULT_R1_GPIO_Port, nFAULT_R1_Pin);
  66              		.loc 1 225 14 is_stmt 0 view .LVU11
  67 001a 1E4C     		ldr	r4, .L7+8
  68 001c 4FF40041 		mov	r1, #32768
  69 0020 2046     		mov	r0, r4
  70 0022 FFF7FEFF 		bl	HAL_GPIO_ReadPin
  71              	.LVL4:
 225:Core/Src/main.c ****     fault2 = HAL_GPIO_ReadPin(nFAULT_R1_GPIO_Port, nFAULT_R1_Pin);
  72              		.loc 1 225 12 discriminator 1 view .LVU12
  73 0026 1C4B     		ldr	r3, .L7+12
  74 0028 1870     		strb	r0, [r3]
 226:Core/Src/main.c ****     fault3 = HAL_GPIO_ReadPin(nFAULT_L2_GPIO_Port, nFAULT_L2_Pin);
  75              		.loc 1 226 5 is_stmt 1 view .LVU13
 226:Core/Src/main.c ****     fault3 = HAL_GPIO_ReadPin(nFAULT_L2_GPIO_Port, nFAULT_L2_Pin);
  76              		.loc 1 226 14 is_stmt 0 view .LVU14
  77 002a 4FF48041 		mov	r1, #16384
  78 002e 2046     		mov	r0, r4
  79 0030 FFF7FEFF 		bl	HAL_GPIO_ReadPin
  80              	.LVL5:
 226:Core/Src/main.c ****     fault3 = HAL_GPIO_ReadPin(nFAULT_L2_GPIO_Port, nFAULT_L2_Pin);
  81              		.loc 1 226 12 discriminator 1 view .LVU15
  82 0034 194B     		ldr	r3, .L7+16
  83 0036 1870     		strb	r0, [r3]
 227:Core/Src/main.c ****     fault4 = HAL_GPIO_ReadPin(nFAULT_R2_GPIO_Port, nFAULT_R2_Pin);
  84              		.loc 1 227 5 is_stmt 1 view .LVU16
 227:Core/Src/main.c ****     fault4 = HAL_GPIO_ReadPin(nFAULT_R2_GPIO_Port, nFAULT_R2_Pin);
  85              		.loc 1 227 14 is_stmt 0 view .LVU17
  86 0038 194D     		ldr	r5, .L7+20
  87 003a 0121     		movs	r1, #1
  88 003c 2846     		mov	r0, r5
  89 003e FFF7FEFF 		bl	HAL_GPIO_ReadPin
  90              	.LVL6:
 227:Core/Src/main.c ****     fault4 = HAL_GPIO_ReadPin(nFAULT_R2_GPIO_Port, nFAULT_R2_Pin);
  91              		.loc 1 227 12 discriminator 1 view .LVU18
  92 0042 184B     		ldr	r3, .L7+24
  93 0044 1870     		strb	r0, [r3]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 7


 228:Core/Src/main.c **** 
  94              		.loc 1 228 5 is_stmt 1 view .LVU19
 228:Core/Src/main.c **** 
  95              		.loc 1 228 14 is_stmt 0 view .LVU20
  96 0046 0221     		movs	r1, #2
  97 0048 2846     		mov	r0, r5
  98 004a FFF7FEFF 		bl	HAL_GPIO_ReadPin
  99              	.LVL7:
 228:Core/Src/main.c **** 
 100              		.loc 1 228 12 discriminator 1 view .LVU21
 101 004e 164B     		ldr	r3, .L7+28
 102 0050 1870     		strb	r0, [r3]
 230:Core/Src/main.c ****     TIM3->CCR2 = duty2;
 103              		.loc 1 230 5 is_stmt 1 view .LVU22
 230:Core/Src/main.c ****     TIM3->CCR2 = duty2;
 104              		.loc 1 230 16 is_stmt 0 view .LVU23
 105 0052 164B     		ldr	r3, .L7+32
 106 0054 1A88     		ldrh	r2, [r3]
 107 0056 164B     		ldr	r3, .L7+36
 108 0058 5A63     		str	r2, [r3, #52]
 231:Core/Src/main.c ****     HAL_GPIO_WritePin(DIR1_1_GPIO_Port, DIR1_1_Pin, dir1);   
 109              		.loc 1 231 5 is_stmt 1 view .LVU24
 231:Core/Src/main.c ****     HAL_GPIO_WritePin(DIR1_1_GPIO_Port, DIR1_1_Pin, dir1);   
 110              		.loc 1 231 16 is_stmt 0 view .LVU25
 111 005a 164A     		ldr	r2, .L7+40
 112 005c 1288     		ldrh	r2, [r2]
 113 005e 9A63     		str	r2, [r3, #56]
 232:Core/Src/main.c ****     HAL_GPIO_WritePin(DIR2_1_GPIO_Port, DIR2_1_Pin, dir2);   
 114              		.loc 1 232 5 is_stmt 1 view .LVU26
 115 0060 154B     		ldr	r3, .L7+44
 116 0062 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 117 0064 0221     		movs	r1, #2
 118 0066 2046     		mov	r0, r4
 119 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL8:
 233:Core/Src/main.c ****   }
 121              		.loc 1 233 5 view .LVU27
 122 006c 134B     		ldr	r3, .L7+48
 123 006e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 124 0070 0221     		movs	r1, #2
 125 0072 1348     		ldr	r0, .L7+52
 126 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL9:
 128              	.LBE4:
 129              		.loc 1 236 1 is_stmt 0 view .LVU28
 130 0078 C6E7     		b	.L1
 131              	.LVL10:
 132              	.L6:
 133              	.LBB5:
 221:Core/Src/main.c ****       cntr = 0;
 134              		.loc 1 221 7 is_stmt 1 view .LVU29
 135 007a 1021     		movs	r1, #16
 136 007c 0548     		ldr	r0, .L7+8
 137              	.LVL11:
 221:Core/Src/main.c ****       cntr = 0;
 138              		.loc 1 221 7 is_stmt 0 view .LVU30
 139 007e FFF7FEFF 		bl	HAL_GPIO_TogglePin
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 8


 140              	.LVL12:
 222:Core/Src/main.c ****     }
 141              		.loc 1 222 7 is_stmt 1 view .LVU31
 222:Core/Src/main.c ****     }
 142              		.loc 1 222 12 is_stmt 0 view .LVU32
 143 0082 034B     		ldr	r3, .L7+4
 144 0084 0022     		movs	r2, #0
 145 0086 1A80     		strh	r2, [r3]	@ movhi
 146 0088 C7E7     		b	.L3
 147              	.L8:
 148 008a 00BF     		.align	2
 149              	.L7:
 150 008c 00000000 		.word	htim3
 151 0090 00000000 		.word	cntr.0
 152 0094 000C0140 		.word	1073810432
 153 0098 00000000 		.word	fault1
 154 009c 00000000 		.word	fault2
 155 00a0 00100140 		.word	1073811456
 156 00a4 00000000 		.word	fault3
 157 00a8 00000000 		.word	fault4
 158 00ac 00000000 		.word	duty1
 159 00b0 00040040 		.word	1073742848
 160 00b4 00000000 		.word	duty2
 161 00b8 00000000 		.word	dir1
 162 00bc 00000000 		.word	dir2
 163 00c0 00080140 		.word	1073809408
 164              	.LBE5:
 165              		.cfi_endproc
 166              	.LFE67:
 168              		.section	.text.Error_Handler,"ax",%progbits
 169              		.align	1
 170              		.global	Error_Handler
 171              		.syntax unified
 172              		.thumb
 173              		.thumb_func
 175              	Error_Handler:
 176              	.LFB68:
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** /* USER CODE END 4 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** /**
 241:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 242:Core/Src/main.c ****   * @retval None
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c **** void Error_Handler(void)
 245:Core/Src/main.c **** {
 177              		.loc 1 245 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ Volatile: function does not return.
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              		@ link register save eliminated.
 246:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 247:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 248:Core/Src/main.c ****   __disable_irq();
 183              		.loc 1 248 3 view .LVU34
 184              	.LBB6:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 9


 185              	.LBI6:
 186              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 10


  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 11


 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 187              		.loc 2 140 27 view .LVU35
 188              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 189              		.loc 2 142 3 view .LVU36
 190              		.syntax unified
 191              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 192 0000 72B6     		cpsid i
 193              	@ 0 "" 2
 194              		.thumb
 195              		.syntax unified
 196              	.L10:
 197              	.LBE7:
 198              	.LBE6:
 249:Core/Src/main.c ****   while (1)
 199              		.loc 1 249 3 view .LVU37
 250:Core/Src/main.c ****   {
 251:Core/Src/main.c ****   }
 200              		.loc 1 251 3 view .LVU38
 249:Core/Src/main.c ****   while (1)
 201              		.loc 1 249 9 view .LVU39
 202 0002 FEE7     		b	.L10
 203              		.cfi_endproc
 204              	.LFE68:
 206              		.section	.text.SystemClock_Config,"ax",%progbits
 207              		.align	1
 208              		.global	SystemClock_Config
 209              		.syntax unified
 210              		.thumb
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 12


 211              		.thumb_func
 213              	SystemClock_Config:
 214              	.LFB66:
 170:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 215              		.loc 1 170 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 80
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219 0000 00B5     		push	{lr}
 220              		.cfi_def_cfa_offset 4
 221              		.cfi_offset 14, -4
 222 0002 95B0     		sub	sp, sp, #84
 223              		.cfi_def_cfa_offset 88
 171:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 224              		.loc 1 171 3 view .LVU41
 171:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 225              		.loc 1 171 22 is_stmt 0 view .LVU42
 226 0004 2822     		movs	r2, #40
 227 0006 0021     		movs	r1, #0
 228 0008 0DEB0200 		add	r0, sp, r2
 229 000c FFF7FEFF 		bl	memset
 230              	.LVL13:
 172:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 231              		.loc 1 172 3 is_stmt 1 view .LVU43
 172:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 232              		.loc 1 172 22 is_stmt 0 view .LVU44
 233 0010 0023     		movs	r3, #0
 234 0012 0593     		str	r3, [sp, #20]
 235 0014 0693     		str	r3, [sp, #24]
 236 0016 0793     		str	r3, [sp, #28]
 237 0018 0893     		str	r3, [sp, #32]
 238 001a 0993     		str	r3, [sp, #36]
 173:Core/Src/main.c **** 
 239              		.loc 1 173 3 is_stmt 1 view .LVU45
 173:Core/Src/main.c **** 
 240              		.loc 1 173 28 is_stmt 0 view .LVU46
 241 001c 0193     		str	r3, [sp, #4]
 242 001e 0293     		str	r3, [sp, #8]
 243 0020 0393     		str	r3, [sp, #12]
 244 0022 0493     		str	r3, [sp, #16]
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 245              		.loc 1 178 3 is_stmt 1 view .LVU47
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 246              		.loc 1 178 36 is_stmt 0 view .LVU48
 247 0024 0923     		movs	r3, #9
 248 0026 0A93     		str	r3, [sp, #40]
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 249              		.loc 1 179 3 is_stmt 1 view .LVU49
 179:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 250              		.loc 1 179 30 is_stmt 0 view .LVU50
 251 0028 4FF48033 		mov	r3, #65536
 252 002c 0B93     		str	r3, [sp, #44]
 180:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 253              		.loc 1 180 3 is_stmt 1 view .LVU51
 181:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 254              		.loc 1 181 3 view .LVU52
 181:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 13


 255              		.loc 1 181 30 is_stmt 0 view .LVU53
 256 002e 0122     		movs	r2, #1
 257 0030 0E92     		str	r2, [sp, #56]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 258              		.loc 1 182 3 is_stmt 1 view .LVU54
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 259              		.loc 1 182 30 is_stmt 0 view .LVU55
 260 0032 1092     		str	r2, [sp, #64]
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 261              		.loc 1 183 3 is_stmt 1 view .LVU56
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 262              		.loc 1 183 34 is_stmt 0 view .LVU57
 263 0034 0222     		movs	r2, #2
 264 0036 1192     		str	r2, [sp, #68]
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 265              		.loc 1 184 3 is_stmt 1 view .LVU58
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 266              		.loc 1 184 35 is_stmt 0 view .LVU59
 267 0038 1293     		str	r3, [sp, #72]
 185:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 268              		.loc 1 185 3 is_stmt 1 view .LVU60
 185:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 269              		.loc 1 185 32 is_stmt 0 view .LVU61
 270 003a 4FF4E013 		mov	r3, #1835008
 271 003e 1393     		str	r3, [sp, #76]
 186:Core/Src/main.c ****   {
 272              		.loc 1 186 3 is_stmt 1 view .LVU62
 186:Core/Src/main.c ****   {
 273              		.loc 1 186 7 is_stmt 0 view .LVU63
 274 0040 0AA8     		add	r0, sp, #40
 275 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 276              	.LVL14:
 186:Core/Src/main.c ****   {
 277              		.loc 1 186 6 discriminator 1 view .LVU64
 278 0046 E0B9     		cbnz	r0, .L16
 193:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 279              		.loc 1 193 3 is_stmt 1 view .LVU65
 193:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 280              		.loc 1 193 31 is_stmt 0 view .LVU66
 281 0048 0F23     		movs	r3, #15
 282 004a 0593     		str	r3, [sp, #20]
 195:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 283              		.loc 1 195 3 is_stmt 1 view .LVU67
 195:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 284              		.loc 1 195 34 is_stmt 0 view .LVU68
 285 004c 0221     		movs	r1, #2
 286 004e 0691     		str	r1, [sp, #24]
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 287              		.loc 1 196 3 is_stmt 1 view .LVU69
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 288              		.loc 1 196 35 is_stmt 0 view .LVU70
 289 0050 0023     		movs	r3, #0
 290 0052 0793     		str	r3, [sp, #28]
 197:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 291              		.loc 1 197 3 is_stmt 1 view .LVU71
 197:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 292              		.loc 1 197 36 is_stmt 0 view .LVU72
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 14


 293 0054 4FF48062 		mov	r2, #1024
 294 0058 0892     		str	r2, [sp, #32]
 198:Core/Src/main.c **** 
 295              		.loc 1 198 3 is_stmt 1 view .LVU73
 198:Core/Src/main.c **** 
 296              		.loc 1 198 36 is_stmt 0 view .LVU74
 297 005a 0993     		str	r3, [sp, #36]
 200:Core/Src/main.c ****   {
 298              		.loc 1 200 3 is_stmt 1 view .LVU75
 200:Core/Src/main.c ****   {
 299              		.loc 1 200 7 is_stmt 0 view .LVU76
 300 005c 05A8     		add	r0, sp, #20
 301 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 302              	.LVL15:
 200:Core/Src/main.c ****   {
 303              		.loc 1 200 6 discriminator 1 view .LVU77
 304 0062 80B9     		cbnz	r0, .L17
 204:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 305              		.loc 1 204 3 is_stmt 1 view .LVU78
 204:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 306              		.loc 1 204 38 is_stmt 0 view .LVU79
 307 0064 0323     		movs	r3, #3
 308 0066 0193     		str	r3, [sp, #4]
 205:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 309              		.loc 1 205 3 is_stmt 1 view .LVU80
 205:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 310              		.loc 1 205 35 is_stmt 0 view .LVU81
 311 0068 4FF40073 		mov	r3, #512
 312 006c 0293     		str	r3, [sp, #8]
 206:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 313              		.loc 1 206 3 is_stmt 1 view .LVU82
 206:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 314              		.loc 1 206 35 is_stmt 0 view .LVU83
 315 006e 4FF40043 		mov	r3, #32768
 316 0072 0393     		str	r3, [sp, #12]
 207:Core/Src/main.c ****   {
 317              		.loc 1 207 3 is_stmt 1 view .LVU84
 207:Core/Src/main.c ****   {
 318              		.loc 1 207 7 is_stmt 0 view .LVU85
 319 0074 01A8     		add	r0, sp, #4
 320 0076 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 321              	.LVL16:
 207:Core/Src/main.c ****   {
 322              		.loc 1 207 6 discriminator 1 view .LVU86
 323 007a 30B9     		cbnz	r0, .L18
 211:Core/Src/main.c **** 
 324              		.loc 1 211 1 view .LVU87
 325 007c 15B0     		add	sp, sp, #84
 326              		.cfi_remember_state
 327              		.cfi_def_cfa_offset 4
 328              		@ sp needed
 329 007e 5DF804FB 		ldr	pc, [sp], #4
 330              	.L16:
 331              		.cfi_restore_state
 188:Core/Src/main.c ****   }
 332              		.loc 1 188 5 is_stmt 1 view .LVU88
 333 0082 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 15


 334              	.LVL17:
 335              	.L17:
 202:Core/Src/main.c ****   }
 336              		.loc 1 202 5 view .LVU89
 337 0086 FFF7FEFF 		bl	Error_Handler
 338              	.LVL18:
 339              	.L18:
 209:Core/Src/main.c ****   }
 340              		.loc 1 209 5 view .LVU90
 341 008a FFF7FEFF 		bl	Error_Handler
 342              	.LVL19:
 343              		.cfi_endproc
 344              	.LFE66:
 346              		.section	.text.main,"ax",%progbits
 347              		.align	1
 348              		.global	main
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	main:
 354              	.LFB65:
  82:Core/Src/main.c **** 
 355              		.loc 1 82 1 view -0
 356              		.cfi_startproc
 357              		@ Volatile: function does not return.
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360 0000 80B5     		push	{r7, lr}
 361              		.cfi_def_cfa_offset 8
 362              		.cfi_offset 7, -8
 363              		.cfi_offset 14, -4
  91:Core/Src/main.c **** 
 364              		.loc 1 91 3 view .LVU92
 365 0002 FFF7FEFF 		bl	HAL_Init
 366              	.LVL20:
  98:Core/Src/main.c **** 
 367              		.loc 1 98 3 view .LVU93
 368 0006 FFF7FEFF 		bl	SystemClock_Config
 369              	.LVL21:
 105:Core/Src/main.c ****   MX_ADC1_Init();
 370              		.loc 1 105 3 view .LVU94
 371 000a FFF7FEFF 		bl	MX_GPIO_Init
 372              	.LVL22:
 106:Core/Src/main.c ****   MX_SPI1_Init();
 373              		.loc 1 106 3 view .LVU95
 374 000e FFF7FEFF 		bl	MX_ADC1_Init
 375              	.LVL23:
 107:Core/Src/main.c ****   MX_TIM1_Init();
 376              		.loc 1 107 3 view .LVU96
 377 0012 FFF7FEFF 		bl	MX_SPI1_Init
 378              	.LVL24:
 108:Core/Src/main.c ****   MX_TIM2_Init();
 379              		.loc 1 108 3 view .LVU97
 380 0016 FFF7FEFF 		bl	MX_TIM1_Init
 381              	.LVL25:
 109:Core/Src/main.c ****   MX_TIM3_Init();
 382              		.loc 1 109 3 view .LVU98
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 16


 383 001a FFF7FEFF 		bl	MX_TIM2_Init
 384              	.LVL26:
 110:Core/Src/main.c ****   MX_TIM4_Init();
 385              		.loc 1 110 3 view .LVU99
 386 001e FFF7FEFF 		bl	MX_TIM3_Init
 387              	.LVL27:
 111:Core/Src/main.c ****   MX_USART1_UART_Init();
 388              		.loc 1 111 3 view .LVU100
 389 0022 FFF7FEFF 		bl	MX_TIM4_Init
 390              	.LVL28:
 112:Core/Src/main.c ****   MX_RTC_Init();
 391              		.loc 1 112 3 view .LVU101
 392 0026 FFF7FEFF 		bl	MX_USART1_UART_Init
 393              	.LVL29:
 113:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 394              		.loc 1 113 3 view .LVU102
 395 002a FFF7FEFF 		bl	MX_RTC_Init
 396              	.LVL30:
 117:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS2_GPIO_Port, SPI1_SS2_Pin, GPIO_PIN_SET);
 397              		.loc 1 117 3 view .LVU103
 398 002e 0122     		movs	r2, #1
 399 0030 1021     		movs	r1, #16
 400 0032 3648     		ldr	r0, .L22
 401 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 402              	.LVL31:
 118:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS3_GPIO_Port, SPI1_SS3_Pin, GPIO_PIN_SET);
 403              		.loc 1 118 3 view .LVU104
 404 0038 354D     		ldr	r5, .L22+4
 405 003a 0122     		movs	r2, #1
 406 003c 1021     		movs	r1, #16
 407 003e 2846     		mov	r0, r5
 408 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 409              	.LVL32:
 119:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SS4_GPIO_Port, SPI1_SS4_Pin, GPIO_PIN_SET);
 410              		.loc 1 119 3 view .LVU105
 411 0044 0122     		movs	r2, #1
 412 0046 2021     		movs	r1, #32
 413 0048 2846     		mov	r0, r5
 414 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 415              	.LVL33:
 120:Core/Src/main.c **** 
 416              		.loc 1 120 3 view .LVU106
 417 004e 314C     		ldr	r4, .L22+8
 418 0050 0122     		movs	r2, #1
 419 0052 1146     		mov	r1, r2
 420 0054 2046     		mov	r0, r4
 421 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 422              	.LVL34:
 122:Core/Src/main.c ****   TIM3->CCR2 = 0;
 423              		.loc 1 122 3 view .LVU107
 122:Core/Src/main.c ****   TIM3->CCR2 = 0;
 424              		.loc 1 122 14 is_stmt 0 view .LVU108
 425 005a 2F4B     		ldr	r3, .L22+12
 426 005c 0021     		movs	r1, #0
 427 005e 5963     		str	r1, [r3, #52]
 123:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 428              		.loc 1 123 3 is_stmt 1 view .LVU109
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 17


 123:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 429              		.loc 1 123 14 is_stmt 0 view .LVU110
 430 0060 9963     		str	r1, [r3, #56]
 124:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 431              		.loc 1 124 3 is_stmt 1 view .LVU111
 432 0062 2E4E     		ldr	r6, .L22+16
 433 0064 3046     		mov	r0, r6
 434 0066 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 435              	.LVL35:
 125:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
 436              		.loc 1 125 3 view .LVU112
 437 006a 0421     		movs	r1, #4
 438 006c 3046     		mov	r0, r6
 439 006e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 440              	.LVL36:
 126:Core/Src/main.c ****   
 441              		.loc 1 126 3 view .LVU113
 442 0072 3046     		mov	r0, r6
 443 0074 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 444              	.LVL37:
 128:Core/Src/main.c ****   HAL_GPIO_WritePin(BRIDGESLEEP1_GPIO_Port, BRIDGESLEEP1_Pin, GPIO_PIN_SET);
 445              		.loc 1 128 3 view .LVU114
 446 0078 0120     		movs	r0, #1
 447 007a FFF7FEFF 		bl	HAL_Delay
 448              	.LVL38:
 129:Core/Src/main.c ****   HAL_GPIO_WritePin(BRIDGESLEEP2_GPIO_Port, BRIDGESLEEP2_Pin, GPIO_PIN_SET);
 449              		.loc 1 129 3 view .LVU115
 450 007e 0122     		movs	r2, #1
 451 0080 0421     		movs	r1, #4
 452 0082 2846     		mov	r0, r5
 453 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 454              	.LVL39:
 130:Core/Src/main.c ****   HAL_Delay(1);
 455              		.loc 1 130 3 view .LVU116
 456 0088 0122     		movs	r2, #1
 457 008a 4FF40051 		mov	r1, #8192
 458 008e 2046     		mov	r0, r4
 459 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 460              	.LVL40:
 131:Core/Src/main.c ****   
 461              		.loc 1 131 3 view .LVU117
 462 0094 0120     		movs	r0, #1
 463 0096 FFF7FEFF 		bl	HAL_Delay
 464              	.LVL41:
 133:Core/Src/main.c ****   drv8106_write_reg(&drv2, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 465              		.loc 1 133 3 view .LVU118
 466 009a DFF88480 		ldr	r8, .L22+20
 467 009e 0122     		movs	r2, #1
 468 00a0 0421     		movs	r1, #4
 469 00a2 4046     		mov	r0, r8
 470 00a4 FFF7FEFF 		bl	drv8106_write_reg
 471              	.LVL42:
 134:Core/Src/main.c ****   drv8106_write_reg(&drv3, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 472              		.loc 1 134 3 view .LVU119
 473 00a8 1E4F     		ldr	r7, .L22+24
 474 00aa 0122     		movs	r2, #1
 475 00ac 0421     		movs	r1, #4
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 18


 476 00ae 3846     		mov	r0, r7
 477 00b0 FFF7FEFF 		bl	drv8106_write_reg
 478              	.LVL43:
 135:Core/Src/main.c ****   drv8106_write_reg(&drv4, DRV8106_IC_CTRL, DRV8106_CLR_FLT);
 479              		.loc 1 135 3 view .LVU120
 480 00b4 1C4E     		ldr	r6, .L22+28
 481 00b6 0122     		movs	r2, #1
 482 00b8 0421     		movs	r1, #4
 483 00ba 3046     		mov	r0, r6
 484 00bc FFF7FEFF 		bl	drv8106_write_reg
 485              	.LVL44:
 136:Core/Src/main.c **** 
 486              		.loc 1 136 3 view .LVU121
 487 00c0 1A4D     		ldr	r5, .L22+32
 488 00c2 0122     		movs	r2, #1
 489 00c4 0421     		movs	r1, #4
 490 00c6 2846     		mov	r0, r5
 491 00c8 FFF7FEFF 		bl	drv8106_write_reg
 492              	.LVL45:
 138:Core/Src/main.c ****   HAL_GPIO_WritePin(HIZ2_GPIO_Port, HIZ2_Pin, GPIO_PIN_SET);
 493              		.loc 1 138 3 view .LVU122
 494 00cc 0122     		movs	r2, #1
 495 00ce 0421     		movs	r1, #4
 496 00d0 2046     		mov	r0, r4
 497 00d2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 498              	.LVL46:
 139:Core/Src/main.c **** 
 499              		.loc 1 139 3 view .LVU123
 500 00d6 0122     		movs	r2, #1
 501 00d8 4FF40061 		mov	r1, #2048
 502 00dc 2046     		mov	r0, r4
 503 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 504              	.LVL47:
 141:Core/Src/main.c ****   drv8106_write_reg(&drv2, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 505              		.loc 1 141 3 view .LVU124
 506 00e2 8022     		movs	r2, #128
 507 00e4 0421     		movs	r1, #4
 508 00e6 4046     		mov	r0, r8
 509 00e8 FFF7FEFF 		bl	drv8106_write_reg
 510              	.LVL48:
 142:Core/Src/main.c ****   drv8106_write_reg(&drv3, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 511              		.loc 1 142 3 view .LVU125
 512 00ec 8022     		movs	r2, #128
 513 00ee 0421     		movs	r1, #4
 514 00f0 3846     		mov	r0, r7
 515 00f2 FFF7FEFF 		bl	drv8106_write_reg
 516              	.LVL49:
 143:Core/Src/main.c ****   drv8106_write_reg(&drv4, DRV8106_IC_CTRL, DRV8106_EN_DRV);
 517              		.loc 1 143 3 view .LVU126
 518 00f6 8022     		movs	r2, #128
 519 00f8 0421     		movs	r1, #4
 520 00fa 3046     		mov	r0, r6
 521 00fc FFF7FEFF 		bl	drv8106_write_reg
 522              	.LVL50:
 144:Core/Src/main.c **** 
 523              		.loc 1 144 3 view .LVU127
 524 0100 8022     		movs	r2, #128
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 19


 525 0102 0421     		movs	r1, #4
 526 0104 2846     		mov	r0, r5
 527 0106 FFF7FEFF 		bl	drv8106_write_reg
 528              	.LVL51:
 529              	.L20:
 156:Core/Src/main.c ****   {
 530              		.loc 1 156 3 view .LVU128
 161:Core/Src/main.c ****   /* USER CODE END 3 */
 531              		.loc 1 161 3 view .LVU129
 156:Core/Src/main.c ****   {
 532              		.loc 1 156 9 view .LVU130
 533 010a FEE7     		b	.L20
 534              	.L23:
 535              		.align	2
 536              	.L22:
 537 010c 00080140 		.word	1073809408
 538 0110 00100140 		.word	1073811456
 539 0114 000C0140 		.word	1073810432
 540 0118 00040040 		.word	1073742848
 541 011c 00000000 		.word	htim3
 542 0120 00000000 		.word	drv1
 543 0124 00000000 		.word	drv2
 544 0128 00000000 		.word	drv3
 545 012c 00000000 		.word	drv4
 546              		.cfi_endproc
 547              	.LFE65:
 549              		.section	.bss.cntr.0,"aw",%nobits
 550              		.align	1
 553              	cntr.0:
 554 0000 0000     		.space	2
 555              		.global	drv4
 556              		.section	.data.drv4,"aw"
 557              		.align	2
 560              	drv4:
 561 0000 00000000 		.word	hspi1
 562 0004 000C0140 		.word	1073810432
 563 0008 0100     		.short	1
 564 000a 0000     		.short	0
 565              		.global	drv3
 566              		.section	.data.drv3,"aw"
 567              		.align	2
 570              	drv3:
 571 0000 00000000 		.word	hspi1
 572 0004 00100140 		.word	1073811456
 573 0008 2000     		.short	32
 574 000a 0000     		.short	0
 575              		.global	drv2
 576              		.section	.data.drv2,"aw"
 577              		.align	2
 580              	drv2:
 581 0000 00000000 		.word	hspi1
 582 0004 00100140 		.word	1073811456
 583 0008 1000     		.short	16
 584 000a 0000     		.short	0
 585              		.global	drv1
 586              		.section	.data.drv1,"aw"
 587              		.align	2
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 20


 590              	drv1:
 591 0000 00000000 		.word	hspi1
 592 0004 00080140 		.word	1073809408
 593 0008 1000     		.short	16
 594 000a 0000     		.short	0
 595              		.global	fault4
 596              		.section	.bss.fault4,"aw",%nobits
 599              	fault4:
 600 0000 00       		.space	1
 601              		.global	fault3
 602              		.section	.bss.fault3,"aw",%nobits
 605              	fault3:
 606 0000 00       		.space	1
 607              		.global	fault2
 608              		.section	.bss.fault2,"aw",%nobits
 611              	fault2:
 612 0000 00       		.space	1
 613              		.global	fault1
 614              		.section	.bss.fault1,"aw",%nobits
 617              	fault1:
 618 0000 00       		.space	1
 619              		.global	dir2
 620              		.section	.bss.dir2,"aw",%nobits
 621              		.align	1
 624              	dir2:
 625 0000 0000     		.space	2
 626              		.global	dir1
 627              		.section	.bss.dir1,"aw",%nobits
 628              		.align	1
 631              	dir1:
 632 0000 0000     		.space	2
 633              		.global	duty2
 634              		.section	.bss.duty2,"aw",%nobits
 635              		.align	1
 638              	duty2:
 639 0000 0000     		.space	2
 640              		.global	duty1
 641              		.section	.bss.duty1,"aw",%nobits
 642              		.align	1
 645              	duty1:
 646 0000 0000     		.space	2
 647              		.global	tx
 648              		.section	.data.tx,"aw"
 649              		.align	1
 652              	tx:
 653 0000 8044     		.short	17536
 654              		.global	rx
 655              		.section	.bss.rx,"aw",%nobits
 656              		.align	1
 659              	rx:
 660 0000 0000     		.space	2
 661              		.text
 662              	.Letext0:
 663              		.file 3 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 664              		.file 4 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 665              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 666              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 21


 667              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 668              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 669              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 670              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 671              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 672              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 673              		.file 13 "Core/Inc/spi.h"
 674              		.file 14 "Core/Inc/tim.h"
 675              		.file 15 "Core/Inc/drv8106.h"
 676              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 677              		.file 17 "Core/Inc/rtc.h"
 678              		.file 18 "Core/Inc/usart.h"
 679              		.file 19 "Core/Inc/adc.h"
 680              		.file 20 "Core/Inc/gpio.h"
 681              		.file 21 "<built-in>"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:19     .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:25     .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:150    .text.HAL_TIM_PeriodElapsedCallback:0000008c $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:553    .bss.cntr.0:00000000 cntr.0
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:617    .bss.fault1:00000000 fault1
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:611    .bss.fault2:00000000 fault2
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:605    .bss.fault3:00000000 fault3
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:599    .bss.fault4:00000000 fault4
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:645    .bss.duty1:00000000 duty1
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:638    .bss.duty2:00000000 duty2
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:631    .bss.dir1:00000000 dir1
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:624    .bss.dir2:00000000 dir2
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:169    .text.Error_Handler:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:175    .text.Error_Handler:00000000 Error_Handler
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:207    .text.SystemClock_Config:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:213    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:347    .text.main:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:353    .text.main:00000000 main
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:537    .text.main:0000010c $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:590    .data.drv1:00000000 drv1
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:580    .data.drv2:00000000 drv2
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:570    .data.drv3:00000000 drv3
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:560    .data.drv4:00000000 drv4
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:550    .bss.cntr.0:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:557    .data.drv4:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:567    .data.drv3:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:577    .data.drv2:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:587    .data.drv1:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:600    .bss.fault4:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:606    .bss.fault3:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:612    .bss.fault2:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:618    .bss.fault1:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:621    .bss.dir2:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:628    .bss.dir1:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:635    .bss.duty2:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:642    .bss.duty1:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:652    .data.tx:00000000 tx
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:649    .data.tx:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:659    .bss.rx:00000000 rx
C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s:656    .bss.rx:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_ReadPin
HAL_GPIO_WritePin
HAL_GPIO_TogglePin
htim3
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_SPI1_Init
MX_TIM1_Init
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccmJrSJk.s 			page 23


MX_TIM2_Init
MX_TIM3_Init
MX_TIM4_Init
MX_USART1_UART_Init
MX_RTC_Init
HAL_TIM_PWM_Start
HAL_TIM_Base_Start_IT
HAL_Delay
drv8106_write_reg
hspi1
