#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb  7 16:15:29 2019
# Process ID: 43592
# Current directory: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44940 C:\Users\Mert Akin\Documents\GITHUB\lab2-7segDisplayofAdders\Lab2_3_hexTo7seg\hexTo7seg.xpr
# Log file: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/vivado.log
# Journal file: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 714.270 ; gain = 102.305
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EEBBA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.379 ; gain = 901.219
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: hexTo7seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1771.594 ; gain = 91.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hexTo7seg' [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:2]
INFO: [Synth 8-6157] synthesizing module 'hex2bcd' [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.srcs/sources_1/imports/Lab2_3_hexTo7seg/hexToBCD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hex2bcd' (1#1) [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.srcs/sources_1/imports/Lab2_3_hexTo7seg/hexToBCD.v:1]
INFO: [Synth 8-6157] synthesizing module 'BCDto7segment' [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.srcs/sources_1/imports/Lab2_3_hexTo7seg/BCDto7SegmentDisplay.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCDto7segment' (2#1) [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.srcs/sources_1/imports/Lab2_3_hexTo7seg/BCDto7SegmentDisplay.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7seg' (3#1) [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:2]
WARNING: [Synth 8-3917] design hexTo7seg has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.977 ; gain = 130.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.059 ; gain = 130.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.059 ; gain = 130.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2192.207 ; gain = 512.512
11 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2192.207 ; gain = 512.512
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  7 16:18:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb  7 16:19:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb  7 16:21:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.runs/impl_1/hexTo7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  7 16:23:50 2019...
