#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun 24 15:09:57 2024
# Process ID: 144120
# Current directory: /tmp/robert/ds/syn
# Command line: vivado -mode batch -source /homes/robert/Developer/ds-sms4/vhdl/project/crypto.syn.tcl -notrace
# Log file: /tmp/robert/ds/syn/vivado.log
# Journal file: /tmp/robert/ds/syn/vivado.jou
# Running On: ventoux.eurecom.fr, OS: Linux, CPU Frequency: 4001.741 MHz, CPU Physical cores: 6, Host memory: 33586 MB
#-----------------------------------------------------------
source /homes/robert/Developer/ds-sms4/vhdl/project/crypto.syn.tcl -notrace
get_board_parts: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.969 ; gain = 0.023 ; free physical = 22766 ; free virtual = 36915
*********************************************
Summary of build parameters
*********************************************
Board: digilentinc.com:zybo:part0:1.0
Part: xc7z010clg400-1
Root directory: /homes/robert/Developer/ds-sms4/vhdl
Design name: crypto
Frequency: 100 MHz
*********************************************
WARNING: [IP_Flow 19-5655] Packaging a component with a VHDL-2008 top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's0_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Coretcl 2-1500] The part has been set to 'xc7z010clg400-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/robert/ds/syn/crypto'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/packages/LabSoC/Xilinx/Vivado/2023.2/data/ip'.
Wrote  : </tmp/robert/ds/syn/.srcs/sources_1/bd/crypto_top/crypto_top.bd> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/crypto/s0_axi/reg0' is being assigned into address space '/ps7/Data' at <0x4000_0000 [ 4K ]>.
Slave segment '/ps7/S_AXI_ACP/ACP_DDR_LOWOCM' is being assigned into address space '/crypto/m0_axi' at <0x0000_0000 [ 512M ]>.
Slave segment '/ps7/S_AXI_ACP/ACP_QSPI_LINEAR' is being assigned into address space '/crypto/m0_axi' at <0xFC00_0000 [ 16M ]>.
Slave segment '/ps7/S_AXI_ACP/ACP_IOP' is being assigned into address space '/crypto/m0_axi' at <0xE000_0000 [ 4M ]>.
Slave segment '/ps7/S_AXI_ACP/ACP_M_AXI_GP0' is being assigned into address space '/crypto/m0_axi' at <0x4000_0000 [ 1G ]>.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps7/S_AXI_ACP(5) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps7/S_AXI_ACP(5) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
Wrote  : </tmp/robert/ds/syn/.srcs/sources_1/bd/crypto_top/crypto_top.bd> 
INFO: [BD 41-1662] The design 'crypto_top.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/sim/crypto_top.v
Verilog Output written to : /tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/hdl/crypto_top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block crypto .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file /tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/hw_handoff/crypto_top.hwh
Generated Hardware Definition File /tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.527 ; gain = 233.562 ; free physical = 22467 ; free virtual = 36625
Command: synth_design -top crypto_top
Starting synth_design
Using part: xc7z010clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 144380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2224.988 ; gain = 393.582 ; free physical = 21709 ; free virtual = 35867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'crypto_top' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'crypto_top_axi_mem_intercon_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:478]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1BKOCBW' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:1063]
INFO: [Synth 8-6157] synthesizing module 'crypto_top_auto_pc_1' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_auto_pc_1_13/synth/crypto_top_auto_pc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'crypto_top_auto_pc_1' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_auto_pc_1_13/synth/crypto_top_auto_pc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'crypto_top_auto_us_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_auto_us_0_13/synth/crypto_top_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_top' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_axi_upsizer' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_w_upsizer' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5552]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_w_upsizer' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5552]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_upsizer' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_command_fifo' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_command_fifo' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_upsizer' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_r_upsizer' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_r_upsizer' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_upsizer__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_upsizer__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_axi_upsizer' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_top' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'crypto_top_auto_us_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_auto_us_0_13/synth/crypto_top_auto_us_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1BKOCBW' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:1063]
INFO: [Synth 8-6155] done synthesizing module 'crypto_top_axi_mem_intercon_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:478]
INFO: [Synth 8-638] synthesizing module 'crypto_top_crypto_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_crypto_0_13/synth/crypto_top_crypto_0.vhd:104]
INFO: [Synth 8-3491] module 'crypto' declared at '/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:11' bound to instance 'U0' of component 'crypto' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_crypto_0_13/synth/crypto_top_crypto_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'crypto' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:56]
INFO: [Synth 8-638] synthesizing module 'crypto_engine' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto_engine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'crypto_engine' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto_engine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'crypto' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'crypto_top_crypto_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_crypto_0_13/synth/crypto_top_crypto_0.vhd:104]
INFO: [Synth 8-6157] synthesizing module 'crypto_top_ps7_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1598]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1598]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111859]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111859]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:471]
INFO: [Synth 8-6155] done synthesizing module 'crypto_top_ps7_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/synth/crypto_top_ps7_0.v:53]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_BID' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_RID' of module 'crypto_top_ps7_0' is unconnected for instance 'ps7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
WARNING: [Synth 8-7023] instance 'ps7' of module 'crypto_top_ps7_0' has 114 connections declared, but only 104 given [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:302]
INFO: [Synth 8-6157] synthesizing module 'crypto_top_ps7_axi_periph_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:758]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ZNKAGP' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:1437]
INFO: [Synth 8-6157] synthesizing module 'crypto_top_auto_pc_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_auto_pc_0_13/synth/crypto_top_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized1' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized8' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized8' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized9' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized9' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized1' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized2' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized10' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized10' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized11' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized11' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized12' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized12' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized13' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized13' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized2' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter__parameterized0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'crypto_top_auto_pc_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_auto_pc_0_13/synth/crypto_top_auto_pc_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'crypto_top_auto_pc_0' is unconnected for instance 'auto_pc' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:1672]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'crypto_top_auto_pc_0' is unconnected for instance 'auto_pc' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:1672]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'crypto_top_auto_pc_0' has 59 connections declared, but only 57 given [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:1672]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ZNKAGP' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:1437]
INFO: [Synth 8-6155] done synthesizing module 'crypto_top_ps7_axi_periph_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:758]
INFO: [Synth 8-638] synthesizing module 'crypto_top_rst_ps7_100M_0' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/synth/crypto_top_rst_ps7_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/synth/crypto_top_rst_ps7_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/packages/LabSoC/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'crypto_top_rst_ps7_100M_0' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/synth/crypto_top_rst_ps7_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'crypto_top_rst_ps7_100M_0' is unconnected for instance 'rst_ps7_100M' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:469]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'crypto_top_rst_ps7_100M_0' is unconnected for instance 'rst_ps7_100M' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:469]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'crypto_top_rst_ps7_100M_0' is unconnected for instance 'rst_ps7_100M' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:469]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'crypto_top_rst_ps7_100M_0' is unconnected for instance 'rst_ps7_100M' [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:469]
WARNING: [Synth 8-7023] instance 'rst_ps7_100M' of module 'crypto_top_rst_ps7_100M_0' has 10 connections declared, but only 6 given [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:469]
INFO: [Synth 8-6155] done synthesizing module 'crypto_top' (0#1) [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/synth/crypto_top.v:13]
WARNING: [Synth 8-6014] Unused sequential element IBA_reg was removed.  [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element OBA_reg was removed.  [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element MBL_reg was removed.  [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:136]
WARNING: [Synth 8-3848] Net m0_axi_araddr in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:32]
WARNING: [Synth 8-3848] Net m0_axi_arvalid in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:33]
WARNING: [Synth 8-3848] Net m0_axi_awaddr in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:35]
WARNING: [Synth 8-3848] Net m0_axi_awvalid in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:36]
WARNING: [Synth 8-3848] Net m0_axi_wdata in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:38]
WARNING: [Synth 8-3848] Net m0_axi_wstrb in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:39]
WARNING: [Synth 8-3848] Net m0_axi_wvalid in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:40]
WARNING: [Synth 8-3848] Net m0_axi_rready in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:45]
WARNING: [Synth 8-3848] Net m0_axi_bready in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:48]
WARNING: [Synth 8-3848] Net led in module/entity crypto does not have driver. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/993b/src/work/crypto.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[7] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[6] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[5] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[4] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[3] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[2] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2462.949 ; gain = 631.543 ; free physical = 21441 ; free virtual = 35600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2462.949 ; gain = 631.543 ; free physical = 21441 ; free virtual = 35600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2462.949 ; gain = 631.543 ; free physical = 21441 ; free virtual = 35600
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2462.949 ; gain = 0.000 ; free physical = 21441 ; free virtual = 35600
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/crypto_top_ps7_0.xdc] for cell 'ps7/inst'
Finished Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/crypto_top_ps7_0.xdc] for cell 'ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/crypto_top_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/crypto_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/crypto_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0_board.xdc] for cell 'rst_ps7_100M/U0'
Finished Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0_board.xdc] for cell 'rst_ps7_100M/U0'
Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0.xdc] for cell 'rst_ps7_100M/U0'
Finished Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0.xdc] for cell 'rst_ps7_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/crypto_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/crypto_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.773 ; gain = 0.000 ; free physical = 21433 ; free virtual = 35593
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2507.809 ; gain = 0.000 ; free physical = 21433 ; free virtual = 35592
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.809 ; gain = 676.402 ; free physical = 21423 ; free virtual = 35583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.809 ; gain = 676.402 ; free physical = 21437 ; free virtual = 35597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for crypto. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rst_ps7_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rst_ps7_100M/U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.809 ; gain = 676.402 ; free physical = 21437 ; free virtual = 35597
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'crypto_engine'
INFO: [Synth 8-802] inferred FSM for state register 'state_w_reg' in module 'crypto'
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'crypto'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   idle0 |                              000 |                              000
                enc_init |                              001 |                              001
               enc_round |                              010 |                              010
              enc_finish |                              011 |                              011
                 enc_end |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'crypto_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     req |                              010 |                               01
                   delay |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'one-hot' in module 'crypto'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     req |                              010 |                               01
                   delay |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_w_reg' using encoding 'one-hot' in module 'crypto'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2507.809 ; gain = 676.402 ; free physical = 21427 ; free virtual = 35588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   4 Input     32 Bit         XORs := 3     
	   2 Input     32 Bit         XORs := 4     
	   6 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 2     
	               60 Bit    Registers := 4     
	               55 Bit    Registers := 2     
	               41 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 22    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 91    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 6     
	   5 Input  128 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 4     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 17    
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 24    
	   8 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 15    
	   8 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 26    
	  14 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 101   
	   5 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '60' to '56' bits. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '60' to '56' bits. [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2507.809 ; gain = 676.402 ; free physical = 21398 ; free virtual = 35570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|crypto_engine | CK[0]      | 32x23         | LUT            | 
|crypto_engine | CK[0]      | 32x23         | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2507.809 ; gain = 676.402 ; free physical = 21407 ; free virtual = 35578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.359 ; gain = 691.953 ; free physical = 21369 ; free virtual = 35541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2534.391 ; gain = 702.984 ; free physical = 21359 ; free virtual = 35531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2090]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1725]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:712]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:712]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:989]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:719]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6902]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1724]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:719]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:989]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:2090]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:860]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2549.266 ; gain = 717.859 ; free physical = 21375 ; free virtual = 35547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2549.266 ; gain = 717.859 ; free physical = 21375 ; free virtual = 35547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2549.266 ; gain = 717.859 ; free physical = 21375 ; free virtual = 35547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2549.266 ; gain = 717.859 ; free physical = 21375 ; free virtual = 35547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2549.266 ; gain = 717.859 ; free physical = 21375 ; free virtual = 35547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2549.266 ; gain = 717.859 ; free physical = 21375 ; free virtual = 35547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 14     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]                | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[3]                 | 14     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__7     | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[3]                 | 14     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     1|
|3     |CARRY4  |    18|
|4     |LUT1    |    40|
|5     |LUT2    |    35|
|6     |LUT3    |   412|
|7     |LUT4    |   121|
|8     |LUT5    |   137|
|9     |LUT6    |   551|
|10    |MUXF7   |   128|
|11    |MUXF8   |    64|
|12    |PS7     |     1|
|13    |SRL16   |     1|
|14    |SRL16E  |    12|
|15    |SRLC32E |    41|
|16    |FDR     |     4|
|17    |FDRE    |   996|
|18    |FDSE    |    21|
|19    |OBUF    |     1|
|20    |OBUFT   |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2549.266 ; gain = 717.859 ; free physical = 21375 ; free virtual = 35547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 327 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2549.266 ; gain = 673.000 ; free physical = 21375 ; free virtual = 35547
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2549.273 ; gain = 717.859 ; free physical = 21375 ; free virtual = 35547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2549.273 ; gain = 0.000 ; free physical = 21668 ; free virtual = 35840
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/crypto_top_ps7_0.xdc] for cell 'ps7/inst'
Finished Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_ps7_0_13/crypto_top_ps7_0.xdc] for cell 'ps7/inst'
Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0_board.xdc] for cell 'rst_ps7_100M/U0'
Finished Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0_board.xdc] for cell 'rst_ps7_100M/U0'
Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0.xdc] for cell 'rst_ps7_100M/U0'
Finished Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_rst_ps7_100M_0_13/crypto_top_rst_ps7_100M_0.xdc] for cell 'rst_ps7_100M/U0'
Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_auto_us_0_13/crypto_top_auto_us_0_clocks.xdc] for cell 'axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/tmp/robert/ds/syn/.gen/sources_1/bd/crypto_top/ip/crypto_top_auto_us_0_13/crypto_top_auto_us_0_clocks.xdc] for cell 'axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 16 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.195 ; gain = 0.000 ; free physical = 21650 ; free virtual = 35822
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: fd11d167
INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2742.195 ; gain = 1055.668 ; free physical = 21650 ; free virtual = 35822
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2319.285; main = 2055.974; forked = 435.487
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3508.184; main = 2662.160; forked = 992.828
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2742.195 ; gain = 0.000 ; free physical = 21621 ; free virtual = 35792

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 213ddd8d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.195 ; gain = 0.000 ; free physical = 21621 ; free virtual = 35792

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 213ddd8d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 213ddd8d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Phase 1 Initialization | Checksum: 213ddd8d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 213ddd8d1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 213ddd8d1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Phase 2 Timer Update And Timing Data Collection | Checksum: 213ddd8d1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1516b6221

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Retarget | Checksum: 1516b6221
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 27 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1516b6221

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Constant propagation | Checksum: 1516b6221
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1639788c8

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Sweep | Checksum: 1639788c8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1639788c8

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
BUFG optimization | Checksum: 1639788c8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1639788c8

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Shift Register Optimization | Checksum: 1639788c8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1639788c8

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Post Processing Netlist | Checksum: 1639788c8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13e70d1a9

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13e70d1a9

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Phase 9 Finalization | Checksum: 13e70d1a9

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              27  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13e70d1a9

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13e70d1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13e70d1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Ending Netlist Obfuscation Task | Checksum: 13e70d1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2921.188 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
INFO: [Common 17-83] Releasing license: Implementation
247 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2937.195 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a5bec808

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2937.195 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2937.195 ; gain = 0.000 ; free physical = 21413 ; free virtual = 35585

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad5a4625

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2937.195 ; gain = 0.000 ; free physical = 21411 ; free virtual = 35583

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 128d7bba8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21410 ; free virtual = 35581

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 128d7bba8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21410 ; free virtual = 35581
Phase 1 Placer Initialization | Checksum: 128d7bba8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21410 ; free virtual = 35581

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12482855e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21409 ; free virtual = 35581

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f254a001

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21409 ; free virtual = 35581

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f254a001

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21409 ; free virtual = 35581

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 128eb3cc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21403 ; free virtual = 35575

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 16 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21403 ; free virtual = 35575

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17c2089ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21403 ; free virtual = 35574
Phase 2.4 Global Placement Core | Checksum: a3dcb904

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21403 ; free virtual = 35574
Phase 2 Global Placement | Checksum: a3dcb904

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21403 ; free virtual = 35574

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 176f6abc6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21403 ; free virtual = 35574

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9648632a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21402 ; free virtual = 35574

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d50243ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21402 ; free virtual = 35574

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1115e4d28

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21402 ; free virtual = 35574

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9d5ccac7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21395 ; free virtual = 35566

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f785029c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21395 ; free virtual = 35566

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bbe8f75a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21395 ; free virtual = 35566
Phase 3 Detail Placement | Checksum: 1bbe8f75a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21395 ; free virtual = 35566

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f3216e1c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.543 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15d123f19

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15d123f19

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566
Phase 4.1.1.1 BUFG Insertion | Checksum: f3216e1c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.543. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d9a92069

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566
Phase 4.1 Post Commit Optimization | Checksum: d9a92069

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d9a92069

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d9a92069

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566
Phase 4.3 Placer Reporting | Checksum: d9a92069

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1794d4c04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566
Ending Placer Task | Checksum: 164046113

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.215 ; gain = 5.020 ; free physical = 21394 ; free virtual = 35566
276 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7fcf0cc2 ConstDB: 0 ShapeSum: e4355451 RouteDB: 0
Post Restoration Checksum: NetGraph: 22386a67 | NumContArr: 8350bbed | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22adb1b8e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21403 ; free virtual = 35575

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22adb1b8e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21403 ; free virtual = 35575

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22adb1b8e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21403 ; free virtual = 35575
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e340507d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21402 ; free virtual = 35573
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.733  | TNS=0.000  | WHS=-0.188 | THS=-17.461|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2015
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2015
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fe9ce08e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21401 ; free virtual = 35573

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fe9ce08e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21401 ; free virtual = 35573

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2e0c2f566

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21401 ; free virtual = 35573
Phase 3 Initial Routing | Checksum: 2e0c2f566

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21401 ; free virtual = 35573

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.629  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2da95770e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.629  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26e2ca7f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566
Phase 4 Rip-up And Reroute | Checksum: 26e2ca7f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26e2ca7f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26e2ca7f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566
Phase 5 Delay and Skew Optimization | Checksum: 26e2ca7f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c328157a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.629  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22147ef10

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566
Phase 6 Post Hold Fix | Checksum: 22147ef10

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.872185 %
  Global Horizontal Routing Utilization  = 1.21163 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22147ef10

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21395 ; free virtual = 35566

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22147ef10

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2e8f017a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.629  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2e8f017a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1ae0ad70e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566
Ending Routing Task | Checksum: 1ae0ad70e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
289 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2942.215 ; gain = 0.000 ; free physical = 21394 ; free virtual = 35566
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force crypto
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./crypto.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
299 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3145.746 ; gain = 203.531 ; free physical = 21188 ; free virtual = 35362
INFO: [Project 1-1918] Creating Hardware Platform: /tmp/robert/ds/syn/crypto.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /tmp/robert/ds/syn/crypto.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/packages/LabSoC/Xilinx/Vivado/2023.2/data/embeddedsw) loading 1 seconds

*********************************************
[VIVADO]: done
*********************************************
Summary of build parameters
*********************************************
Board: digilentinc.com:zybo:part0:1.0
Part: xc7z010clg400-1
Root directory: /homes/robert/Developer/ds-sms4/vhdl
Design name: crypto
Frequency: 100 MHz
*********************************************
  bitstream in crypto.bit
  hardware definition file in crypto.xsa
  flat resource utilization report in crypto.utilization.rpt
  hierarchical resource utilization report in crypto.utilization.hierarchical.rpt
  timing report in crypto.timing.rpt
*********************************************
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 15:12:02 2024...
