`timescale 1ps / 1ps
module module_0 (
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input [id_2 : id_2] id_4,
    output logic id_5,
    output id_6,
    input logic [id_3 : id_5] id_7,
    output id_8,
    input [id_7 : id_1] id_9,
    output logic id_10
);
  specify
    (id_11[1] => id_12) = (id_2  : id_12  : id_3, id_11  : id_10  : id_5);
    (id_13 => id_14[1]) = (id_8, id_3  : id_1  : id_14);
    $setup(id_15[id_15], negedge id_16[id_14], id_12);
  endspecify
endmodule
