/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  reg [11:0] celloutsig_0_52z;
  wire [19:0] celloutsig_0_54z;
  reg [6:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_27z ? celloutsig_0_19z : celloutsig_0_1z;
  assign celloutsig_0_19z = celloutsig_0_8z[4] ? celloutsig_0_8z[3] : celloutsig_0_18z;
  assign celloutsig_0_28z = celloutsig_0_13z[1] ? celloutsig_0_14z[1] : celloutsig_0_10z;
  assign celloutsig_1_0z = ~(in_data[168] | in_data[163]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_0_54z = { celloutsig_0_19z, celloutsig_0_47z, celloutsig_0_51z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_42z } + { celloutsig_0_52z, celloutsig_0_33z, celloutsig_0_29z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z } + { celloutsig_0_2z[4:3], celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_5z } === celloutsig_0_8z[13:10];
  assign celloutsig_0_18z = { celloutsig_0_9z[5:1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z } === { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_22z[4:3], celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_9z } === { celloutsig_0_8z[16:9], celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_28z } === { celloutsig_0_9z[4:1], celloutsig_0_25z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[90:77] <= in_data[87:74];
  assign celloutsig_0_4z = { in_data[90:82], celloutsig_0_0z } <= { in_data[61:55], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[30:19] <= in_data[63:52];
  assign celloutsig_0_7z = ! celloutsig_0_2z;
  assign celloutsig_0_20z = ! { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_23z = ! { celloutsig_0_22z[3:0], celloutsig_0_21z };
  assign celloutsig_0_41z = { in_data[76:41], celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_29z } || { celloutsig_0_35z[11:5], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_17z };
  assign celloutsig_1_19z = celloutsig_1_4z[4:2] || { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[28:21], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_7z } || { in_data[86:68], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_39z = celloutsig_0_13z[1] & ~(celloutsig_0_27z);
  assign celloutsig_0_12z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_0_25z = celloutsig_0_13z[4] & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_42z = - { in_data[47:39], celloutsig_0_12z };
  assign celloutsig_1_5z = - { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_14z = - celloutsig_0_2z[4:2];
  assign celloutsig_1_4z = { in_data[155:154], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } | { in_data[173:170], celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[24], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z } | celloutsig_0_8z[21:13];
  assign celloutsig_0_22z = { celloutsig_0_6z[2:1], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_21z } | { celloutsig_0_9z[4:2], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_21z };
  assign celloutsig_0_35z = { celloutsig_0_9z[3:0], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_21z } | { celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_27z };
  assign celloutsig_0_43z = celloutsig_0_38z & celloutsig_0_4z;
  assign celloutsig_0_34z = celloutsig_0_28z & celloutsig_0_21z;
  assign celloutsig_0_38z = | celloutsig_0_35z;
  assign celloutsig_0_51z = | { celloutsig_0_42z[9:8], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = | { in_data[14:11], celloutsig_0_0z };
  assign celloutsig_1_3z = | { celloutsig_1_2z, in_data[189:177] };
  assign celloutsig_1_11z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, in_data[135] };
  assign celloutsig_0_29z = | { celloutsig_0_24z, celloutsig_0_6z, in_data[7:2] };
  assign celloutsig_0_47z = ~^ { celloutsig_0_46z[5:0], celloutsig_0_7z, celloutsig_0_37z, celloutsig_0_41z };
  assign celloutsig_1_1z = ~^ { in_data[154:136], celloutsig_1_0z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_8z[14:4], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_16z = ^ { in_data[74:68], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_26z = ^ celloutsig_0_8z[13:7];
  assign celloutsig_0_49z = { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_37z } << celloutsig_0_42z[8:6];
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z } << { in_data[32:25], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_3z = celloutsig_0_2z[3:0] >>> celloutsig_0_2z[4:1];
  assign celloutsig_0_46z = { celloutsig_0_11z[3:2], celloutsig_0_20z, celloutsig_0_3z } >>> { celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_43z, celloutsig_0_21z, celloutsig_0_39z, celloutsig_0_18z, celloutsig_0_43z };
  assign celloutsig_1_18z = celloutsig_1_5z[2:0] >>> { celloutsig_1_6z[1:0], celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z[4:0], celloutsig_0_7z } >>> { celloutsig_0_2z[5:2], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_2z[4:2], celloutsig_0_6z } >>> { in_data[16:13], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_6z = in_data[172:165] ^ { celloutsig_1_5z[4:3], celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[83:78] ^ in_data[5:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_52z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_52z = { celloutsig_0_35z[9:5], celloutsig_0_3z, celloutsig_0_6z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_55z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_55z = { celloutsig_0_49z, celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_43z, celloutsig_0_26z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_33z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_33z = { celloutsig_0_14z[2:1], celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_14z };
  assign { out_data[130:128], out_data[96], out_data[51:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
