Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s50a-5-vq100

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Woodal.vhd" in Library work.
Architecture behavioral of Entity woodall is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Jacobtshal.vhd" in Library work.
Architecture behavioral of Entity jacobtshal is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Tetrabonacci.vhd" in Library work.
Architecture behavioral of Entity tetrabonacci is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/StellaOctanga.vhd" in Library work.
Architecture behavioral of Entity stellaoctanga is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/ClockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/CLK_Divider2.vhd" in Library work.
Architecture behavioral of Entity clk_divider2 is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SequenceMultiplexer.vhd" in Library work.
Architecture behavioral of Entity sequencemultiplexer is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/BCDConverter.vhd" in Library work.
Architecture behavioral of Entity bcdconverter is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SDriver.vhd" in Library work.
Architecture behavioral of Entity sdriver is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SDecoder.vhd" in Library work.
Architecture behavioral of Entity sdecoder is up to date.
Compiling vhdl file "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClockDivider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLK_Divider2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SequenceMultiplexer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BCDConverter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SDriver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SDecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Woodall> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Jacobtshal> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Tetrabonacci> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <StellaOctanga> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <ClockDivider> in library <work> (Architecture <behavioral>).
Entity <ClockDivider> analyzed. Unit <ClockDivider> generated.

Analyzing Entity <CLK_Divider2> in library <work> (Architecture <behavioral>).
Entity <CLK_Divider2> analyzed. Unit <CLK_Divider2> generated.

Analyzing Entity <SequenceMultiplexer> in library <work> (Architecture <behavioral>).
Entity <SequenceMultiplexer> analyzed. Unit <SequenceMultiplexer> generated.

Analyzing Entity <Woodall> in library <work> (Architecture <behavioral>).
Entity <Woodall> analyzed. Unit <Woodall> generated.

Analyzing Entity <Jacobtshal> in library <work> (Architecture <behavioral>).
Entity <Jacobtshal> analyzed. Unit <Jacobtshal> generated.

Analyzing Entity <Tetrabonacci> in library <work> (Architecture <behavioral>).
Entity <Tetrabonacci> analyzed. Unit <Tetrabonacci> generated.

Analyzing Entity <StellaOctanga> in library <work> (Architecture <behavioral>).
Entity <StellaOctanga> analyzed. Unit <StellaOctanga> generated.

Analyzing Entity <BCDConverter> in library <work> (Architecture <behavioral>).
Entity <BCDConverter> analyzed. Unit <BCDConverter> generated.

Analyzing Entity <SDriver> in library <work> (Architecture <behavioral>).
Entity <SDriver> analyzed. Unit <SDriver> generated.

Analyzing Entity <SDecoder> in library <work> (Architecture <behavioral>).
Entity <SDecoder> analyzed. Unit <SDecoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClockDivider>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/ClockDivider.vhd".
    Found 19-bit up counter for signal <counter>.
    Found 19-bit comparator lessequal for signal <counter$cmp_le0000> created at line 45.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <ClockDivider> synthesized.


Synthesizing Unit <CLK_Divider2>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/CLK_Divider2.vhd".
    Found 19-bit up counter for signal <counter>.
    Found 19-bit comparator lessequal for signal <counter$cmp_le0000> created at line 46.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <CLK_Divider2> synthesized.


Synthesizing Unit <BCDConverter>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/BCDConverter.vhd".
    Found 4-bit adder for signal <shift_11_8$add0000> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0001> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0002> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0003> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0004> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0005> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0006> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0007> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0008> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0009> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0010> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0011> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0012> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0013> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0014> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0015> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0016> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0017> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0018> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0019> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0020> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0021> created at line 68.
    Found 4-bit adder for signal <shift_11_8$add0022> created at line 68.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0000> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0001> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0002> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0003> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0004> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0005> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0006> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0007> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0008> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0009> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0010> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0011> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0012> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0013> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0014> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0015> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0016> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0017> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0018> created at line 70.
    Found 5-bit comparator greater for signal <shift_12$cmp_gt0019> created at line 70.
    Found 4-bit adder for signal <shift_15_12$add0000> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0001> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0002> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0003> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0004> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0005> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0006> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0007> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0008> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0009> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0010> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0011> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0012> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0013> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0014> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0015> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0016> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0017> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0018> created at line 71.
    Found 4-bit adder for signal <shift_15_12$add0019> created at line 71.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0003> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0004> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0005> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0006> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0007> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0008> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0009> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0010> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0011> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0012> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0013> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0014> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0015> created at line 73.
    Found 5-bit comparator greater for signal <shift_17$cmp_gt0016> created at line 73.
    Found 4-bit adder for signal <shift_19_16$add0000> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0001> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0002> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0003> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0004> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0005> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0006> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0007> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0008> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0009> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0010> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0011> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0012> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0013> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0014> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0015> created at line 74.
    Found 4-bit adder for signal <shift_19_16$add0016> created at line 74.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0000> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0001> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0002> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0003> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0004> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0005> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0006> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0007> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0008> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0009> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0010> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0011> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0012> created at line 76.
    Found 5-bit comparator greater for signal <shift_22$cmp_gt0013> created at line 76.
    Found 4-bit adder for signal <shift_23_20$add0000> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0001> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0002> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0003> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0004> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0005> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0006> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0007> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0008> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0009> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0010> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0011> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0012> created at line 77.
    Found 4-bit adder for signal <shift_23_20$add0013> created at line 77.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0000> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0001> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0002> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0003> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0004> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0005> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0006> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0007> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0008> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0009> created at line 79.
    Found 5-bit comparator greater for signal <shift_24$cmp_gt0010> created at line 79.
    Found 4-bit adder for signal <shift_27_24$add0000> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0001> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0002> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0003> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0004> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0005> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0006> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0007> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0008> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0009> created at line 80.
    Found 4-bit adder for signal <shift_27_24$add0010> created at line 80.
    Found 5-bit comparator greater for signal <shift_29$cmp_gt0000> created at line 82.
    Found 5-bit comparator greater for signal <shift_29$cmp_gt0001> created at line 82.
    Found 5-bit comparator greater for signal <shift_29$cmp_gt0002> created at line 82.
    Found 5-bit comparator greater for signal <shift_29$cmp_gt0003> created at line 82.
    Found 5-bit comparator greater for signal <shift_29$cmp_gt0004> created at line 82.
    Found 5-bit comparator greater for signal <shift_29$cmp_gt0005> created at line 82.
    Found 5-bit comparator greater for signal <shift_29$cmp_gt0006> created at line 82.
    Found 5-bit comparator greater for signal <shift_29$cmp_gt0007> created at line 82.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0000> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0001> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0002> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0003> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0004> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0005> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0006> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0007> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0008> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0009> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0010> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0011> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0012> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0013> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0014> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0015> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0016> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0017> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0018> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0019> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0020> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0021> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0022> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0023> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0024> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0025> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0026> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0027> created at line 61.
    Found 5-bit comparator greater for signal <shift_3$cmp_gt0028> created at line 61.
    Found 4-bit adder for signal <shift_31_28$add0000> created at line 83.
    Found 4-bit adder for signal <shift_31_28$add0001> created at line 83.
    Found 4-bit adder for signal <shift_31_28$add0002> created at line 83.
    Found 4-bit adder for signal <shift_31_28$add0003> created at line 83.
    Found 4-bit adder for signal <shift_31_28$add0004> created at line 83.
    Found 4-bit adder for signal <shift_31_28$add0005> created at line 83.
    Found 4-bit adder for signal <shift_31_28$add0006> created at line 83.
    Found 4-bit adder for signal <shift_31_28$add0007> created at line 83.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0000> created at line 85.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0001> created at line 85.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0002> created at line 85.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0003> created at line 85.
    Found 5-bit comparator greater for signal <shift_34$cmp_gt0004> created at line 85.
    Found 4-bit adder for signal <shift_35_32$add0000> created at line 86.
    Found 4-bit adder for signal <shift_35_32$add0001> created at line 86.
    Found 4-bit adder for signal <shift_35_32$add0002> created at line 86.
    Found 4-bit adder for signal <shift_35_32$add0003> created at line 86.
    Found 4-bit adder for signal <shift_35_32$add0004> created at line 86.
    Found 5-bit comparator greater for signal <shift_36$cmp_gt0000> created at line 88.
    Found 5-bit comparator greater for signal <shift_36$cmp_gt0001> created at line 88.
    Found 4-bit adder for signal <shift_39_36$add0000> created at line 89.
    Found 4-bit adder for signal <shift_39_36$add0001> created at line 89.
    Found 4-bit adder for signal <shift_3_0$add0000> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0001> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0002> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0003> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0004> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0005> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0006> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0007> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0008> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0009> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0010> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0011> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0012> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0013> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0014> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0015> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0016> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0017> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0018> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0019> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0020> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0021> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0022> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0023> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0024> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0025> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0026> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0027> created at line 62.
    Found 4-bit adder for signal <shift_3_0$add0028> created at line 62.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0000> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0001> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0002> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0003> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0004> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0005> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0006> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0007> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0008> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0009> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0010> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0011> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0012> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0013> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0014> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0015> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0016> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0017> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0018> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0019> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0020> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0021> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0022> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0023> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0024> created at line 64.
    Found 5-bit comparator greater for signal <shift_4$cmp_gt0025> created at line 64.
    Found 4-bit adder for signal <shift_7_4$add0000> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0001> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0002> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0003> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0004> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0005> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0006> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0007> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0008> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0009> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0010> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0011> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0012> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0013> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0014> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0015> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0016> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0017> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0018> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0019> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0020> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0021> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0022> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0023> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0024> created at line 65.
    Found 4-bit adder for signal <shift_7_4$add0025> created at line 65.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0000> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0001> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0002> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0003> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0004> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0005> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0006> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0007> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0008> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0009> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0010> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0011> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0012> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0013> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0014> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0015> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0016> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0017> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0018> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0019> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0020> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0021> created at line 67.
    Found 5-bit comparator greater for signal <shift_9$cmp_gt0022> created at line 67.
    Summary:
	inferred 155 Adder/Subtractor(s).
	inferred 155 Comparator(s).
Unit <BCDConverter> synthesized.


Synthesizing Unit <SDriver>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SDriver.vhd".
    Found 8x8-bit ROM for signal <SEV_SEG_DRIVER>.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <SDriver> synthesized.


Synthesizing Unit <SDecoder>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SDecoder.vhd".
    Found 16x7-bit ROM for signal <SBUS>.
    Summary:
	inferred   1 ROM(s).
Unit <SDecoder> synthesized.


Synthesizing Unit <Woodall>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Woodal.vhd".
    Register <temp> equivalent to <result> has been removed
WARNING:Xst:643 - "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Woodal.vhd" line 62: The result of a 34x32-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 34x32-bit multiplier for signal <$mult0000> created at line 62.
    Found 1-bit register for signal <hold>.
    Found 32-bit register for signal <index>.
    Found 32-bit adder for signal <index$addsub0000> created at line 63.
    Found 32-bit 4-to-1 multiplexer for signal <index$mux0001> created at line 61.
    Found 32-bit register for signal <result>.
    Found 32-bit subtractor for signal <result$addsub0000> created at line 62.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  32 Multiplexer(s).
Unit <Woodall> synthesized.


Synthesizing Unit <Jacobtshal>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Jacobtshal.vhd".
    Register <temp> equivalent to <fiki> has been removed
    Found 32-bit register for signal <fbir>.
    Found 32-bit 4-to-1 multiplexer for signal <fbir$mux0001>.
    Found 32-bit register for signal <fiki>.
    Found 32-bit adder for signal <fiki$add0000> created at line 64.
    Found 32-bit register for signal <fsifir>.
    Found 1-bit register for signal <hold>.
    Found 32-bit register for signal <index>.
    Found 32-bit adder for signal <index$addsub0000> created at line 67.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Jacobtshal> synthesized.


Synthesizing Unit <Tetrabonacci>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Tetrabonacci.vhd".
    Register <temp> equivalent to <fiki> has been removed
    Found 32-bit register for signal <fbir>.
    Found 32-bit 4-to-1 multiplexer for signal <fbir$mux0001>.
    Found 32-bit register for signal <fiki>.
    Found 32-bit adder for signal <fiki$add0000> created at line 65.
    Found 32-bit register for signal <fsifir>.
    Found 1-bit register for signal <hold>.
    Found 32-bit register for signal <index>.
    Found 32-bit adder for signal <index$addsub0000> created at line 68.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <Tetrabonacci> synthesized.


Synthesizing Unit <StellaOctanga>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/StellaOctanga.vhd".
WARNING:Xst:643 - "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/StellaOctanga.vhd" line 60: The result of a 32x32-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/StellaOctanga.vhd" line 60: The result of a 32x32-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32x32-bit multiplier for signal <$mult0000> created at line 60.
    Found 1-bit register for signal <hold>.
    Found 32-bit register for signal <index>.
    Found 32-bit adder for signal <index$addsub0000> created at line 61.
    Found 32-bit 4-to-1 multiplexer for signal <index$mux0001> created at line 59.
    Found 32-bit register for signal <result>.
    Found 32-bit subtractor for signal <result$addsub0000> created at line 60.
    Found 32x32-bit multiplier for signal <result$mult0000> created at line 60.
    Found 32-bit 4-to-1 multiplexer for signal <result$mux0001>.
    Found 32-bit register for signal <temp>.
    Summary:
	inferred  97 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  64 Multiplexer(s).
Unit <StellaOctanga> synthesized.


Synthesizing Unit <SequenceMultiplexer>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/SequenceMultiplexer.vhd".
WARNING:Xst:1780 - Signal <result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <choice1>.
    Found 32-bit register for signal <choice2>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <SequenceMultiplexer> synthesized.


Synthesizing Unit <Main>.
    Related source file is "C:/Users/otal19/Desktop/Project-20220605T160425Z-001/Project/WoodalNumbers/Main.vhd".
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 2
 34x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 163
 32-bit adder                                          : 6
 32-bit subtractor                                     : 2
 4-bit adder                                           : 155
# Counters                                             : 3
 19-bit up counter                                     : 2
 3-bit up counter                                      : 1
# Registers                                            : 19
 1-bit register                                        : 4
 32-bit register                                       : 15
# Comparators                                          : 157
 19-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 155
# Multiplexers                                         : 5
 32-bit 4-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <choice1_0> in Unit <Sequence2> is equivalent to the following 31 FFs/Latches, which will be removed : <choice1_1> <choice1_2> <choice1_3> <choice1_4> <choice1_5> <choice1_6> <choice1_7> <choice1_8> <choice1_9> <choice1_10> <choice1_11> <choice1_12> <choice1_13> <choice1_14> <choice1_15> <choice1_16> <choice1_17> <choice1_18> <choice1_19> <choice1_20> <choice1_21> <choice1_22> <choice1_23> <choice1_24> <choice1_25> <choice1_26> <choice1_27> <choice1_28> <choice1_29> <choice1_30> <choice1_31> 
INFO:Xst:2261 - The FF/Latch <choice2_0> in Unit <Sequence2> is equivalent to the following 31 FFs/Latches, which will be removed : <choice2_1> <choice2_2> <choice2_3> <choice2_4> <choice2_5> <choice2_6> <choice2_7> <choice2_8> <choice2_9> <choice2_10> <choice2_11> <choice2_12> <choice2_13> <choice2_14> <choice2_15> <choice2_16> <choice2_17> <choice2_18> <choice2_19> <choice2_20> <choice2_21> <choice2_22> <choice2_23> <choice2_24> <choice2_25> <choice2_26> <choice2_27> <choice2_28> <choice2_29> <choice2_30> <choice2_31> 
WARNING:Xst:2677 - Node <fsifir_31> of sequential type is unconnected in block <S2>.
WARNING:Xst:2677 - Node <fsifir_31> of sequential type is unconnected in block <Jacobtshal>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 2
 33x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 163
 3-bit adder                                           : 2
 32-bit adder                                          : 6
 32-bit subtractor                                     : 2
 4-bit adder                                           : 153
# Counters                                             : 3
 19-bit up counter                                     : 2
 3-bit up counter                                      : 1
# Registers                                            : 483
 Flip-Flops                                            : 483
# Comparators                                          : 157
 19-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 155
# Multiplexers                                         : 5
 32-bit 4-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <choice1_0> in Unit <SequenceMultiplexer> is equivalent to the following 31 FFs/Latches, which will be removed : <choice1_1> <choice1_2> <choice1_3> <choice1_4> <choice1_5> <choice1_6> <choice1_7> <choice1_8> <choice1_9> <choice1_10> <choice1_11> <choice1_12> <choice1_13> <choice1_14> <choice1_15> <choice1_16> <choice1_17> <choice1_18> <choice1_19> <choice1_20> <choice1_21> <choice1_22> <choice1_23> <choice1_24> <choice1_25> <choice1_26> <choice1_27> <choice1_28> <choice1_29> <choice1_30> <choice1_31> 
INFO:Xst:2261 - The FF/Latch <choice2_0> in Unit <SequenceMultiplexer> is equivalent to the following 31 FFs/Latches, which will be removed : <choice2_1> <choice2_2> <choice2_3> <choice2_4> <choice2_5> <choice2_6> <choice2_7> <choice2_8> <choice2_9> <choice2_10> <choice2_11> <choice2_12> <choice2_13> <choice2_14> <choice2_15> <choice2_16> <choice2_17> <choice2_18> <choice2_19> <choice2_20> <choice2_21> <choice2_22> <choice2_23> <choice2_24> <choice2_25> <choice2_26> <choice2_27> <choice2_28> <choice2_29> <choice2_30> <choice2_31> 

Optimizing unit <Main> ...

Optimizing unit <BCDConverter> ...

Optimizing unit <SDriver> ...

Optimizing unit <Woodall> ...
WARNING:Xst:1293 - FF/Latch <result_0> has a constant value of 1 in block <Woodall>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Jacobtshal> ...
WARNING:Xst:1293 - FF/Latch <fbir_0> has a constant value of 1 in block <Jacobtshal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fbir_0> has a constant value of 1 in block <Jacobtshal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fbir_0> has a constant value of 1 in block <Jacobtshal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fbir_0> has a constant value of 1 in block <Jacobtshal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fiki_0> has a constant value of 1 in block <Jacobtshal>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Tetrabonacci> ...

Optimizing unit <StellaOctanga> ...

Optimizing unit <SequenceMultiplexer> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Sequence2/S4/hold> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <Sequence2/S3/hold> <Sequence2/S2/hold> <Sequence2/S1/hold> 
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 238.
Optimizing block <Main> to meet ratio 100 (+ 5) of 704 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Main>, final ratio is 227.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 456
 Flip-Flops                                            : 456

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 6692
#      GND                         : 1
#      INV                         : 104
#      LUT1                        : 117
#      LUT2                        : 720
#      LUT2_D                      : 1
#      LUT3                        : 194
#      LUT4                        : 1813
#      LUT4_D                      : 8
#      MULT_AND                    : 603
#      MUXCY                       : 1520
#      MUXF5                       : 37
#      VCC                         : 1
#      XORCY                       : 1573
# FlipFlops/Latches                : 456
#      FD                          : 157
#      FDR                         : 136
#      FDRE                        : 156
#      FDS                         : 5
#      FDSE                        : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 5
#      OBUF                        : 47
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-5 

 Number of Slices:                     1601  out of    704   227% (*) 
 Number of Slice Flip Flops:            456  out of   1408    32%  
 Number of 4 input LUTs:               2957  out of   1408   210% (*) 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of     68    77%  
 Number of GCLKs:                         3  out of     24    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-----------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)       | Load  |
-----------------------------------------------------+-----------------------------+-------+
CLK                                                  | BUFGP                       | 19    |
clock_div1(cd/HUNDREDHZCLOCK_cmp_eq0000_wg_cy<4>:O)  | BUFG(*)(cd2/counter_0)      | 22    |
clock_div_81(cd2/Eight_clk_div_cmp_eq0000_wg_cy<4>:O)| BUFG(*)(Sequence2/S4/temp_1)| 415   |
-----------------------------------------------------+-----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 30.787ns (Maximum Frequency: 32.481MHz)
   Minimum input arrival time before clock: 31.771ns
   Maximum output required time after clock: 70.199ns
   Maximum combinational path delay: 12.214ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.789ns (frequency: 208.829MHz)
  Total number of paths / destination ports: 532 / 38
-------------------------------------------------------------------------
Delay:               4.789ns (Levels of Logic = 7)
  Source:            cd/counter_2 (FF)
  Destination:       cd/counter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: cd/counter_2 to cd/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.495   0.559  cd/counter_2 (cd/counter_2)
     LUT1:I0->O            1   0.561   0.000  cd/Mcompar_counter_cmp_le0000_cy<1>_rt (cd/Mcompar_counter_cmp_le0000_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  cd/Mcompar_counter_cmp_le0000_cy<1> (cd/Mcompar_counter_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cd/Mcompar_counter_cmp_le0000_cy<2> (cd/Mcompar_counter_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cd/Mcompar_counter_cmp_le0000_cy<3> (cd/Mcompar_counter_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cd/Mcompar_counter_cmp_le0000_cy<4> (cd/Mcompar_counter_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.179   0.357  cd/Mcompar_counter_cmp_le0000_cy<5> (cd/counter_cmp_le0000)
     INV:I->O             19   0.562   0.922  cd/counter_not00011_INV_0 (cd/counter_not0001)
     FDR:R                     0.435          cd/counter_0
    ----------------------------------------
    Total                      4.789ns (2.950ns logic, 1.839ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_div1'
  Clock period: 4.789ns (frequency: 208.829MHz)
  Total number of paths / destination ports: 557 / 41
-------------------------------------------------------------------------
Delay:               4.789ns (Levels of Logic = 7)
  Source:            cd2/counter_1 (FF)
  Destination:       cd2/counter_0 (FF)
  Source Clock:      clock_div1 rising
  Destination Clock: clock_div1 rising

  Data Path: cd2/counter_1 to cd2/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.495   0.559  cd2/counter_1 (cd2/counter_1)
     LUT2:I0->O            1   0.561   0.000  cd2/Mcompar_counter_cmp_le0000_lut<1> (cd2/Mcompar_counter_cmp_le0000_lut<1>)
     MUXCY:S->O            1   0.523   0.000  cd2/Mcompar_counter_cmp_le0000_cy<1> (cd2/Mcompar_counter_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  cd2/Mcompar_counter_cmp_le0000_cy<2> (cd2/Mcompar_counter_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  cd2/Mcompar_counter_cmp_le0000_cy<3> (cd2/Mcompar_counter_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  cd2/Mcompar_counter_cmp_le0000_cy<4> (cd2/Mcompar_counter_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.179   0.357  cd2/Mcompar_counter_cmp_le0000_cy<5> (cd2/counter_cmp_le0000)
     INV:I->O             19   0.562   0.922  cd2/counter_not00011_INV_0 (cd2/counter_not0001)
     FDR:R                     0.435          cd2/counter_0
    ----------------------------------------
    Total                      4.789ns (2.950ns logic, 1.839ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_div_81'
  Clock period: 30.787ns (frequency: 32.481MHz)
  Total number of paths / destination ports: 458206607141 / 674
-------------------------------------------------------------------------
Delay:               30.787ns (Levels of Logic = 46)
  Source:            Sequence2/S4/index_0 (FF)
  Destination:       Sequence2/S4/temp_31 (FF)
  Source Clock:      clock_div_81 rising
  Destination Clock: clock_div_81 rising

  Data Path: Sequence2/S4/index_0 to Sequence2/S4/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             11   0.495   0.859  Sequence2/S4/index_0 (Sequence2/S4/index_0)
     LUT2:I1->O           57   0.562   1.082  Sequence2/S4/index_mux0000<0>1 (Sequence2/S4/Mmult__mult0000_index_mux0000<0>_x_index_mux0000<13>_mand)
     LUT4:I3->O            1   0.561   0.000  Sequence2/S4/Mmult__mult0000_Madd7_lut<6> (Sequence2/S4/Mmult__mult0000_Madd7_lut<6>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd7_cy<6> (Sequence2/S4/Mmult__mult0000_Madd7_cy<6>)
     XORCY:CI->O           1   0.654   0.465  Sequence2/S4/Mmult__mult0000_Madd7_xor<7> (Sequence2/S4/Mmult__mult0000_Madd_128)
     LUT1:I0->O            1   0.561   0.000  Sequence2/S4/Mmult__mult0000_Madd11_cy<7>_rt (Sequence2/S4/Mmult__mult0000_Madd11_cy<7>_rt)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd11_cy<7> (Sequence2/S4/Mmult__mult0000_Madd11_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult__mult0000_Madd11_cy<8> (Sequence2/S4/Mmult__mult0000_Madd11_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult__mult0000_Madd11_cy<9> (Sequence2/S4/Mmult__mult0000_Madd11_cy<9>)
     XORCY:CI->O           1   0.654   0.380  Sequence2/S4/Mmult__mult0000_Madd11_xor<10> (Sequence2/S4/Mmult__mult0000_Madd_1511)
     LUT3:I2->O            1   0.561   0.000  Sequence2/S4/Mmult__mult0000_Madd15_lut<15> (Sequence2/S4/Mmult__mult0000_Madd15_lut<15>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd15_cy<15> (Sequence2/S4/Mmult__mult0000_Madd15_cy<15>)
     XORCY:CI->O           1   0.654   0.465  Sequence2/S4/Mmult__mult0000_Madd15_xor<16> (Sequence2/S4/Mmult__mult0000_Madd_1615)
     LUT1:I0->O            1   0.561   0.000  Sequence2/S4/Mmult__mult0000_Madd16_cy<16>_rt (Sequence2/S4/Mmult__mult0000_Madd16_cy<16>_rt)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd16_cy<16> (Sequence2/S4/Mmult__mult0000_Madd16_cy<16>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult__mult0000_Madd16_xor<17> (Sequence2/S4/Mmult__mult0000_Madd_1716)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult__mult0000_Madd17_lut<17> (Sequence2/S4/Mmult__mult0000_Madd17_lut<17>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd17_cy<17> (Sequence2/S4/Mmult__mult0000_Madd17_cy<17>)
     XORCY:CI->O           1   0.654   0.357  Sequence2/S4/Mmult__mult0000_Madd17_xor<18> (Sequence2/S4/_mult0000<18>)
     INV:I->O              1   0.562   0.000  Sequence2/S4/Msub_result_addsub0000_lut<18>_INV_0 (Sequence2/S4/Msub_result_addsub0000_lut<18>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Msub_result_addsub0000_cy<18> (Sequence2/S4/Msub_result_addsub0000_cy<18>)
     XORCY:CI->O          13   0.654   0.836  Sequence2/S4/Msub_result_addsub0000_xor<19> (Sequence2/S4/Mmult_result_mult0000_index_mux0000<0>_x_result_addsub0000<19>_mand)
     MULT_AND:I1->LO       0   0.597   0.000  Sequence2/S4/Mmult_result_mult0000_index_mux0000<0>_x_result_addsub0000<19>_mand (Sequence2/S4/Mmult_result_mult0000_index_mux0000<0>_x_result_addsub0000<19>_mand1)
     MUXCY:DI->O           1   0.713   0.000  Sequence2/S4/Mmult_result_mult0000_Madd10_cy<10> (Sequence2/S4/Mmult_result_mult0000_Madd10_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd10_cy<11> (Sequence2/S4/Mmult_result_mult0000_Madd10_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd10_cy<12> (Sequence2/S4/Mmult_result_mult0000_Madd10_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd10_cy<13> (Sequence2/S4/Mmult_result_mult0000_Madd10_cy<13>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd10_xor<14> (Sequence2/S4/Mmult_result_mult0000_Madd_2310)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd20_lut<16> (Sequence2/S4/Mmult_result_mult0000_Madd20_lut<16>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd20_cy<16> (Sequence2/S4/Mmult_result_mult0000_Madd20_cy<16>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd20_xor<17> (Sequence2/S4/Mmult_result_mult0000_Madd_2420)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd26_lut<21> (Sequence2/S4/Mmult_result_mult0000_Madd26_lut<21>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd26_cy<21> (Sequence2/S4/Mmult_result_mult0000_Madd26_cy<21>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd26_xor<22> (Sequence2/S4/Mmult_result_mult0000_Madd_2526)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd29_lut<25> (Sequence2/S4/Mmult_result_mult0000_Madd29_lut<25>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd29_cy<25> (Sequence2/S4/Mmult_result_mult0000_Madd29_cy<25>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd29_xor<26> (Sequence2/S4/Mmult_result_mult0000_Madd_2629)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd30_lut<26> (Sequence2/S4/Mmult_result_mult0000_Madd30_lut<26>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd30_cy<26> (Sequence2/S4/Mmult_result_mult0000_Madd30_cy<26>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd30_xor<27> (Sequence2/S4/Mmult_result_mult0000_Madd_2730)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_lut<27> (Sequence2/S4/Mmult_result_mult0000_Madd31_lut<27>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_cy<27> (Sequence2/S4/Mmult_result_mult0000_Madd31_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_cy<28> (Sequence2/S4/Mmult_result_mult0000_Madd31_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_cy<29> (Sequence2/S4/Mmult_result_mult0000_Madd31_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_cy<30> (Sequence2/S4/Mmult_result_mult0000_Madd31_cy<30>)
     XORCY:CI->O           2   0.654   0.382  Sequence2/S4/Mmult_result_mult0000_Madd31_xor<31> (Sequence2/S4/result_mult0000<31>)
     LUT4:I3->O            1   0.561   0.000  Sequence2/S4/result_mux0000<31>1 (Sequence2/S4/result_mux0000<31>)
     FD:D                      0.197          Sequence2/S4/temp_31
    ----------------------------------------
    Total                     30.787ns (23.424ns logic, 7.363ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_div_81'
  Total number of paths / destination ports: 422522703339 / 830
-------------------------------------------------------------------------
Offset:              31.771ns (Levels of Logic = 49)
  Source:            ResetButton (PAD)
  Destination:       Sequence2/S4/temp_31 (FF)
  Destination Clock: clock_div_81 rising

  Data Path: ResetButton to Sequence2/S4/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           344   0.824   1.157  ResetButton_IBUF (ResetButton_IBUF)
     INV:I->O             70   0.562   1.083  Sequence2/S3/fbir_mux0000<10>11_INV_0 (Sequence2/S2/fbir_mux0000<10>_mand)
     MULT_AND:I1->LO       0   0.597   0.000  Sequence2/S4/index_mux0000<4>_mand (Sequence2/S4/index_mux0000<4>_mand1)
     MUXCY:DI->O           1   0.713   0.000  Sequence2/S4/Mmult__mult0000_Madd7_cy<4> (Sequence2/S4/Mmult__mult0000_Madd7_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult__mult0000_Madd7_cy<5> (Sequence2/S4/Mmult__mult0000_Madd7_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult__mult0000_Madd7_cy<6> (Sequence2/S4/Mmult__mult0000_Madd7_cy<6>)
     XORCY:CI->O           1   0.654   0.465  Sequence2/S4/Mmult__mult0000_Madd7_xor<7> (Sequence2/S4/Mmult__mult0000_Madd_128)
     LUT1:I0->O            1   0.561   0.000  Sequence2/S4/Mmult__mult0000_Madd11_cy<7>_rt (Sequence2/S4/Mmult__mult0000_Madd11_cy<7>_rt)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd11_cy<7> (Sequence2/S4/Mmult__mult0000_Madd11_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult__mult0000_Madd11_cy<8> (Sequence2/S4/Mmult__mult0000_Madd11_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult__mult0000_Madd11_cy<9> (Sequence2/S4/Mmult__mult0000_Madd11_cy<9>)
     XORCY:CI->O           1   0.654   0.380  Sequence2/S4/Mmult__mult0000_Madd11_xor<10> (Sequence2/S4/Mmult__mult0000_Madd_1511)
     LUT3:I2->O            1   0.561   0.000  Sequence2/S4/Mmult__mult0000_Madd15_lut<15> (Sequence2/S4/Mmult__mult0000_Madd15_lut<15>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd15_cy<15> (Sequence2/S4/Mmult__mult0000_Madd15_cy<15>)
     XORCY:CI->O           1   0.654   0.465  Sequence2/S4/Mmult__mult0000_Madd15_xor<16> (Sequence2/S4/Mmult__mult0000_Madd_1615)
     LUT1:I0->O            1   0.561   0.000  Sequence2/S4/Mmult__mult0000_Madd16_cy<16>_rt (Sequence2/S4/Mmult__mult0000_Madd16_cy<16>_rt)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd16_cy<16> (Sequence2/S4/Mmult__mult0000_Madd16_cy<16>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult__mult0000_Madd16_xor<17> (Sequence2/S4/Mmult__mult0000_Madd_1716)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult__mult0000_Madd17_lut<17> (Sequence2/S4/Mmult__mult0000_Madd17_lut<17>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult__mult0000_Madd17_cy<17> (Sequence2/S4/Mmult__mult0000_Madd17_cy<17>)
     XORCY:CI->O           1   0.654   0.357  Sequence2/S4/Mmult__mult0000_Madd17_xor<18> (Sequence2/S4/_mult0000<18>)
     INV:I->O              1   0.562   0.000  Sequence2/S4/Msub_result_addsub0000_lut<18>_INV_0 (Sequence2/S4/Msub_result_addsub0000_lut<18>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Msub_result_addsub0000_cy<18> (Sequence2/S4/Msub_result_addsub0000_cy<18>)
     XORCY:CI->O          13   0.654   0.836  Sequence2/S4/Msub_result_addsub0000_xor<19> (Sequence2/S4/Mmult_result_mult0000_index_mux0000<0>_x_result_addsub0000<19>_mand)
     MULT_AND:I1->LO       0   0.597   0.000  Sequence2/S4/Mmult_result_mult0000_index_mux0000<0>_x_result_addsub0000<19>_mand (Sequence2/S4/Mmult_result_mult0000_index_mux0000<0>_x_result_addsub0000<19>_mand1)
     MUXCY:DI->O           1   0.713   0.000  Sequence2/S4/Mmult_result_mult0000_Madd10_cy<10> (Sequence2/S4/Mmult_result_mult0000_Madd10_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd10_cy<11> (Sequence2/S4/Mmult_result_mult0000_Madd10_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd10_cy<12> (Sequence2/S4/Mmult_result_mult0000_Madd10_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd10_cy<13> (Sequence2/S4/Mmult_result_mult0000_Madd10_cy<13>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd10_xor<14> (Sequence2/S4/Mmult_result_mult0000_Madd_2310)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd20_lut<16> (Sequence2/S4/Mmult_result_mult0000_Madd20_lut<16>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd20_cy<16> (Sequence2/S4/Mmult_result_mult0000_Madd20_cy<16>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd20_xor<17> (Sequence2/S4/Mmult_result_mult0000_Madd_2420)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd26_lut<21> (Sequence2/S4/Mmult_result_mult0000_Madd26_lut<21>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd26_cy<21> (Sequence2/S4/Mmult_result_mult0000_Madd26_cy<21>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd26_xor<22> (Sequence2/S4/Mmult_result_mult0000_Madd_2526)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd29_lut<25> (Sequence2/S4/Mmult_result_mult0000_Madd29_lut<25>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd29_cy<25> (Sequence2/S4/Mmult_result_mult0000_Madd29_cy<25>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd29_xor<26> (Sequence2/S4/Mmult_result_mult0000_Madd_2629)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd30_lut<26> (Sequence2/S4/Mmult_result_mult0000_Madd30_lut<26>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd30_cy<26> (Sequence2/S4/Mmult_result_mult0000_Madd30_cy<26>)
     XORCY:CI->O           1   0.654   0.423  Sequence2/S4/Mmult_result_mult0000_Madd30_xor<27> (Sequence2/S4/Mmult_result_mult0000_Madd_2730)
     LUT2:I1->O            1   0.562   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_lut<27> (Sequence2/S4/Mmult_result_mult0000_Madd31_lut<27>)
     MUXCY:S->O            1   0.523   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_cy<27> (Sequence2/S4/Mmult_result_mult0000_Madd31_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_cy<28> (Sequence2/S4/Mmult_result_mult0000_Madd31_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_cy<29> (Sequence2/S4/Mmult_result_mult0000_Madd31_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  Sequence2/S4/Mmult_result_mult0000_Madd31_cy<30> (Sequence2/S4/Mmult_result_mult0000_Madd31_cy<30>)
     XORCY:CI->O           2   0.654   0.382  Sequence2/S4/Mmult_result_mult0000_Madd31_xor<31> (Sequence2/S4/result_mult0000<31>)
     LUT4:I3->O            1   0.561   0.000  Sequence2/S4/result_mux0000<31>1 (Sequence2/S4/result_mux0000<31>)
     FD:D                      0.197          Sequence2/S4/temp_31
    ----------------------------------------
    Total                     31.771ns (24.109ns logic, 7.662ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_div1'
  Total number of paths / destination ports: 612 / 15
-------------------------------------------------------------------------
Offset:              12.285ns (Levels of Logic = 7)
  Source:            driver/counter_2 (FF)
  Destination:       SEVSEG_DATA<6> (PAD)
  Source Clock:      clock_div1 rising

  Data Path: driver/counter_2 to SEVSEG_DATA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.495   1.067  driver/counter_2 (driver/counter_2)
     LUT3:I0->O            8   0.561   0.751  driver/SEV_SEG_DATA<0>311 (driver/N15)
     LUT4:I0->O            1   0.561   0.423  driver/SEV_SEG_DATA<2>71 (driver/SEV_SEG_DATA<2>71)
     LUT4:I1->O            1   0.562   0.380  driver/SEV_SEG_DATA<2>389_SW0 (N171)
     LUT4:I2->O            1   0.561   0.380  driver/SEV_SEG_DATA<2>389 (driver/SEV_SEG_DATA<2>389)
     LUT4:I2->O            7   0.561   0.668  driver/SEV_SEG_DATA<2>585 (sevsegdata<2>)
     LUT4:I1->O            1   0.562   0.357  decoder/Mrom_SBUS21 (SEVSEG_DATA_2_OBUF)
     OBUF:I->O                 4.396          SEVSEG_DATA_2_OBUF (SEVSEG_DATA<2>)
    ----------------------------------------
    Total                     12.285ns (8.259ns logic, 4.026ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_div_81'
  Total number of paths / destination ports: 17978338246563543000 / 39
-------------------------------------------------------------------------
Offset:              70.199ns (Levels of Logic = 61)
  Source:            Sequence2/choice1_0 (FF)
  Destination:       SEVSEG_DATA<6> (PAD)
  Source Clock:      clock_div_81 rising

  Data Path: Sequence2/choice1_0 to SEVSEG_DATA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             63   0.495   1.189  Sequence2/choice1_0 (Sequence2/choice1_0)
     LUT3:I0->O            1   0.561   0.000  Sequence2/mainNum<30>_F (N243)
     MUXF5:I0->O           9   0.229   0.805  Sequence2/mainNum<30> (outDeneme_30_OBUF)
     LUT4:I0->O            6   0.561   0.635  bcd/shift_3_mux00011 (bcd/shift_3_mux0001)
     LUT4:I1->O            8   0.562   0.709  bcd/shift_3_mux000211 (bcd/N156)
     LUT4:I1->O            4   0.562   0.607  bcd/shift_1_mux00021 (bcd/Madd_shift_3_0_add0003_lut<2>)
     LUT3:I0->O            3   0.561   0.451  bcd/shift_3_mux000311 (bcd/N157)
     MUXF5:S->O            2   0.652   0.403  bcd/Madd_shift_7_4_add0001_cy<1>11_f5 (bcd/Madd_shift_7_4_add0001_cy<1>)
     LUT4:I2->O            6   0.561   0.571  bcd/shift_7_mux0001 (bcd/shift_7_mux0001)
     LUT4:I3->O            4   0.561   0.607  bcd/shift_5_mux00011 (bcd/Madd_shift_7_4_add0002_lut<2>)
     LUT4:I0->O            5   0.561   0.604  bcd/shift_7_mux00021 (bcd/Madd_shift_11_8_add0000_cy<0>)
     LUT3:I1->O            7   0.562   0.604  bcd/Madd_shift_15_12_add0000_lut<2>1 (bcd/Madd_shift_15_12_add0000_lut<2>)
     LUT4:I3->O            2   0.561   0.382  bcd/Madd_shift_11_8_add0001_cy<1>11 (bcd/Madd_shift_11_8_add0001_cy<1>)
     LUT4:I3->O            8   0.561   0.666  bcd/shift_9_cmp_gt0001 (bcd/shift_9_cmp_gt0001)
     LUT3:I2->O            1   0.561   0.380  bcd/shift_9_mux000121 (bcd/N1110)
     LUT4:I2->O            4   0.561   0.607  bcd/shift_9_mux00011 (bcd/Madd_shift_11_8_add0002_lut<2>)
     LUT4:I0->O            7   0.561   0.668  bcd/shift_11_mux00021 (bcd/Madd_shift_15_12_add0000_cy<0>)
     LUT3:I1->O            5   0.562   0.540  bcd/Madd_shift_19_16_add0000_lut<2>1 (bcd/Madd_shift_19_16_add0000_lut<2>)
     LUT4:I3->O            2   0.561   0.403  bcd/Madd_shift_15_12_add0001_cy<1>11 (bcd/Madd_shift_15_12_add0001_cy<1>)
     LUT4:I2->O            8   0.561   0.666  bcd/shift_15_mux00011 (bcd/shift_15_mux0001)
     LUT3:I2->O            1   0.561   0.380  bcd/shift_13_mux000121 (bcd/N1251)
     LUT4:I2->O            4   0.561   0.607  bcd/shift_13_mux00011 (bcd/Madd_shift_15_12_add0002_lut<2>)
     LUT4:I0->O            7   0.561   0.668  bcd/shift_15_mux00021 (bcd/Madd_shift_19_16_add0000_cy<0>)
     LUT3:I1->O            3   0.562   0.453  bcd/Madd_shift_23_20_add0000_lut<2>1 (bcd/Madd_shift_23_20_add0000_lut<2>)
     LUT4:I3->O            2   0.561   0.382  bcd/Madd_shift_19_16_add0001_cy<1>11 (bcd/Madd_shift_19_16_add0001_cy<1>)
     LUT4:I3->O            6   0.561   0.592  bcd/shift_19_mux0001 (bcd/shift_19_mux0001)
     LUT3:I2->O            1   0.561   0.380  bcd/shift_17_mux000121 (bcd/N341)
     LUT4:I2->O            4   0.561   0.607  bcd/shift_17_mux00011 (bcd/Madd_shift_19_16_add0002_lut<2>)
     LUT4:I0->O            5   0.561   0.604  bcd/shift_19_mux00021 (bcd/Madd_shift_23_20_add0000_cy<0>)
     LUT3:I1->O            8   0.562   0.645  bcd/Madd_shift_27_24_add0000_lut<2>1 (bcd/Madd_shift_27_24_add0000_lut<2>)
     LUT4:I3->O            2   0.561   0.382  bcd/Madd_shift_23_20_add0001_cy<1>11 (bcd/Madd_shift_23_20_add0001_cy<1>)
     LUT4:I3->O            9   0.561   0.720  bcd/shift_23_mux0001 (bcd/shift_23_mux0001)
     LUT3:I2->O            1   0.561   0.380  bcd/shift_21_mux000121 (bcd/N331)
     LUT4:I2->O            4   0.561   0.607  bcd/shift_21_mux00011 (bcd/Madd_shift_23_20_add0002_lut<2>)
     LUT4:I0->O            8   0.561   0.709  bcd/shift_23_mux00021 (bcd/Madd_shift_27_24_add0000_cy<0>)
     LUT3:I1->O            5   0.562   0.540  bcd/Madd_shift_31_28_add0000_lut<2>1 (bcd/Madd_shift_31_28_add0000_lut<2>)
     LUT4:I3->O            2   0.561   0.403  bcd/Madd_shift_27_24_add0001_cy<1>11 (bcd/Madd_shift_27_24_add0001_cy<1>)
     LUT4:I2->O            8   0.561   0.666  bcd/shift_27_mux00011 (bcd/shift_27_mux0001)
     LUT3:I2->O            1   0.561   0.380  bcd/shift_25_mux000121 (bcd/N1461)
     LUT4:I2->O            4   0.561   0.607  bcd/shift_25_mux00011 (bcd/Madd_shift_27_24_add0002_lut<2>)
     LUT4:I0->O            8   0.561   0.709  bcd/shift_27_mux00021 (bcd/Madd_shift_31_28_add0000_cy<0>)
     LUT3:I1->O            3   0.562   0.453  bcd/Madd_shift_35_32_add0000_lut<2>1 (bcd/Madd_shift_35_32_add0000_lut<2>)
     LUT4:I3->O            2   0.561   0.488  bcd/Madd_shift_31_28_add0001_cy<1>11 (bcd/Madd_shift_31_28_add0001_cy<1>)
     LUT3:I0->O            1   0.561   0.000  bcd/shift_31_mux000135_G (N276)
     MUXF5:I1->O           6   0.229   0.592  bcd/shift_31_mux000135 (bcd/shift_31_mux0001)
     LUT3:I2->O            1   0.561   0.380  bcd/shift_29_mux000121 (bcd/N921)
     LUT4:I2->O            4   0.561   0.607  bcd/shift_29_mux00011 (bcd/Madd_shift_31_28_add0002_lut<2>)
     LUT4:I0->O            5   0.561   0.604  bcd/shift_31_mux00021 (bcd/Madd_shift_35_32_add0000_cy<0>)
     LUT3:I1->O            4   0.562   0.501  bcd/Madd_shift_39_36_add0000_Madd_lut<2>1 (bcd/Madd_shift_39_36_add0000_Madd_lut<2>)
     LUT4:I3->O            2   0.561   0.382  bcd/Madd_shift_35_32_add0001_cy<1>11 (bcd/Madd_shift_35_32_add0001_cy<1>)
     LUT4:I3->O            5   0.561   0.561  bcd/shift_35_mux0001 (bcd/shift_35_mux0001)
     LUT3:I2->O            1   0.561   0.380  bcd/shift_33_mux000121 (bcd/N911)
     LUT4:I2->O            4   0.561   0.501  bcd/shift_33_mux00011 (bcd/Madd_shift_35_32_add0002_lut<2>)
     LUT4:I3->O            4   0.561   0.607  bcd/shift_33_mux00021 (bcd/Madd_shift_35_32_add0003_lut<2>)
     LUT3:I0->O            3   0.561   0.559  bcd/shift_35_mux000311 (bcd/N217)
     LUT4:I0->O            2   0.561   0.403  bcd/Madd_shift_39_36_add0001_Madd_cy<1>11 (bcd/Madd_shift_39_36_add0001_Madd_cy<1>)
     LUT4:I2->O            2   0.561   0.403  bcd/shift_36_cmp_gt00011 (bcd/shift_36_cmp_gt0001)
     LUT3:I2->O            1   0.561   0.380  bcd/shift_37_mux000121 (bcd/N155)
     LUT4:I2->O            1   0.561   0.465  driver/SEV_SEG_DATA<2>548 (driver/SEV_SEG_DATA<2>548)
     LUT4:I0->O            7   0.561   0.668  driver/SEV_SEG_DATA<2>585 (sevsegdata<2>)
     LUT4:I1->O            1   0.562   0.357  decoder/Mrom_SBUS21 (SEVSEG_DATA_2_OBUF)
     OBUF:I->O                 4.396          SEVSEG_DATA_2_OBUF (SEVSEG_DATA<2>)
    ----------------------------------------
    Total                     70.199ns (37.988ns logic, 32.211ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 210 / 7
-------------------------------------------------------------------------
Delay:               12.214ns (Levels of Logic = 8)
  Source:            ShiftButton (PAD)
  Destination:       SEVSEG_DATA<6> (PAD)

  Data Path: ShiftButton to SEVSEG_DATA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.824   0.666  ShiftButton_IBUF (ShiftButton_IBUF)
     LUT3:I2->O            8   0.561   0.751  driver/SEV_SEG_DATA<0>311 (driver/N15)
     LUT4:I0->O            1   0.561   0.423  driver/SEV_SEG_DATA<2>71 (driver/SEV_SEG_DATA<2>71)
     LUT4:I1->O            1   0.562   0.380  driver/SEV_SEG_DATA<2>389_SW0 (N171)
     LUT4:I2->O            1   0.561   0.380  driver/SEV_SEG_DATA<2>389 (driver/SEV_SEG_DATA<2>389)
     LUT4:I2->O            7   0.561   0.668  driver/SEV_SEG_DATA<2>585 (sevsegdata<2>)
     LUT4:I1->O            1   0.562   0.357  decoder/Mrom_SBUS21 (SEVSEG_DATA_2_OBUF)
     OBUF:I->O                 4.396          SEVSEG_DATA_2_OBUF (SEVSEG_DATA<2>)
    ----------------------------------------
    Total                     12.214ns (8.588ns logic, 3.626ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================


Total REAL time to Xst completion: 47.00 secs
Total CPU time to Xst completion: 47.17 secs
 
--> 

Total memory usage is 4635544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    5 (   0 filtered)

