#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 24 14:23:10 2018
# Process ID: 2160
# Current directory: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.runs/pynq_design_ball_locator_0_0_synth_1
# Command line: vivado.exe -log pynq_design_ball_locator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pynq_design_ball_locator_0_0.tcl
# Log file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.runs/pynq_design_ball_locator_0_0_synth_1/pynq_design_ball_locator_0_0.vds
# Journal file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.runs/pynq_design_ball_locator_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source pynq_design_ball_locator_0_0.tcl -notrace
Command: synth_design -top pynq_design_ball_locator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10752 
WARNING: [Synth 8-2611] redeclaration of ansi port iic_rd_data is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/IICctrl.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p11 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p12 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p13 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p21 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:59]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p22 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:59]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p23 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:59]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p31 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p32 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p33 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p11 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p12 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p13 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p21 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p22 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p23 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p31 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p32 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port matrix_p33 is not allowed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v:58]
WARNING: [Synth 8-992] s_ram_16_dout is already implicitly declared earlier [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:86]
WARNING: [Synth 8-992] clk_25M is already implicitly declared earlier [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:95]
WARNING: [Synth 8-992] clk_100M is already implicitly declared earlier [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:96]
WARNING: [Synth 8-992] ram_dout is already implicitly declared earlier [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:149]
WARNING: [Synth 8-992] dout_ed is already implicitly declared earlier [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:267]
WARNING: [Synth 8-992] pro_coord_x_o is already implicitly declared earlier [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:287]
WARNING: [Synth 8-992] pro_coord_y_o is already implicitly declared earlier [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:288]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 405.227 ; gain = 112.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pynq_design_ball_locator_0_0' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/synth/pynq_design_ball_locator_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'ball_locator_v1_0' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/hdl/ball_locator_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ball_locator_v1_0_S_AXI' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/hdl/ball_locator_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/hdl/ball_locator_v1_0_S_AXI.v:247]
INFO: [Synth 8-226] default block is never used [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/hdl/ball_locator_v1_0_S_AXI.v:388]
INFO: [Synth 8-6157] synthesizing module 'ov7725_top' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:23]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/vga_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/vga_driver.v:23]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (1#1) [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/vga_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_display_pic' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/vga_display_pic.v:23]
	Parameter DH bound to: 320 - type: integer 
	Parameter DV bound to: 240 - type: integer 
	Parameter ADDR_MAX bound to: 76800 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_display_pic' (2#1) [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/vga_display_pic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_module' (3#1) [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/vga_module.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'key_x' does not match port width (10) of module 'vga_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:69]
WARNING: [Synth 8-689] width (12) of port connection 'key_y' does not match port width (10) of module 'vga_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:70]
WARNING: [Synth 8-689] width (1) of port connection 'key_x_begin' does not match port width (10) of module 'vga_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:71]
WARNING: [Synth 8-689] width (1) of port connection 'key_x_end' does not match port width (10) of module 'vga_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'key_y_begin' does not match port width (10) of module 'vga_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:73]
WARNING: [Synth 8-689] width (1) of port connection 'key_y_end' does not match port width (10) of module 'vga_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:74]
INFO: [Synth 8-638] synthesizing module 'shift_ram_16bit' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/shift_ram_16bit/synth/shift_ram_16bit.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_DEPTH bound to: 320 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at 'c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/shift_ram_1bit/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/shift_ram_16bit/synth/shift_ram_16bit.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'shift_ram_16bit' (8#1) [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/shift_ram_16bit/synth/shift_ram_16bit.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/clk_wiz/clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_clk_wiz' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/clk_wiz/clk_wiz_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (9#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (10#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (11#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_clk_wiz' (12#1) [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/clk_wiz/clk_wiz_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (13#1) [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/clk_wiz/clk_wiz.v:70]
ERROR: [Synth 8-448] named port connection 'clk_out2' does not exist for instance 'U_clk_wiz' of module 'clk_wiz' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:100]
INFO: [Synth 8-6157] synthesizing module 'camera_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/camera_module.v:23]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IIC_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/IIC_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'IICctrl' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/IICctrl.v:23]
	Parameter LUT_SIZE bound to: 170 - type: integer 
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter IIC_FREQ bound to: 27'b000000000011000011010100000 
INFO: [Synth 8-6157] synthesizing module 'iic_driver' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:23]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter IIC_FREQ bound to: 27'b000000000011000011010100000 
	Parameter DELAY_TOP bound to: 100000 - type: integer 
	Parameter IIC_IDLE bound to: 5'b00000 
	Parameter IIC_WR_START bound to: 5'b00001 
	Parameter IIC_WR_IDADDR bound to: 5'b00010 
	Parameter IIC_WR_ACK1 bound to: 5'b00011 
	Parameter IIC_WR_REGADDR bound to: 5'b00100 
	Parameter IIC_WR_ACK2 bound to: 5'b00101 
	Parameter IIC_WR_REGDATA bound to: 5'b00110 
	Parameter IIC_WR_ACK3 bound to: 5'b00111 
	Parameter IIC_WR_STOP bound to: 5'b01000 
	Parameter IIC_RD_START1 bound to: 5'b01001 
	Parameter IIC_RD_IDADDR1 bound to: 5'b01010 
	Parameter IIC_RD_ACK1 bound to: 5'b01011 
	Parameter IIC_RD_REGADDR bound to: 5'b01100 
	Parameter IIC_RD_ACK2 bound to: 5'b01101 
	Parameter IIC_RD_STOP1 bound to: 5'b01110 
	Parameter IIC_RD_IDLE bound to: 5'b01111 
	Parameter IIC_RD_START2 bound to: 5'b10000 
	Parameter IIC_RD_IDADDR2 bound to: 5'b10001 
	Parameter IIC_RD_ACK3 bound to: 5'b10010 
	Parameter IIC_RD_REGDATA bound to: 5'b10011 
	Parameter IIC_RD_NACK bound to: 5'b10100 
	Parameter IIC_RD_STOP2 bound to: 5'b10101 
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:151]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:153]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:155]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:161]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:163]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:168]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:170]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:175]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:177]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:182]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:184]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:189]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:191]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:196]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:198]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:203]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:205]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:210]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:212]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:218]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:220]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:225]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:227]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:232]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:234]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:239]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:241]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:246]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:248]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:253]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:255]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:260]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:262]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:267]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:269]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:274]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:276]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:281]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:283]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:288]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:290]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:295]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:297]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:302]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:304]
WARNING: [Synth 8-6090] variable 'state_next' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:308]
INFO: [Synth 8-155] case statement is not full and has no default [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:470]
ERROR: [Synth 8-6156] failed synthesizing module 'iic_driver' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/iic_driver.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'IICctrl' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/IICctrl.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'IIC_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/IIC_module.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'camera_module' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/camera_module.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'ov7725_top' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/src/top_module.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'ball_locator_v1_0_S_AXI' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/hdl/ball_locator_v1_0_S_AXI.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'ball_locator_v1_0' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ipshared/c5f1/hdl/ball_locator_v1_0.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'pynq_design_ball_locator_0_0' [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/synth/pynq_design_ball_locator_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:13 ; elapsed = 00:03:28 . Memory (MB): peak = 909.789 ; gain = 616.594
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 78 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 14:26:54 2018...
