# Python and Verilog output files
*.out
*.pyc

# virtualenv & project specific
venv/
*.vpi
.idea/
