$date
	Sat Oct 22 23:15:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#218103
b10000 !
1"
#218106
b10000 &
b10000 %
1$
#218107
0"
#218110
b1000 &
b1000 %
#218114
b100 &
b100 %
#218118
b10 &
b10 %
#218122
b1 &
b1 %
1#
#218126
b0 &
0#
b0 %
0$
#1201715
b11000 !
1"
#1201718
b11000 &
b11000 %
1$
#1201719
0"
#1201722
b1100 &
b1100 %
#1201726
b110 &
b110 %
#1201730
b11 &
b11 %
#1201734
b1010 &
b1010 %
#1201738
b101 &
b101 %
#1201742
b10000 &
b10000 %
#1201746
b1000 &
b1000 %
#1201750
b100 &
b100 %
#1201754
b10 &
b10 %
#1201758
b1 &
1#
b1 %
#1201762
b0 &
b0 %
0#
0$
#2163807
b111 !
1"
#2163810
b111 &
b111 %
1$
#2163811
0"
#2163814
b10110 &
b10110 %
#2163818
b1011 &
b1011 %
#2163822
b100010 &
b100010 %
#2163826
b10001 &
b10001 %
#2163830
b110100 &
b110100 %
#2163834
b11010 &
b11010 %
#2163838
b1101 &
b1101 %
#2163842
b101000 &
b101000 %
#2163846
b10100 &
b10100 %
#2163850
b1010 &
b1010 %
#2163854
b101 &
b101 %
#2163858
b10000 &
b10000 %
#2163862
b1000 &
b1000 %
#2163866
b100 &
b100 %
#2163870
b10 &
b10 %
#2163874
b1 &
b1 %
1#
#2163878
b0 &
0#
b0 %
0$
#4500012
