#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Mar 25 15:30:15 2014
# Process ID: 20969
# Log file: /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/vivado.log
# Journal file: /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/2013.3/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_build.tcl
# set current_dir [pwd]
# set project_location "${current_dir}/ipi_prj/ipi_prj.xpr"
# set bd_location "${current_dir}/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system.bd"
# puts stdout $project_location
/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.xpr
# open_project $project_location
WARNING: [Common 17-119] Forward Compatibility: results may vary with future version of Project XML in file: /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.xpr
INFO: [Project 1-313] Project file moved from '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/ipi_prj' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_axi_periph_0/zynq_system_processing_system7_0_axi_periph_0.upgrade_log', nor could it be found using path '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_axi_periph_0/zynq_system_processing_system7_0_axi_periph_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.upgrade_log', nor could it be found using path '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_proc_sys_reset_0/zynq_system_proc_sys_reset_0.upgrade_log', nor could it be found using path '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_proc_sys_reset_0/zynq_system_proc_sys_reset_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/zynq_system_vivado_activity_thread_0_0.upgrade_log', nor could it be found using path '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0/zynq_system_vivado_activity_thread_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'ipi_prj.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'save_project_as' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/2013.3/Vivado/2013.3/data/ip'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_0'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_0' from file '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_0/zynq_system_auto_pc_0.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'zynq_system_auto_pc_1'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'zynq_system_auto_pc_1' from file '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_1/zynq_system_auto_pc_1.xci'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'zynq_system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
# puts stdout $bd_location
/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system.bd
# open_bd_design $bd_location
ERROR: [Project 1-228] Project 'ipi_prj' is read-only. To save your work, please use the 'File | Save Project As...' command first.

    while executing
"open_bd_design $bd_location"
    (file "/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_build.tcl" line 16)
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 15:30:20 2014...
