# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CustomLogic.ip_user_files/ipstatic/hdl" --include "../../../../../02_coaxlink/ips/clk_wiz_1" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/map" \
"../../../../CustomLogic.ip_user_files/ip/axi_dwidth_converter_S128_M512/sim/axi_dwidth_converter_S128_M512.v" \
"../../../../CustomLogic.ip_user_files/ip/axi_dwidth_clk_converter_S128_M512/sim/axi_dwidth_clk_converter_S128_M512.v" \
"../../../../CustomLogic.ip_user_files/ip/axi_interconnect_3xS512_M512/sim/axi_interconnect_3xS512_M512.v" \
"../../../../CustomLogic.ip_user_files/ip/axis_data_fifo/sim/axis_data_fifo.v" \
"../../../../CustomLogic.ip_user_files/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../CustomLogic.ip_user_files/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../CustomLogic.ip_user_files/ip/EventSignalingBram/sim/EventSignalingBram.v" \
"../../../../CustomLogic.ip_user_files/ip/EventSignalingFifo_ku/sim/EventSignalingFifo_ku.v" \
"../../../../CustomLogic.ip_user_files/ip/ExtIOConfigBram/sim/ExtIOConfigBram.v" \
"../../../../CustomLogic.ip_user_files/ip/fifo_memento/sim/fifo_memento.v" \
"../../../../CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" \
"../../../../CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gth_cxp_low_gthe3_channel_wrapper.v" \
"../../../../CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gth_cxp_low_gtwizard_gthe3.v" \
"../../../../CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gth_cxp_low_gtwizard_top.v" \
"../../../../CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gth_cxp_low.v" \
"../../../../CustomLogic.ip_user_files/ip/LUT12x8/sim/LUT12x8.v" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_6/sim/bd_f178_lmb_bram_I_0.v" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_9/sim/bd_f178_second_lmb_bram_I_0.v" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/bd_0/sim/bd_f178.v" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_0/sim/mem_if_microblaze_mcs.v" \

sv xil_defaultlib  --include "../../../../CustomLogic.ip_user_files/ipstatic/hdl" --include "../../../../../02_coaxlink/ips/clk_wiz_1" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/map" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/ip_top/mem_if_phy.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_wtr.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_periodic.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ctl.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_arb_p.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_arb_a.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_act_timer.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_act_rank.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ui/ddr4_v2_2_ui_cmd.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ui/ddr4_v2_2_ui.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_b_channel.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_fifo.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_r_channel.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_w_channel.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_a_upsizer.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_register_slice.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_upsizer.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axic_register_slice.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_carry_and.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_carry_latch_and.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_carry_latch_or.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_carry_or.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_command_fifo.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_comparator.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_comparator_sel.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_r_upsizer.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_w_upsizer.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_write.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_sync.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_read.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_pi.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_top.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/mem_if.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/mem_if_ddr4.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv" \
"../../../../CustomLogic.ip_user_files/ip/mem_if/tb/microblaze_mcs_0.sv" \

verilog xil_defaultlib  --include "../../../../CustomLogic.ip_user_files/ipstatic/hdl" --include "../../../../../02_coaxlink/ips/clk_wiz_1" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/cal" --include "../../../../CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/map" \
"../../../../CustomLogic.ip_user_files/ip/PEGBram/sim/PEGBram.v" \
"../../../../CustomLogic.ip_user_files/ip/PEGFifo_ku/sim/PEGFifo_ku.v" \
"../../../../CustomLogic.ip_user_files/ip/PIXO_FIFO_259x1024/sim/PIXO_FIFO_259x1024.v" \
"../../../../CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_6/sim/bd_5b11_lmb_bram_I_0.v" \
"../../../../CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/sim/bd_5b11.v" \
"../../../../CustomLogic.ip_user_files/ip/PoCXP_uBlaze/sim/PoCXP_uBlaze.v" \
"../../../../CustomLogic.ip_user_files/ip/reg2mem_rddwc/sim/reg2mem_rddwc.v" \
"../../../../CustomLogic.ip_user_files/ip/reg2mem_rdfifo/sim/reg2mem_rdfifo.v" \
"../../../../CustomLogic.ip_user_files/ip/reg2mem_wrdwc/sim/reg2mem_wrdwc.v" \
"../../../../CustomLogic.ip_user_files/ip/reg2mem_wrfifo/sim/reg2mem_wrfifo.v" \
"../../../../CustomLogic.ip_user_files/ip/sin_fifo_134bx4k/sim/sin_fifo_134bx4k.v" \
"../../../../CustomLogic.ip_user_files/ip/sout_fifo/sim/sout_fifo.v" \
"../../../../CustomLogic.ip_user_files/ip/TimingMachineProg_BRAM_72x512/sim/TimingMachineProg_BRAM_72x512.v" \
"../../../../CustomLogic.ip_user_files/ip/WrAxiAddrFifo/sim/WrAxiAddrFifo.v" \
"../../../../CustomLogic.ip_user_files/ip/lut_bram_8x256/sim/lut_bram_8x256.v" \
"../../../../CustomLogic.ip_user_files/ip/onboardmem/sim/onboardmem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
