// Seed: 376019533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = -1 * -1'h0;
  wire id_9, id_10;
  id_11(
      {-1{1}}, -1
  );
  wire id_12, id_13;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2
);
  always @(id_1 == id_0 or posedge id_0 or posedge id_1.id_0) id_4 = id_0;
  wor id_5 = id_4;
  parameter id_6 = -1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
