# compile vhdl design source files
vhdl bftLib  \
"../../../../project_1.srcs/sources_1/imports/Sources/bftLib/bft_package.vhdl" \
"../../../../project_1.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl" \
"../../../../project_1.srcs/sources_1/imports/Sources/bftLib/round_1.vhdl" \
"../../../../project_1.srcs/sources_1/imports/Sources/bftLib/round_2.vhdl" \
"../../../../project_1.srcs/sources_1/imports/Sources/bftLib/round_3.vhdl" \
"../../../../project_1.srcs/sources_1/imports/Sources/bftLib/round_4.vhdl" \

vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Sources/bft.vhdl" \

# Do not sort compile order
nosort
