INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Count_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Hsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Set_Random
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Vsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2458] undeclared symbol inleft, assumed default net type wire [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:88]
INFO: [VRFC 10-2458] undeclared symbol inright, assumed default net type wire [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:89]
INFO: [VRFC 10-2458] undeclared symbol start_game, assumed default net type wire [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:180]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
