
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T120F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.dbg.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.035371 seconds.
	VDB Netlist Checker took 0.03 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 200.168 MB, end = 200.168 MB, delta = 0 MB
VDB Netlist Checker resident set memory usage: begin = 52.88 MB, end = 53.136 MB, delta = 0.256 MB
	VDB Netlist Checker peak resident set memory usage = 125.368 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.interface.csv'.
Successfully processed interface constraints file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #6(jtag_inst1_DRCK) has no fanout.
Removing input.
logical_block #8(jtag_inst1_RUNTEST) has no fanout.
Removing input.
logical_block #13(jtag_inst1_TMS) has no fanout.
Removing input.
Pass 0: Swept away 3 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 3 blocks in total.
Removed 0 LUT buffers.
Sweeped away 3 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.dbg.vdb".
Netlist pre-processing took 0.0783756 seconds.
	Netlist pre-processing took 0.07 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 200.168 MB, end = 200.168 MB, delta = 0 MB
Netlist pre-processing resident set memory usage: begin = 52.496 MB, end = 53.264 MB, delta = 0.768 MB
	Netlist pre-processing peak resident set memory usage = 125.368 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_pnr/UART.net_proto" took 0.003678 seconds
Creating IO constraints file '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_pnr/UART.io_place'
Packing took 0.0165158 seconds.
	Packing took 0.01 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 207.652 MB, end = 210.16 MB, delta = 2.508 MB
Packing resident set memory usage: begin = 60.432 MB, end = 62.992 MB, delta = 2.56 MB
	Packing peak resident set memory usage = 125.368 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file /home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_pnr/UART.net_proto
Read proto netlist for file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_pnr/UART.net_proto" took 0.000735 seconds
Setup net and block data structure took 0.076658 seconds
Packed netlist loading took 0.305788 seconds.
	Packed netlist loading took 0.36 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 210.16 MB, end = 667.536 MB, delta = 457.376 MB
Packed netlist loading resident set memory usage: begin = 62.992 MB, end = 100.232 MB, delta = 37.24 MB
	Packed netlist loading peak resident set memory usage = 125.368 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****


SDC file '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/constraints.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.interface.csv'.
Successfully processed interface constraints file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.interface.csv".
Writing IO placement constraints to '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.interface.io'.

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.interface.io'.

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_pnr/UART.io_place'.
WARNING(1): Clock driver i_Clock should use the dedicated clock pad.
WARNING(2): Clock driver jtag_inst1_TCK should use the dedicated clock pad.
The driver, jtag_inst1_RESET, of control net, jtag_inst1_RESET, should be placed at a dedicated control pad location.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Create /home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Starting Global Placer with 6 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1     2838072           96094         3.7%
          2     3191137           96094         4.8%
          3     4300907           96338         5.1%
          4     3433088           96338         6.1%
          5     1180980           96338         7.7%
          6      471572           96338        15.5%
          7      172187           94972        33.5%
          8      116651           93514        52.3%
          9       95376           92580        58.2%
         10       96257           93701        64.4%
         11       89794           92710        64.4%
         12       92372           93120        67.8%
         13       88696           92886        67.8%
         14       89621           93248        71.0%
         15       85323           93652        71.0%
         16       87903           92488        72.1%
         17       85307           93797        72.1%
         18       84841           92902        74.1%
         19       83689           93135        75.1%
         20       82077           92878        77.4%
         21       81522           92874        78.6%
         22       80988           92911        78.8%
         23       81921           92888        79.7%
         24       81897           92692        80.3%
         25       81425           92688        81.7%
         26       81333           92950        83.1%
         27       81703           92952        83.8%
         28       80829           93275        85.1%
         29       81370           93172        86.5%
         30       80520           92843        86.8%
         31       81256           92843        88.0%
         32       80621           92902        88.0%
         33       80835           92877        89.0%
         34       81343           92747        89.6%
         35       81033           92867        90.3%
         36       81571           92063        91.4%
         37       81573           92345        91.4%
         38       80906           92137        91.9%
         39       81510           92382        93.1%
         40       81300           91971        93.1%
         41       82241           92449        93.4%
         42       82025           91854        94.4%
         43       82212           92390        94.4%
         44       82168           92289        95.2%
         45       83089           91079        96.5%
         46       82997           91332        97.2%
         47       83173           91345        97.2%
         48       83959           91083        97.6%
         49       83484           90801        98.4%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0       82168            8620        30.0
          1       57914           10487        30.0
          2       40419            9773        30.0
          3       36120           10473        30.0
          4       33565           10574        30.0
          5       29561           10102        30.0
          6       28116            9979        30.0
          7       25938           10343        30.0
          8       24984            9227        30.0
          9       24326            9507        30.0
         10       23313            9399        30.0
         11       22558            9040        30.0
         12       22016            9634        30.0
         13       21358            9725        30.0
         14       20848            9030        30.0
         15       20280            9217        29.6
         16       20004            9066        29.2
         17       19819            8429        28.6
         18       19343            8700        27.9
         19       18878            8653        26.9
         20       18721            8782        26.0
         21       18590            8571        24.8
         22       18442            8227        23.8
         23       18369            8840        22.5
         24       18167            8325        21.4
         25       17793            8926        20.3
         26       17604            8587        19.2
         27       17351            8298        18.1
         28       17252            8679        17.0
         29       17133            8313        16.0
         30       16981            8261        14.9
         31       16805            8077        13.7
         32       16635            8129        12.5
Generate /home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART_after_qp.qdelay
Placement successful: 2712 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.105794 at 0,3
Congestion-weighted HPWL per net: 4.27454

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.qplace'.
Finished Realigning Types (503 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file '/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.place'
Placement took 6.21143 seconds.
	Placement took 10.92 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 680.528 MB, end = 1559.67 MB, delta = 879.144 MB
Placement resident set memory usage: begin = 113.672 MB, end = 614.136 MB, delta = 500.464 MB
	Placement peak resident set memory usage = 615.716 MB
***** Ending stage placement *****

