GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv'
Undeclared symbol 'PCSrc', assumed default net type 'wire'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":24)
Compiling module 'top'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":1)
Compiling module 'riscvsingle'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":15)
Compiling module 'controller'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":127)
Compiling module 'maindec'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":166)
Compiling module 'aludec'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":143)
Compiling module 'datapath'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":27)
Compiling module 'flopr(WIDTH=32)'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":96)
Compiling module 'adder'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":104)
Compiling module 'mux2(WIDTH=32)'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":90)
Compiling module 'regfile'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":69)
Extracting RAM for identifier 'rf'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":74)
Compiling module 'extend'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":108)
Compiling module 'alu'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":55)
Compiling module 'mux3(WIDTH=32)'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":84)
Compiling module 'imem'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":205)
Extracting RAM for identifier 'RAM'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":207)
Compiling module 'dmem'("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":188)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "maindec" instantiated to "md" is swept in optimizing("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":139)
WARN  (NL0002) : The module "adder" instantiated to "pcadd4" is swept in optimizing("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":44)
WARN  (NL0002) : The module "mux2" instantiated to "srcbmux" is swept in optimizing("C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv":51)
[95%] Generate netlist file "C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\impl\gwsynthesis\RISC_V_LIB_S6B.vg" completed
[100%] Generate report file "C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\impl\gwsynthesis\RISC_V_LIB_S6B_syn.rpt.html" completed
GowinSynthesis finish
