digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_system {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system \n: System";
shape=box;
style="rounded, filled";
tooltip="auto_unlink_shared_backstore&#61;false&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\m5ops_base&#61;0&#10;\mem_mode&#61;atomic&#10;\mem_ranges&#61;0:17179869184&#10;\memories&#61;system.mem_ctrls.dram&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;system.workload";
system_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=box, style="rounded, filled"];
subgraph cluster_system_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=box;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;system.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_system_cpu {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu \n: ArmAtomicSimpleCPU";
shape=box;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decoder&#61;system.cpu.decoder&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;10000000000&#10;\mmu&#61;system.cpu.mmu&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.power_state&#10;\progress_interval&#61;10000000000&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\simulate_data_stalls&#61;false&#10;\simulate_inst_stalls&#61;false&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu.tracer&#10;\width&#61;1&#10;\workload&#61;system.cpu.workload";
system_cpu_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=box, style="rounded, filled"];
system_cpu_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: ArmMMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;system.cpu.mmu.dtb&#10;\dtb_walker&#61;system.cpu.mmu.dtb_walker&#10;\eventq_index&#61;0&#10;\itb&#61;system.cpu.mmu.itb&#10;\itb_walker&#61;system.cpu.mmu.itb_walker&#10;\release_se&#61;system.cpu.isa.release_se&#10;\stage2_dtb&#61;system.cpu.mmu.stage2_dtb&#10;\stage2_dtb_walker&#61;system.cpu.mmu.stage2_dtb_walker&#10;\stage2_itb&#61;system.cpu.mmu.stage2_itb&#10;\stage2_itb_walker&#61;system.cpu.mmu.stage2_itb_walker&#10;\sys&#61;system";
subgraph cluster_system_cpu_mmu_l2_shared {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2_shared \n: ArmTLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;5&#10;\entry_type&#61;unified&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.mmu.l2_shared.indexing_policy&#10;\is_stage2&#61;false&#10;\next_level&#61;Null&#10;\partial_levels&#61;L2&#10;\replacement_policy&#61;system.cpu.mmu.l2_shared.replacement_policy&#10;\size&#61;1280&#10;\sys&#61;system";
subgraph cluster_system_cpu_mmu_l2_shared_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;5&#10;\eventq_index&#61;0&#10;\num_entries&#61;1280";
}

subgraph cluster_system_cpu_mmu_l2_shared_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;64&#10;\entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.mmu.itb.indexing_policy&#10;\is_stage2&#61;false&#10;\next_level&#61;system.cpu.mmu.l2_shared&#10;\partial_levels&#61;&#10;\replacement_policy&#61;system.cpu.mmu.itb.replacement_policy&#10;\size&#61;64&#10;\sys&#61;system";
subgraph cluster_system_cpu_mmu_itb_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;64&#10;\eventq_index&#61;0&#10;\num_entries&#61;64";
}

subgraph cluster_system_cpu_mmu_itb_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;64&#10;\entry_type&#61;data&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.mmu.dtb.indexing_policy&#10;\is_stage2&#61;false&#10;\next_level&#61;system.cpu.mmu.l2_shared&#10;\partial_levels&#61;&#10;\replacement_policy&#61;system.cpu.mmu.dtb.replacement_policy&#10;\size&#61;64&#10;\sys&#61;system";
subgraph cluster_system_cpu_mmu_dtb_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;64&#10;\eventq_index&#61;0&#10;\num_entries&#61;64";
}

subgraph cluster_system_cpu_mmu_dtb_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu_mmu_stage2_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb \n: ArmStage2TLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;32&#10;\entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.mmu.stage2_itb.indexing_policy&#10;\is_stage2&#61;true&#10;\next_level&#61;Null&#10;\partial_levels&#61;&#10;\replacement_policy&#61;system.cpu.mmu.stage2_itb.replacement_policy&#10;\size&#61;32&#10;\sys&#61;system";
subgraph cluster_system_cpu_mmu_stage2_itb_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;32&#10;\eventq_index&#61;0&#10;\num_entries&#61;32";
}

subgraph cluster_system_cpu_mmu_stage2_itb_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu_mmu_stage2_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb \n: ArmStage2TLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;32&#10;\entry_type&#61;data&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.mmu.stage2_dtb.indexing_policy&#10;\is_stage2&#61;true&#10;\next_level&#61;Null&#10;\partial_levels&#61;&#10;\replacement_policy&#61;system.cpu.mmu.stage2_dtb.replacement_policy&#10;\size&#61;32&#10;\sys&#61;system";
subgraph cluster_system_cpu_mmu_stage2_dtb_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;32&#10;\eventq_index&#61;0&#10;\num_entries&#61;32";
}

subgraph cluster_system_cpu_mmu_stage2_dtb_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu_mmu_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker \n: ArmTableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.itb_walker.power_state&#10;\sys&#61;system";
system_cpu_mmu_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_mmu_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker \n: ArmTableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.dtb_walker.power_state&#10;\sys&#61;system";
system_cpu_mmu_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_mmu_stage2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb_walker \n: ArmStage2TableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.stage2_itb_walker.power_state&#10;\sys&#61;system";
system_cpu_mmu_stage2_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_mmu_stage2_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_mmu_stage2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb_walker \n: ArmStage2TableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.stage2_dtb_walker.power_state&#10;\sys&#61;system";
system_cpu_mmu_stage2_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_mmu_stage2_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_cpu_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="disassembler&#61;system.cpu.tracer.disassembler&#10;\eventq_index&#61;0";
subgraph cluster_system_cpu_tracer_disassembler {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disassembler \n: InstDisassembler";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_system_cpu_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: Process";
shape=box;
style="rounded, filled";
tooltip="cmd&#61;../../exe/deepsjeng_s_base.spec-64 ref.txt&#10;\cwd&#61;/home/maintainer/cs773_CompArch-Perf-Security/Final_Project/Workspace/SPEC17_workloads/benchspec/CPU/631.deepsjeng_s/run/run_base_refspeed_spec-64.0000&#10;\drivers&#61;&#10;\egid&#61;100&#10;\env&#61;&#10;\errout&#61;cerr&#10;\euid&#61;100&#10;\eventq_index&#61;0&#10;\executable&#61;../../exe/deepsjeng_s_base.spec-64&#10;\gid&#61;1001&#10;\input&#61;cin&#10;\kvmInSE&#61;false&#10;\maxStackSize&#61;67108864&#10;\output&#61;cout&#10;\pgid&#61;100&#10;\pid&#61;100&#10;\ppid&#61;0&#10;\release&#61;5.1.0&#10;\simpoint&#61;0&#10;\system&#61;system&#10;\uid&#61;100&#10;\useArchPT&#61;false";
}

subgraph cluster_system_cpu_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=box;
style="rounded, filled";
tooltip="decoderFlavor&#61;Generic&#10;\eventq_index&#61;0&#10;\fpsid&#61;1090793632&#10;\id_aa64afr0_el1&#61;0&#10;\id_aa64afr1_el1&#61;0&#10;\id_aa64dfr0_el1&#61;15790086&#10;\id_aa64dfr1_el1&#61;0&#10;\id_aa64isar0_el1&#61;268435456&#10;\id_aa64isar1_el1&#61;16846864&#10;\id_aa64mmfr0_el1&#61;15728642&#10;\id_aa64mmfr1_el1&#61;1052704&#10;\id_aa64mmfr2_el1&#61;65552&#10;\id_isar0&#61;34607377&#10;\id_isar1&#61;34677009&#10;\id_isar2&#61;555950401&#10;\id_isar3&#61;17899825&#10;\id_isar4&#61;268501314&#10;\id_isar5&#61;285212672&#10;\id_isar6&#61;1&#10;\id_mmfr0&#61;270536963&#10;\id_mmfr1&#61;0&#10;\id_mmfr2&#61;19070976&#10;\id_mmfr3&#61;34611729&#10;\id_mmfr4&#61;0&#10;\impdef_nop&#61;false&#10;\midr&#61;0&#10;\mpamidr_el1&#61;3746995439730032896&#10;\pmu&#61;Null&#10;\release_se&#61;system.cpu.isa.release_se&#10;\sme_vl_se&#61;1&#10;\sve_vl_se&#61;1&#10;\system&#61;system";
subgraph cluster_system_cpu_isa_release_se {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="release_se \n: ArmDefaultSERelease";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\extensions&#61;FEAT_AES FEAT_PMULL FEAT_SHA1 FEAT_SHA256 FEAT_CRC32 FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME";
}

}

subgraph cluster_system_cpu_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: ArmDecoder";
shape=box;
style="rounded, filled";
tooltip="dvm_enabled&#61;false&#10;\eventq_index&#61;0&#10;\isa&#61;system.cpu.isa";
}

subgraph cluster_system_cpu_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=box;
style="rounded, filled";
tooltip="TDR&#61;1.5&#10;\addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\cuckoo_on_conflict&#61;false&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mem_size&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\numSkews&#61;1&#10;\p2_on_conflict&#61;false&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.power_state&#10;\prefetcher&#61;Null&#10;\randomizedIndexing&#61;false&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\skewedCache&#61;false&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\vwayCache&#61;false&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
system_cpu_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_cpu_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.icache.tags.indexing_policy&#10;\mem_size&#61;0&#10;\numSkews&#61;1&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.icache.tags.power_state&#10;\randomizedIndexing&#61;false&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\skewedCache&#61;false&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_system_cpu_icache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TaggedSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_system_cpu_icache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_icache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu_icache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=box;
style="rounded, filled";
tooltip="TDR&#61;1.5&#10;\addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\cuckoo_on_conflict&#61;false&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mem_size&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\numSkews&#61;1&#10;\p2_on_conflict&#61;false&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.power_state&#10;\prefetcher&#61;Null&#10;\randomizedIndexing&#61;false&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\skewedCache&#61;false&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\vwayCache&#61;false&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
system_cpu_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_cpu_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.cpu.dcache.tags.indexing_policy&#10;\mem_size&#61;0&#10;\numSkews&#61;1&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.dcache.tags.power_state&#10;\randomizedIndexing&#61;false&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\skewedCache&#61;false&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_system_cpu_dcache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TaggedSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_system_cpu_dcache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_dcache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu_dcache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_cpu_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_system_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_cpu_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_system_cpu_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;500&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.cpu_voltage_domain";
}

subgraph cluster_system_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: SystemXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16";
system_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_l2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2 \n: L2Cache";
shape=box;
style="rounded, filled";
tooltip="TDR&#61;1.75&#10;\addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;16&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\cuckoo_on_conflict&#61;false&#10;\data_latency&#61;20&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mem_size&#61;17179869185&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\numSkews&#61;2&#10;\p2_on_conflict&#61;false&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;system.l2.power_state&#10;\prefetcher&#61;Null&#10;\randomizedIndexing&#61;true&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;system.l2.replacement_policy&#10;\response_latency&#61;20&#10;\sequential_access&#61;false&#10;\size&#61;8388608&#10;\skewedCache&#61;true&#10;\system&#61;system&#10;\tag_latency&#61;28&#10;\tags&#61;system.l2.tags&#10;\tgts_per_mshr&#61;12&#10;\vwayCache&#61;true&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
system_l2_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
system_l2_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph cluster_system_l2_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_l2_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: VwayTags";
shape=box;
style="rounded, filled";
tooltip="TDR&#61;1.75&#10;\assoc&#61;28&#10;\block_size&#61;64&#10;\cache_assoc&#61;16&#10;\cache_size&#61;8388608&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cuckoo_on_conflict&#61;false&#10;\data_repl_policy&#61;random&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.l2.tags.indexing_policy&#10;\mem_size&#61;17179869185&#10;\numSkews&#61;2&#10;\p2_on_conflict&#61;false&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;system.l2.tags.power_state&#10;\randomizedIndexing&#61;true&#10;\replacement_policy&#61;system.l2.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;14680064&#10;\skewedCache&#61;true&#10;\system&#61;system&#10;\tag_latency&#61;28&#10;\warmup_percentage&#61;0";
subgraph cluster_system_l2_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_l2_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SkewedAssocRand";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;28&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\mem_size&#61;14680064&#10;\numSkews&#61;2&#10;\randomizedIndexing&#61;true&#10;\skewedCache&#61;true";
}

}

subgraph cluster_system_l2_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: RandomSkewfairRP";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;28&#10;\eventq_index&#61;0&#10;\numSkews&#61;2";
}

}

subgraph cluster_system_tol2bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tol2bus \n: L2XBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.tol2bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.tol2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32";
system_tol2bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_tol2bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_tol2bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_tol2bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_mem_ctrls {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR4_2400_8x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.048&#10;\IDD02&#61;0.003&#10;\IDD2N&#61;0.034&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.025&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.043000000000000003&#10;\IDD3N2&#61;0.003&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.037&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.135&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.123&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.25&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.03&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.2&#10;\VDD2&#61;2.5&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoCoRaBaCh&#10;\bank_groups_per_rank&#61;4&#10;\banks_per_rank&#61;16&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\collect_stats&#61;true&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;1073741824&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;close&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls.dram.power_state&#10;\range&#61;0:17179869184&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;64&#10;\tAAD&#61;833&#10;\tBURST&#61;3332&#10;\tBURST_MAX&#61;3332&#10;\tBURST_MIN&#61;3332&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;833&#10;\tCL&#61;14160&#10;\tCS&#61;1666&#10;\tCWL&#61;14160&#10;\tPPD&#61;0&#10;\tRAS&#61;32000&#10;\tRCD&#61;14160&#10;\tRCD_WR&#61;14160&#10;\tREFI&#61;7800000&#10;\tRFC&#61;350000&#10;\tRP&#61;14160&#10;\tRRD&#61;3332&#10;\tRRD_L&#61;4900&#10;\tRTP&#61;7500&#10;\tRTW&#61;1666&#10;\tWR&#61;15000&#10;\tWTR&#61;5000&#10;\tWTR_L&#61;5000&#10;\tXAW&#61;21000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;340000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;128&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_redirect_paths0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="redirect_paths0 \n: RedirectPath";
shape=box;
style="rounded, filled";
tooltip="app_path&#61;/proc&#10;\eventq_index&#61;0&#10;\host_paths&#61;mirage_mirage_250419-17_50_25560/fs/proc";
}

subgraph cluster_system_redirect_paths1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="redirect_paths1 \n: RedirectPath";
shape=box;
style="rounded, filled";
tooltip="app_path&#61;/sys&#10;\eventq_index&#61;0&#10;\host_paths&#61;mirage_mirage_250419-17_50_25560/fs/sys";
}

subgraph cluster_system_redirect_paths2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="redirect_paths2 \n: RedirectPath";
shape=box;
style="rounded, filled";
tooltip="app_path&#61;/tmp&#10;\eventq_index&#61;0&#10;\host_paths&#61;mirage_mirage_250419-17_50_25560/fs/tmp";
}

subgraph cluster_system_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: ArmEmuLinux";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\remote_gdb_port&#61;#7000&#10;\wait_for_remote_gdb&#61;false";
}

subgraph cluster_system_switch_cpus {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch_cpus \n: ArmO3CPU";
shape=box;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;\LQEntries&#61;32&#10;\LSQCheckLoads&#61;true&#10;\LSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;system.switch_cpus.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;0&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\decoder&#61;system.switch_cpus.decoder&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;system.switch_cpus.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;&#10;\isa&#61;system.cpu.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;10000000000&#10;\mmu&#61;system.switch_cpus.mmu&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;1280&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysMatRegs&#61;2&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.power_state&#10;\progress_interval&#61;10000000000&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;RoundRobin&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;true&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.switch_cpus.tracer&#10;\trapLatency&#61;13&#10;\wbWidth&#61;8&#10;\workload&#61;system.cpu.workload";
subgraph cluster_system_switch_cpus_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: ArmMMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;system.switch_cpus.mmu.dtb&#10;\dtb_walker&#61;system.switch_cpus.mmu.dtb_walker&#10;\eventq_index&#61;0&#10;\itb&#61;system.switch_cpus.mmu.itb&#10;\itb_walker&#61;system.switch_cpus.mmu.itb_walker&#10;\release_se&#61;system.cpu.isa.release_se&#10;\stage2_dtb&#61;system.switch_cpus.mmu.stage2_dtb&#10;\stage2_dtb_walker&#61;system.switch_cpus.mmu.stage2_dtb_walker&#10;\stage2_itb&#61;system.switch_cpus.mmu.stage2_itb&#10;\stage2_itb_walker&#61;system.switch_cpus.mmu.stage2_itb_walker&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_l2_shared {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2_shared \n: ArmTLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;5&#10;\entry_type&#61;unified&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.switch_cpus.mmu.l2_shared.indexing_policy&#10;\is_stage2&#61;false&#10;\next_level&#61;Null&#10;\partial_levels&#61;L2&#10;\replacement_policy&#61;system.switch_cpus.mmu.l2_shared.replacement_policy&#10;\size&#61;1280&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_l2_shared_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;5&#10;\eventq_index&#61;0&#10;\num_entries&#61;1280";
}

subgraph cluster_system_switch_cpus_mmu_l2_shared_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;64&#10;\entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.switch_cpus.mmu.itb.indexing_policy&#10;\is_stage2&#61;false&#10;\next_level&#61;system.switch_cpus.mmu.l2_shared&#10;\partial_levels&#61;&#10;\replacement_policy&#61;system.switch_cpus.mmu.itb.replacement_policy&#10;\size&#61;64&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_itb_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;64&#10;\eventq_index&#61;0&#10;\num_entries&#61;64";
}

subgraph cluster_system_switch_cpus_mmu_itb_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;64&#10;\entry_type&#61;data&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.switch_cpus.mmu.dtb.indexing_policy&#10;\is_stage2&#61;false&#10;\next_level&#61;system.switch_cpus.mmu.l2_shared&#10;\partial_levels&#61;&#10;\replacement_policy&#61;system.switch_cpus.mmu.dtb.replacement_policy&#10;\size&#61;64&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_dtb_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;64&#10;\eventq_index&#61;0&#10;\num_entries&#61;64";
}

subgraph cluster_system_switch_cpus_mmu_dtb_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus_mmu_stage2_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb \n: ArmStage2TLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;32&#10;\entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.switch_cpus.mmu.stage2_itb.indexing_policy&#10;\is_stage2&#61;true&#10;\next_level&#61;Null&#10;\partial_levels&#61;&#10;\replacement_policy&#61;system.switch_cpus.mmu.stage2_itb.replacement_policy&#10;\size&#61;32&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_stage2_itb_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;32&#10;\eventq_index&#61;0&#10;\num_entries&#61;32";
}

subgraph cluster_system_switch_cpus_mmu_stage2_itb_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus_mmu_stage2_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb \n: ArmStage2TLB";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;32&#10;\entry_type&#61;data&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;system.switch_cpus.mmu.stage2_dtb.indexing_policy&#10;\is_stage2&#61;true&#10;\next_level&#61;Null&#10;\partial_levels&#61;&#10;\replacement_policy&#61;system.switch_cpus.mmu.stage2_dtb.replacement_policy&#10;\size&#61;32&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_stage2_dtb_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: TLBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;32&#10;\eventq_index&#61;0&#10;\num_entries&#61;32";
}

subgraph cluster_system_switch_cpus_mmu_stage2_dtb_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus_mmu_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker \n: ArmTableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.mmu.itb_walker.power_state&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_switch_cpus_mmu_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker \n: ArmTableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.mmu.dtb_walker.power_state&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_switch_cpus_mmu_stage2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb_walker \n: ArmStage2TableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.mmu.stage2_itb_walker.power_state&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_stage2_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_switch_cpus_mmu_stage2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb_walker \n: ArmStage2TableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.mmu.stage2_dtb_walker.power_state&#10;\sys&#61;system";
subgraph cluster_system_switch_cpus_mmu_stage2_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_switch_cpus_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=box;
style="rounded, filled";
tooltip="FUList&#61;system.switch_cpus.fuPool.FUList00 system.switch_cpus.fuPool.FUList01 system.switch_cpus.fuPool.FUList02 system.switch_cpus.fuPool.FUList03 system.switch_cpus.fuPool.FUList04 system.switch_cpus.fuPool.FUList05 system.switch_cpus.fuPool.FUList06 system.switch_cpus.fuPool.FUList07 system.switch_cpus.fuPool.FUList08 system.switch_cpus.fuPool.FUList09 system.switch_cpus.fuPool.FUList10&#10;\eventq_index&#61;0";
subgraph cluster_system_switch_cpus_fuPool_FUList00 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList00 \n: IntALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;6&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList00.opList";
subgraph cluster_system_switch_cpus_fuPool_FUList00_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList01 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList01 \n: IntMultDiv";
shape=box;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList01.opList0 system.switch_cpus.fuPool.FUList01.opList1";
subgraph cluster_system_switch_cpus_fuPool_FUList01_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList01_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntDiv&#10;\opLat&#61;20&#10;\pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList02 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList02 \n: FP_ALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList02.opList0 system.switch_cpus.fuPool.FUList02.opList1 system.switch_cpus.fuPool.FUList02.opList2";
subgraph cluster_system_switch_cpus_fuPool_FUList02_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatAdd&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList02_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCmp&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList02_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCvt&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList03 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList03 \n: FP_MultDiv";
shape=box;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList03.opList0 system.switch_cpus.fuPool.FUList03.opList1 system.switch_cpus.fuPool.FUList03.opList2 system.switch_cpus.fuPool.FUList03.opList3 system.switch_cpus.fuPool.FUList03.opList4";
subgraph cluster_system_switch_cpus_fuPool_FUList03_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMult&#10;\opLat&#61;4&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList03_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList03_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList03_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatDiv&#10;\opLat&#61;12&#10;\pipelined&#61;false";
}

subgraph cluster_system_switch_cpus_fuPool_FUList03_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatSqrt&#10;\opLat&#61;24&#10;\pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList04 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList04 \n: ReadPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList04.opList0 system.switch_cpus.fuPool.FUList04.opList1 system.switch_cpus.fuPool.FUList04.opList2 system.switch_cpus.fuPool.FUList04.opList3 system.switch_cpus.fuPool.FUList04.opList4 system.switch_cpus.fuPool.FUList04.opList5 system.switch_cpus.fuPool.FUList04.opList6 system.switch_cpus.fuPool.FUList04.opList7";
subgraph cluster_system_switch_cpus_fuPool_FUList04_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList04_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList04_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList04_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideMaskLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList04_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdStridedLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList04_opList5 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList5 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdIndexedLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList04_opList6 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList6 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideFaultOnlyFirstLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList04_opList7 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList7 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdWholeRegisterLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList05 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList05 \n: SIMD_Unit";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList05.opList00 system.switch_cpus.fuPool.FUList05.opList01 system.switch_cpus.fuPool.FUList05.opList02 system.switch_cpus.fuPool.FUList05.opList03 system.switch_cpus.fuPool.FUList05.opList04 system.switch_cpus.fuPool.FUList05.opList05 system.switch_cpus.fuPool.FUList05.opList06 system.switch_cpus.fuPool.FUList05.opList07 system.switch_cpus.fuPool.FUList05.opList08 system.switch_cpus.fuPool.FUList05.opList09 system.switch_cpus.fuPool.FUList05.opList10 system.switch_cpus.fuPool.FUList05.opList11 system.switch_cpus.fuPool.FUList05.opList12 system.switch_cpus.fuPool.FUList05.opList13 system.switch_cpus.fuPool.FUList05.opList14 system.switch_cpus.fuPool.FUList05.opList15 system.switch_cpus.fuPool.FUList05.opList16 system.switch_cpus.fuPool.FUList05.opList17 system.switch_cpus.fuPool.FUList05.opList18 system.switch_cpus.fuPool.FUList05.opList19 system.switch_cpus.fuPool.FUList05.opList20 system.switch_cpus.fuPool.FUList05.opList21 system.switch_cpus.fuPool.FUList05.opList22 system.switch_cpus.fuPool.FUList05.opList23 system.switch_cpus.fuPool.FUList05.opList24 system.switch_cpus.fuPool.FUList05.opList25 system.switch_cpus.fuPool.FUList05.opList26 system.switch_cpus.fuPool.FUList05.opList27 system.switch_cpus.fuPool.FUList05.opList28 system.switch_cpus.fuPool.FUList05.opList29 system.switch_cpus.fuPool.FUList05.opList30 system.switch_cpus.fuPool.FUList05.opList31 system.switch_cpus.fuPool.FUList05.opList32 system.switch_cpus.fuPool.FUList05.opList33 system.switch_cpus.fuPool.FUList05.opList34 system.switch_cpus.fuPool.FUList05.opList35 system.switch_cpus.fuPool.FUList05.opList36 system.switch_cpus.fuPool.FUList05.opList37 system.switch_cpus.fuPool.FUList05.opList38";
subgraph cluster_system_switch_cpus_fuPool_FUList05_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAddAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShift&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShiftAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList20 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList21 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList22 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList23 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList24 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList25 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList26 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList26 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList27 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList27 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList28 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList28 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdExt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList29 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList29 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatExt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList30 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList30 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdConfig&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList31 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList31 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAes&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList32 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList32 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAesMix&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList33 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList33 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSha1Hash&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList34 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList34 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSha1Hash2&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList35 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList35 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSha256Hash&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList36 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList36 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSha256Hash2&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList37 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList37 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShaSigma2&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList05_opList38 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList38 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShaSigma3&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList06 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList06 \n: Matrix_Unit";
shape=box;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList06.opList0 system.switch_cpus.fuPool.FUList06.opList1 system.switch_cpus.fuPool.FUList06.opList2";
subgraph cluster_system_switch_cpus_fuPool_FUList06_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;Matrix&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList06_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MatrixMov&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList06_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MatrixOP&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList07 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList07 \n: PredALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList07.opList";
subgraph cluster_system_switch_cpus_fuPool_FUList07_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdPredAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList08 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList08 \n: WritePort";
shape=box;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList08.opList0 system.switch_cpus.fuPool.FUList08.opList1 system.switch_cpus.fuPool.FUList08.opList2 system.switch_cpus.fuPool.FUList08.opList3 system.switch_cpus.fuPool.FUList08.opList4 system.switch_cpus.fuPool.FUList08.opList5 system.switch_cpus.fuPool.FUList08.opList6";
subgraph cluster_system_switch_cpus_fuPool_FUList08_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList08_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList08_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList08_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideMaskStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList08_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdStridedStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList08_opList5 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList5 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdIndexedStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList08_opList6 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList6 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdWholeRegisterStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList09 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList09 \n: RdWrPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList09.opList00 system.switch_cpus.fuPool.FUList09.opList01 system.switch_cpus.fuPool.FUList09.opList02 system.switch_cpus.fuPool.FUList09.opList03 system.switch_cpus.fuPool.FUList09.opList04 system.switch_cpus.fuPool.FUList09.opList05 system.switch_cpus.fuPool.FUList09.opList06 system.switch_cpus.fuPool.FUList09.opList07 system.switch_cpus.fuPool.FUList09.opList08 system.switch_cpus.fuPool.FUList09.opList09 system.switch_cpus.fuPool.FUList09.opList10 system.switch_cpus.fuPool.FUList09.opList11 system.switch_cpus.fuPool.FUList09.opList12 system.switch_cpus.fuPool.FUList09.opList13 system.switch_cpus.fuPool.FUList09.opList14";
subgraph cluster_system_switch_cpus_fuPool_FUList09_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideMaskLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideMaskStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdStridedLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdStridedStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdIndexedLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdIndexedStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideFaultOnlyFirstLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdWholeRegisterLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_system_switch_cpus_fuPool_FUList09_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdWholeRegisterStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus_fuPool_FUList10 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList10 \n: IprPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;system.switch_cpus.fuPool.FUList10.opList";
subgraph cluster_system_switch_cpus_fuPool_FUList10_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IprAccess&#10;\opLat&#61;3&#10;\pipelined&#61;false";
}

}

}

subgraph cluster_system_switch_cpus_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=box;
style="rounded, filled";
tooltip="btb&#61;system.switch_cpus.branchPred.btb&#10;\choiceCtrBits&#61;2&#10;\choicePredictorSize&#61;8192&#10;\eventq_index&#61;0&#10;\globalCtrBits&#61;2&#10;\globalPredictorSize&#61;8192&#10;\indirectBranchPred&#61;system.switch_cpus.branchPred.indirectBranchPred&#10;\instShiftAmt&#61;2&#10;\localCtrBits&#61;2&#10;\localHistoryTableSize&#61;2048&#10;\localPredictorSize&#61;2048&#10;\numThreads&#61;1&#10;\ras&#61;system.switch_cpus.branchPred.ras&#10;\requiresBTBHit&#61;false";
subgraph cluster_system_switch_cpus_branchPred_btb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="btb \n: SimpleBTB";
shape=box;
style="rounded, filled";
tooltip="associativity&#61;1&#10;\btbIndexingPolicy&#61;system.switch_cpus.branchPred.btb.btbIndexingPolicy&#10;\btbReplPolicy&#61;system.switch_cpus.branchPred.btb.btbReplPolicy&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\instShiftAmt&#61;2&#10;\numEntries&#61;4096&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.branchPred.btb.power_state&#10;\tagBits&#61;16";
subgraph cluster_system_switch_cpus_branchPred_btb_btbReplPolicy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="btbReplPolicy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_switch_cpus_branchPred_btb_btbIndexingPolicy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="btbIndexingPolicy \n: BTBSetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;1&#10;\eventq_index&#61;0&#10;\numThreads&#61;1&#10;\num_entries&#61;4096&#10;\set_shift&#61;2&#10;\tag_bits&#61;64";
}

subgraph cluster_system_switch_cpus_branchPred_btb_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_switch_cpus_branchPred_ras {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ras \n: ReturnAddrStack";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\numEntries&#61;16&#10;\numThreads&#61;1";
}

subgraph cluster_system_switch_cpus_branchPred_indirectBranchPred {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indirectBranchPred \n: SimpleIndirectPredictor";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\indirectGHRBits&#61;13&#10;\indirectHashGHR&#61;true&#10;\indirectHashTargets&#61;true&#10;\indirectPathLength&#61;3&#10;\indirectSets&#61;256&#10;\indirectTagSize&#61;16&#10;\indirectWays&#61;2&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1&#10;\speculativePathLength&#61;256";
}

}

subgraph cluster_system_switch_cpus_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="disassembler&#61;system.switch_cpus.tracer.disassembler&#10;\eventq_index&#61;0";
subgraph cluster_system_switch_cpus_tracer_disassembler {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disassembler \n: InstDisassembler";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_system_switch_cpus_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: ArmDecoder";
shape=box;
style="rounded, filled";
tooltip="dvm_enabled&#61;false&#10;\eventq_index&#61;0&#10;\isa&#61;system.cpu.isa";
}

}

}

}

system_system_port -> system_membus_cpu_side_ports  [dir=forward];
system_cpu_icache_port -> system_cpu_icache_cpu_side  [dir=forward];
system_cpu_dcache_port -> system_cpu_dcache_cpu_side  [dir=forward];
system_membus_cpu_side_ports -> system_l2_mem_side  [dir=back];
system_membus_mem_side_ports -> system_mem_ctrls_port  [dir=forward];
system_tol2bus_cpu_side_ports -> system_cpu_icache_mem_side  [dir=back];
system_tol2bus_cpu_side_ports -> system_cpu_dcache_mem_side  [dir=back];
system_tol2bus_cpu_side_ports -> system_cpu_mmu_itb_walker_port  [dir=back];
system_tol2bus_cpu_side_ports -> system_cpu_mmu_dtb_walker_port  [dir=back];
system_tol2bus_cpu_side_ports -> system_cpu_mmu_stage2_itb_walker_port  [dir=back];
system_tol2bus_cpu_side_ports -> system_cpu_mmu_stage2_dtb_walker_port  [dir=back];
system_tol2bus_mem_side_ports -> system_l2_cpu_side  [dir=forward];
}
