{:input (genetic.crossover/dumb-crossover 711931086 (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing_12 , \\wire:missing_edge , wire2_23, wire29_40_42_45, wire31_47, wire32_49);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing_12 ;\n  wire \\wire0_9_:missing_12 ;\n  wire wire10_17;\n  wire wire13_14_15_17;\n  wire wire13_14_15_18;\n  wire \\wire13_:missing ;\n  wire wire15_16;\n  wire wire19;\n  wire wire20;\n  wire wire24;\n  wire wire26;\n  wire wire27;\n  input wire29_40_42_45;\n  wire wire29_40_42_45;\n  output wire2_23;\n  wire wire2_23;\n  input wire31_47;\n  wire wire31_47;\n  output wire32_49;\n  wire wire32_49;\n  wire \\wire33_:missing ;\n  wire \\wire34_:missing_52 ;\n  wire wire35_44;\n  wire wire37_45;\n  wire \\wire37_:missing ;\n  wire wire38_44_53;\n  wire \\wire38_:missing ;\n  wire wire39_44;\n  wire wire40_41;\n  wire wire41_18;\n  wire wire41_19;\n  wire \\wire41_20_24_:missing ;\n  wire \\wire41_21_25_:missing_26 ;\n  wire wire41_40_42_43;\n  wire \\wire41_9_:missing_11 ;\n  wire wire46_49;\n  wire \\wire46_:missing_34 ;\n  wire \\wire46_:missing_47 ;\n  wire wire52;\n  wire wire5_44;\n  wire \\wire5_:missing ;\n  wire wire6_11;\n  wire \\wire6_:missing ;\n  wire wire7_12;\n  wire wire8_22;\n  wire wire8_44;\n  wire wire9_10;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_16_28 ;\n  wire \\wire:missing_16_34 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_50 ;\n  wire \\wire:missing_51 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_44;\n  assign \\wire:missing_14  = 4'h8 >> { wire13_14_15_18, wire13_14_15_17 };\n  assign wire15_16 = 4'h8 >> { wire13_14_15_18, wire13_14_15_17 };\n  assign \\wire:missing_16_28  = 4'h8 >> { \\wire:missing_16_34 , wire15_16 };\n  assign wire19 = 2'hx >> wire41_19;\n  assign \\wire6_:missing  = 2'h1 >> wire6_11;\n  assign wire26 = 2'hx >> \\wire41_21_25_:missing_26 ;\n  assign wire35_44 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire37_:missing  = 2'h1 >> wire37_45;\n  assign \\wire38_:missing  = 2'h1 >> wire38_44_53;\n  assign \\wire:missing_edge  = 2'h1 >> wire39_44;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_12;\n  assign wire40_41 = 4'h6 >> { wire29_40_42_45, wire41_40_42_43 };\n  assign \\wire41_20_24_:missing  = 4'h6 >> { \\wire:missing_edge , wire40_41 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire29_40_42_45, wire41_40_42_43 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire41_40_42_43 };\n  assign wire5_44 = 4'h8 >> { \\wire:missing_edge , wire35_44 };\n  assign wire37_45 = 4'h8 >> { \\wire:missing_edge , wire29_40_42_45 };\n  assign wire46_49 = 4'h6 >> { \\wire46_:missing_47 , \\wire46_:missing_34  };\n  assign wire8_22 = 2'h1 >> wire8_44;\n  assign wire52 = 2'hx >> \\wire34_:missing_52 ;\n  assign wire9_10 = 4'h6 >> { \\wire0_9_:missing_12 , \\wire41_9_:missing_11  };\n  assign wire10_17 = 4'h6 >> { \\wire:missing_edge , wire9_10 };\n  assign wire6_11 = 4'h8 >> { \\wire:missing_edge , \\wire41_9_:missing_11  };\n  assign wire7_12 = 4'h8 >> { \\wire:missing_edge , \\wire0_9_:missing_12  };\n  assign \\wire13_:missing  = 4'h6 >> { wire13_14_15_18, wire13_14_15_17 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire33_:missing  = 1'h0;\n  assign \\wire:missing_16_34  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire38_44_53;\n  assign \\wire:missing_51  = \\wire:missing_edge ;\n  assign \\wire:missing_50  = \\wire:missing_edge ;\n  assign wire32_49 = wire46_49;\n  assign \\wire:missing_48  = \\wire:missing_edge ;\n  assign \\wire46_:missing_47  = wire31_47;\n  assign \\wire:missing_edge  = \\wire:missing_16_28 ;\n  assign wire27 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire41_21_25_:missing_26 ;\n  assign wire24 = \\wire41_20_24_:missing ;\n  assign wire2_23 = \\wire:missing_edge ;\n  assign \\wire:missing_22  = wire8_22;\n  assign \\wire:missing_edge  = \\wire41_21_25_:missing_26 ;\n  assign wire20 = \\wire41_20_24_:missing ;\n  assign wire13_14_15_18 = wire41_18;\n  assign wire13_14_15_17 = wire10_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:3.1-108.10\" *)\nmodule postsynth(\\wire0_9_:missing_12 , \\wire:missing_edge , wire2_23, wire29_40_42_45, wire31_47, wire32_49);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:5.9-5.29\" *)\n  input \\wire0_9_:missing_12 ;\n  wire \\wire0_9_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:15.8-15.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:16.8-16.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:17.9-17.24\" *)\n  input wire29_40_42_45;\n  wire wire29_40_42_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:19.10-19.18\" *)\n  output wire2_23;\n  wire wire2_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:21.9-21.18\" *)\n  input wire31_47;\n  wire wire31_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:23.10-23.19\" *)\n  output wire32_49;\n  wire wire32_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:25.8-25.24\" *)\n  wire \\wire33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:27.8-27.17\" *)\n  wire wire35_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:30.8-30.20\" *)\n  wire wire38_44_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:31.8-31.24\" *)\n  wire \\wire38_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:37.8-37.33\" *)\n  wire \\wire41_21_25_:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:40.8-40.17\" *)\n  wire wire46_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:41.8-41.27\" *)\n  wire \\wire46_:missing_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:42.8-42.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire46_:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:44.8-44.16\" *)\n  wire wire5_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:45.8-45.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:53.8-53.27\" *)\n  wire \\wire:missing_16_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:54.8-54.27\" *)\n  wire \\wire:missing_16_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:56.8-56.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:57.8-57.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:58.8-58.24\" *)\n  wire \\wire:missing_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:59.9-59.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire26 = 1'hx;\n  assign wire27 = 1'h0;\n  assign wire2_23 = 1'h0;\n  assign wire32_49 = 1'hx;\n  assign \\wire33_:missing  = 1'h0;\n  assign wire35_44 = 1'h1;\n  assign wire38_44_53 = 1'h0;\n  assign \\wire38_:missing  = 1'h1;\n  assign \\wire41_21_25_:missing_26  = 1'h0;\n  assign wire46_49 = 1'hx;\n  assign \\wire46_:missing_34  = 1'hx;\n  assign \\wire46_:missing_47  = wire31_47;\n  assign wire5_44 = 1'h0;\n  assign \\wire5_:missing  = 1'h1;\n  assign \\wire:missing_16_28  = 1'h0;\n  assign \\wire:missing_16_34  = 1'h1;\n  assign \\wire:missing_48  = 1'h0;\n  assign \\wire:missing_50  = 1'h0;\n  assign \\wire:missing_51  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:05:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo/src/top.v'.\nSBY  2:05:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] Copy '/tmp/fuzzmount2DDF5D8C/3EE0A17E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo/src/3EE0A17E.v'.\nSBY  2:05:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] Copy '/tmp/fuzzmount2DDF5D8C/3EE0A17E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo/src/3EE0A17E.post.v'.\nSBY  2:05:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] engine_0: abc pdr\nSBY  2:05:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:05:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:77$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:77$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:05:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:76$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:76$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:05:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:73$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:73$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:05:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:72$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:72$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:05:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:64$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3EE0A17E.v:64$26.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:05:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] base: Warning: Wire presynth.\\wire46_:missing_34 is used but has no driver.\nSBY  2:05:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] base: finished (returncode=0)\nSBY  2:05:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:05:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] aig: Warning: Wire presynth.\\wire46_:missing_34 is used but has no driver.\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] aig: finished (returncode=0)\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] engine_0: Warning: The network has no constraints.\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] engine_0: finished (returncode=0)\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] engine_0: Status returned by engine: FAIL\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo'.\nSBY  2:05:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkmz0tpmo] DONE (FAIL, rc=2)\n", :err ""}}}