## ðŸ§ª Lab 1



```bash
$ mkdir vlsi
$ cd vlsi
$ sudo apt-get install git
$ git clone https://github.com/kunalg123/vsdflow.git
$ cd vsdflow
$ chmod 777 opensource_eda_tool_install.sh
$ ./opensource_eda_tool_install.sh
$ git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git

```

**Directory Structure**

```
sky130RTLDesignAndSynthesisWorkshop/
  â”œâ”€â”€ DC_WORKSHOP
  â”œâ”€â”€ lib           # Standard cell libraries (.lib)
  â”œâ”€â”€ my_lib        # Custom/target libraries
  â”œâ”€â”€ verilog_files # RTL sources + testbenches
  â”œâ”€â”€ yosys_run.sh
  â””â”€â”€ README.md
```
<img width="1919" height="1032" alt="Screenshot 2025-09-21 232034" src="https://github.com/user-attachments/assets/60d1ba01-b94e-4a47-a3e3-61929255e46e" />
