// Seed: 3983105092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_13(
      .id_0(id_12),
      .id_1(id_9),
      .id_2(1'b0),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_7),
      .id_6(),
      .id_7(id_1),
      .id_8(id_12),
      .id_9(),
      .id_10(id_8),
      .id_11(1),
      .id_12(id_1),
      .id_13(id_8 * id_11),
      .id_14(|id_4),
      .id_15(1),
      .id_16(id_11),
      .id_17(id_4),
      .id_18(id_10),
      .id_19(1'b0),
      .id_20(1),
      .id_21(id_6 ^ 1)
  );
  assign id_12 = id_11;
  wire id_14;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  tri id_6, id_7;
  xor (id_4, id_2, id_1, id_3);
  assign id_7 = 1;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7, id_6, id_7, id_7, id_6, id_7, id_8
  );
endmodule
