// Generated by CIRCT 42e53322a
module bsg_buf_width_p32(	// /tmp/tmp.kotoQbOALr/12865_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_width_p32.cleaned.mlir:2:3
  input  [31:0] i,	// /tmp/tmp.kotoQbOALr/12865_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_width_p32.cleaned.mlir:2:35
  output [31:0] o	// /tmp/tmp.kotoQbOALr/12865_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_width_p32.cleaned.mlir:2:49
);

  assign o = i;	// /tmp/tmp.kotoQbOALr/12865_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_buf_width_p32.cleaned.mlir:3:5
endmodule

