{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733367355340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733367355341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 10:55:55 2024 " "Processing started: Thu Dec  5 10:55:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733367355341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367355341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off water_detection -c water_detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off water_detection -c water_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367355341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733367356064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733367356064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/water_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file components/water_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 water_detection " "Found entity 1: water_detection" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/select_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file components/select_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_disp " "Found entity 1: select_disp" {  } { { "components/select_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/select_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file components/segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "components/segment7.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file components/led_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix " "Found entity 1: led_matrix" {  } { { "components/led_matrix.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_disp.v(45) " "Verilog HDL information at led_disp.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733367368279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file components/led_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_disp " "Found entity 1: led_disp" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/kv_map.v 1 1 " "Found 1 design units, including 1 entities, in source file components/kv_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 kv_map " "Found entity 1: kv_map" {  } { { "components/kv_map.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/kv_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/key_input.v 1 1 " "Found 1 design units, including 1 entities, in source file components/key_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_input " "Found entity 1: key_input" {  } { { "components/key_input.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/key_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file components/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/digi_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file components/digi_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 digi_screen " "Found entity 1: digi_screen" {  } { { "components/digi_screen.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/digi_screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368295 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debounce.v(16) " "Verilog HDL information at debounce.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "components/debounce.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/debounce.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733367368298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file components/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "components/debounce.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file components/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "components/beep.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367368306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367368306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "water_detection " "Elaborating entity \"water_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733367368368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_input key_input:key_input1 " "Elaborating entity \"key_input\" for hierarchy \"key_input:key_input1\"" {  } { { "components/water_detection.v" "key_input1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kv_map kv_map:kv_map1 " "Elaborating entity \"kv_map\" for hierarchy \"kv_map:kv_map1\"" {  } { { "components/water_detection.v" "kv_map1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_disp led_disp:led_disp1 " "Elaborating entity \"led_disp\" for hierarchy \"led_disp:led_disp1\"" {  } { { "components/water_detection.v" "led_disp1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368380 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number led_disp.v(48) " "Verilog HDL Always Construct warning at led_disp.v(48): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733367368383 "|water_detection|led_disp:led_disp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number led_disp.v(52) " "Verilog HDL Always Construct warning at led_disp.v(52): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733367368384 "|water_detection|led_disp:led_disp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number led_disp.v(56) " "Verilog HDL Always Construct warning at led_disp.v(56): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733367368384 "|water_detection|led_disp:led_disp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_disp led_disp:led_disp1\|select_disp:slct " "Elaborating entity \"select_disp\" for hierarchy \"led_disp:led_disp1\|select_disp:slct\"" {  } { { "components/led_disp.v" "slct" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 led_disp:led_disp1\|segment7:decoder " "Elaborating entity \"segment7\" for hierarchy \"led_disp:led_disp1\|segment7:decoder\"" {  } { { "components/led_disp.v" "decoder" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller1 " "Elaborating entity \"controller\" for hierarchy \"controller:controller1\"" {  } { { "components/water_detection.v" "controller1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 controller.v(28) " "Verilog HDL assignment warning at controller.v(28): truncated value with size 32 to match size of target (7)" {  } { { "components/controller.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/controller.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368417 "|water_detection|controller:controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce controller:controller1\|debounce:dbs " "Elaborating entity \"debounce\" for hierarchy \"controller:controller1\|debounce:dbs\"" {  } { { "components/controller.v" "dbs" { Text "E:/Quartus/DigitalExperiment/detection/components/controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_matrix led_matrix:led_matrix1 " "Elaborating entity \"led_matrix\" for hierarchy \"led_matrix:led_matrix1\"" {  } { { "components/water_detection.v" "led_matrix1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 led_matrix.v(72) " "Verilog HDL assignment warning at led_matrix.v(72): truncated value with size 32 to match size of target (2)" {  } { { "components/led_matrix.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368425 "|water_detection|led_matrix:led_matrix1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk led_matrix:led_matrix1\|div_clk:div_clk_low " "Elaborating entity \"div_clk\" for hierarchy \"led_matrix:led_matrix1\|div_clk:div_clk_low\"" {  } { { "components/led_matrix.v" "div_clk_low" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368427 "|water_detection|led_matrix:led_matrix1|div_clk:div_clk_low"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk led_matrix:led_matrix1\|div_clk:div_clk_mid " "Elaborating entity \"div_clk\" for hierarchy \"led_matrix:led_matrix1\|div_clk:div_clk_mid\"" {  } { { "components/led_matrix.v" "div_clk_mid" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368430 "|water_detection|led_matrix:led_matrix1|div_clk:div_clk_mid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk led_matrix:led_matrix1\|div_clk:div_clk_high " "Elaborating entity \"div_clk\" for hierarchy \"led_matrix:led_matrix1\|div_clk:div_clk_high\"" {  } { { "components/led_matrix.v" "div_clk_high" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368432 "|water_detection|led_matrix:led_matrix1|div_clk:div_clk_high"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digi_screen led_matrix:led_matrix1\|digi_screen:digi_screen_red " "Elaborating entity \"digi_screen\" for hierarchy \"led_matrix:led_matrix1\|digi_screen:digi_screen_red\"" {  } { { "components/led_matrix.v" "digi_screen_red" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep1 " "Elaborating entity \"beep\" for hierarchy \"beep:beep1\"" {  } { { "components/water_detection.v" "beep1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep1 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep1\"" {  } { { "components/beep.v" "div_clk_beep1" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368439 "|water_detection|beep:beep1|div_clk:div_clk_beep1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep2 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep2\"" {  } { { "components/beep.v" "div_clk_beep2" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368441 "|water_detection|beep:beep1|div_clk:div_clk_beep2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep3 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep3\"" {  } { { "components/beep.v" "div_clk_beep3" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368443 "|water_detection|beep:beep1|div_clk:div_clk_beep3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep4 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep4\"" {  } { { "components/beep.v" "div_clk_beep4" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368444 "|water_detection|beep:beep1|div_clk:div_clk_beep4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep5 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep5\"" {  } { { "components/beep.v" "div_clk_beep5" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368446 "|water_detection|beep:beep1|div_clk:div_clk_beep5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep6 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep6\"" {  } { { "components/beep.v" "div_clk_beep6" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367368446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367368448 "|water_detection|beep:beep1|div_clk:div_clk_beep6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "select\[3\] VCC " "Pin \"select\[3\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367369751 "|water_detection|select[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[4\] VCC " "Pin \"select\[4\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367369751 "|water_detection|select[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[5\] VCC " "Pin \"select\[5\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367369751 "|water_detection|select[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[6\] VCC " "Pin \"select\[6\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367369751 "|water_detection|select[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[7\] VCC " "Pin \"select\[7\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367369751 "|water_detection|select[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733367369751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733367370060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "578 " "Implemented 578 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733367370086 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733367370086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "526 " "Implemented 526 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733367370086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733367370086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/DigitalExperiment/detection/output_files/water_detection.map.smsg " "Generated suppressed messages file E:/Quartus/DigitalExperiment/detection/output_files/water_detection.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367370179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733367370236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 10:56:10 2024 " "Processing ended: Thu Dec  5 10:56:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733367370236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733367370236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733367370236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367370236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733367372422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733367372424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 10:56:11 2024 " "Processing started: Thu Dec  5 10:56:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733367372424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733367372424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off water_detection -c water_detection " "Command: quartus_fit --read_settings_files=off --write_settings_files=off water_detection -c water_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733367372424 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733367372706 ""}
{ "Info" "0" "" "Project  = water_detection" {  } {  } 0 0 "Project  = water_detection" 0 0 "Fitter" 0 0 1733367372707 ""}
{ "Info" "0" "" "Revision = water_detection" {  } {  } 0 0 "Revision = water_detection" 0 0 "Fitter" 0 0 1733367372707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733367372837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733367372840 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "water_detection EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"water_detection\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733367372846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733367372946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733367372946 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733367373025 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733367373037 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733367373323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733367373323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733367373323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733367373323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733367373323 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733367373323 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "water_detection.sdc " "Synopsys Design Constraints File file not found: 'water_detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733367373406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733367373407 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1733367373417 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1733367373417 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733367373417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733367373417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733367373417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 controller:controller1\|debounce:dbs\|key_pulse " "   1.000 controller:controller1\|debounce:dbs\|key_pulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733367373417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 led_matrix:led_matrix1\|debounce:dbsa\|key_pulse " "   1.000 led_matrix:led_matrix1\|debounce:dbsa\|key_pulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733367373417 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733367373417 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733367373426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733367373427 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733367373437 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733367373458 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "led_matrix:led_matrix1\|debounce:dbsa\|key_pulse Global clock " "Automatically promoted some destinations of signal \"led_matrix:led_matrix1\|debounce:dbsa\|key_pulse\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "led_matrix:led_matrix1\|debounce:dbsa\|key_pulse " "Destination \"led_matrix:led_matrix1\|debounce:dbsa\|key_pulse\" may be non-global or may not use global clock" {  } { { "components/debounce.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/debounce.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733367373459 ""}  } { { "components/debounce.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/debounce.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733367373459 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733367373460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1733367373465 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1733367373526 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1733367373653 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1733367373654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1733367373654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733367373655 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733367373700 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733367373717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733367373938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733367374424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733367374430 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733367377286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733367377286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733367377399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "E:/Quartus/DigitalExperiment/detection/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733367377826 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733367377826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733367378335 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733367378335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733367378337 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733367378370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733367378392 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733367378441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/DigitalExperiment/detection/output_files/water_detection.fit.smsg " "Generated suppressed messages file E:/Quartus/DigitalExperiment/detection/output_files/water_detection.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733367378507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6058 " "Peak virtual memory: 6058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733367378578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 10:56:18 2024 " "Processing ended: Thu Dec  5 10:56:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733367378578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733367378578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733367378578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733367378578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733367380111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733367380112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 10:56:19 2024 " "Processing started: Thu Dec  5 10:56:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733367380112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733367380112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off water_detection -c water_detection " "Command: quartus_asm --read_settings_files=off --write_settings_files=off water_detection -c water_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733367380112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733367380769 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733367380859 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733367380874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733367381104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 10:56:21 2024 " "Processing ended: Thu Dec  5 10:56:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733367381104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733367381104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733367381104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733367381104 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733367381820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733367383301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733367383302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 10:56:22 2024 " "Processing started: Thu Dec  5 10:56:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733367383302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733367383302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta water_detection -c water_detection " "Command: quartus_sta water_detection -c water_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733367383302 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733367383610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733367383971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733367383972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733367384088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733367384088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733367384218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733367384659 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "water_detection.sdc " "Synopsys Design Constraints File file not found: 'water_detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733367384769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733367384769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733367384773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:controller1\|debounce:dbs\|key_pulse controller:controller1\|debounce:dbs\|key_pulse " "create_clock -period 1.000 -name controller:controller1\|debounce:dbs\|key_pulse controller:controller1\|debounce:dbs\|key_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733367384773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led_matrix:led_matrix1\|debounce:dbsa\|key_pulse led_matrix:led_matrix1\|debounce:dbsa\|key_pulse " "create_clock -period 1.000 -name led_matrix:led_matrix1\|debounce:dbsa\|key_pulse led_matrix:led_matrix1\|debounce:dbsa\|key_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733367384773 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733367384773 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733367384782 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733367384819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733367384825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.383 " "Worst-case setup slack is -15.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.383           -1828.358 clk  " "  -15.383           -1828.358 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661              -3.139 led_matrix:led_matrix1\|debounce:dbsa\|key_pulse  " "   -1.661              -3.139 led_matrix:led_matrix1\|debounce:dbsa\|key_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253              -1.253 controller:controller1\|debounce:dbs\|key_pulse  " "   -1.253              -1.253 controller:controller1\|debounce:dbs\|key_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733367384833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.286 " "Worst-case hold slack is -2.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.286              -4.373 clk  " "   -2.286              -4.373 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 led_matrix:led_matrix1\|debounce:dbsa\|key_pulse  " "    1.078               0.000 led_matrix:led_matrix1\|debounce:dbsa\|key_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 controller:controller1\|debounce:dbs\|key_pulse  " "    1.699               0.000 controller:controller1\|debounce:dbs\|key_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733367384845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733367384855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733367384866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 controller:controller1\|debounce:dbs\|key_pulse  " "    0.234               0.000 controller:controller1\|debounce:dbs\|key_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 led_matrix:led_matrix1\|debounce:dbsa\|key_pulse  " "    0.234               0.000 led_matrix:led_matrix1\|debounce:dbsa\|key_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733367384874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733367384874 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1733367384962 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733367384991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733367384993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733367385078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 10:56:25 2024 " "Processing ended: Thu Dec  5 10:56:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733367385078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733367385078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733367385078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733367385078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733367386691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733367386692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 10:56:26 2024 " "Processing started: Thu Dec  5 10:56:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733367386692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733367386692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off water_detection -c water_detection " "Command: quartus_eda --read_settings_files=off --write_settings_files=off water_detection -c water_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733367386693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733367387763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "water_detection.vo E:/Quartus/DigitalExperiment/detection/simulation/questa/ simulation " "Generated file water_detection.vo in folder \"E:/Quartus/DigitalExperiment/detection/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733367387941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733367387986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 10:56:27 2024 " "Processing ended: Thu Dec  5 10:56:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733367387986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733367387986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733367387986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733367387986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733367388685 ""}
