Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 22:11:34 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_28_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.922ns (26.275%)  route 2.587ns (73.725%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 6.536 - 4.000 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 0.711ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.646ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=70057, routed)       2.130     3.081    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X131Y408       FDCE                                         r  Delay1No18_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y408       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.160 r  Delay1No18_instance/Y_reg[25]/Q
                         net (fo=6, routed)           1.069     4.229    Delay1No18_instance/Q[25]
    SLICE_X125Y332       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.352 r  Delay1No18_instance/geqOp_carry__0_i_12__2/O
                         net (fo=1, routed)           0.007     4.359    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X125Y332       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.512 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.538    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y333       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.590 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.166     4.756    Delay1No18_instance/CO[0]
    SLICE_X125Y335       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.791 r  Delay1No18_instance/shiftedFracY_d1[49]_i_8__2/O
                         net (fo=2, routed)           0.176     4.967    Delay1No18_instance/shiftedFracY_d1[49]_i_8__2_n_0
    SLICE_X125Y333       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     5.115 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.102     5.217    Delay1No18_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X125Y334       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     5.363 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.394     5.757    Delay1No19_instance/shiftVal__5[0]
    SLICE_X127Y331       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     5.807 r  Delay1No19_instance/shiftedFracY_d1[15]_i_2__2/O
                         net (fo=4, routed)           0.347     6.154    Delay1No19_instance/shiftedFracY_d1_reg[38][2]
    SLICE_X125Y330       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.253 r  Delay1No19_instance/shiftedFracY_d1[7]_i_1__2/O
                         net (fo=2, routed)           0.234     6.487    Delay1No19_instance/level4__0[3]
    SLICE_X122Y334       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     6.524 r  Delay1No19_instance/shiftedFracY_d1[23]_i_1__2/O
                         net (fo=1, routed)           0.066     6.590    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[12]
    SLICE_X122Y334       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=70057, routed)       1.876     6.536    Sum10_2_impl_instance/FPAddSubOp_instance/clk
    SLICE_X122Y334       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.360     6.896    
                         clock uncertainty           -0.035     6.861    
    SLICE_X122Y334       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.886    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          6.886    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  0.296    




