
---------- Begin Simulation Statistics ----------
final_tick                               107049405000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    467                       # Simulator instruction rate (inst/s)
host_mem_usage                               29193984                       # Number of bytes of host memory used
host_op_rate                                      479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                149818.44                       # Real time elapsed on the host
host_tick_rate                                 341914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69950973                       # Number of instructions simulated
sim_ops                                      71812490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051225                       # Number of seconds simulated
sim_ticks                                 51224955625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.704260                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  330559                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               409593                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3726                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25851                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            411934                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49435                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56458                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7023                       # Number of indirect misses.
system.cpu.branchPred.lookups                  717748                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  121176                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5099                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4525833                       # Number of instructions committed
system.cpu.committedOps                       4881542                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.725183                       # CPI: cycles per instruction
system.cpu.discardedOps                         70371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3082615                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            778097                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           355206                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6782956                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.366948                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3312                       # number of quiesce instructions executed
system.cpu.numCycles                         12333725                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3312                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3472757     71.14%     71.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9362      0.19%     71.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                 856705     17.55%     88.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                542718     11.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4881542                       # Class of committed instruction
system.cpu.quiesceCycles                     69626204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5550769                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1081                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40971                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1341691                       # Transaction distribution
system.membus.trans_dist::ReadResp            1360515                       # Transaction distribution
system.membus.trans_dist::WriteReq             484024                       # Transaction distribution
system.membus.trans_dist::WriteResp            484024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3948                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16429                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1751                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1751                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3850                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        44740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        44740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        56104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        86365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3581860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3581860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3712965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       958848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       958848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       606336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       712229                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    114618244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    114618244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               116289321                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1849436                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000599                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024469                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1848328     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1108      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1849436                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4176788545                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            70942624                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43371702                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            13387250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           70180550                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7895301729                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             15.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           75685500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1063424                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1063424                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2862892                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2862891                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        24738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        56104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       217328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       340208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7237632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7421952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3647                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3647                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7852631                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1826                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38874                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        74177                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3476408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5442488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    115802112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    118751232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        58284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        58284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    124817701                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13434742375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          8434654                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          708                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11139256489                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6055467000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3838129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19190646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2878597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3838129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29745502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3838129                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2878597                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6716726                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3838129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19190646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6716726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6716726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36462228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        58284                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       205740                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1824                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149280                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2878597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6716726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9595323                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2878597                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1137805                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4016402                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2878597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9595323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1137805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13611725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1338326                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1338318                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       452608                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       452608                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        47224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3526656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1836                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3581860                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1510328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    112852992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        58316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    114618244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2099103                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2099103    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2099103                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4449842670                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7144159000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     99942848                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24225904                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1883250826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29425658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38381292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1951057776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38381292                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38439858                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76821150                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1921632119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67865515                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38381292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2027878926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    166461440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     27262976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    195493888                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     96337920                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     88539136                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    184877056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41615360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       851968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     42522624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24084480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2766848                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     26851328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34543163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3249616090                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    532220588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3816379841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1880683328                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1728437534                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3609120862                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34543163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5130299417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2260658122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7425500703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       958848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       963648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       958848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       958848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14982                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           75                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        15057                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18718376                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        93704                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18812081                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18718376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18718376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18718376                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        93704                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18812081                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     85590016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        58316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         353664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           86004996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       252672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1507328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     27262976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29219584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1337344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1343844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        23552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       425984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             456556                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1670865596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1138429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6904135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1678966725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4932596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29425658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    532220588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3838129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570416970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4932596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29484223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2203086184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3838129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1138429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6904135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2249383696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     23612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1760937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384880750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2238                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2238                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2419110                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             482169                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1343852                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     456556                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1343852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   456556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             83820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             83826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             83807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             83796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            83834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            83831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            83833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            83836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28519                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44137319935                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6707280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             79350539935                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32902.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59152.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3127                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1250549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  422914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1343849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               456556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1176682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9707                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       124553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.885960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.874871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.495613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4119      3.31%      3.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4317      3.47%      6.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2057      1.65%      8.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1653      1.33%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2119      1.70%     11.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1693      1.36%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2200      1.77%     14.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1880      1.51%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       104515     83.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       124553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     599.382484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1451.841885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1871     83.60%     83.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.09%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.18%     83.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      0.94%     84.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     84.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.18%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     85.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     85.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11      0.49%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          158      7.06%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.09%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            4      0.18%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           15      0.67%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.04%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.04%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            2      0.09%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           69      3.08%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           63      2.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2238                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     204.002681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     39.121123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    387.986405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1745     77.97%     77.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      2.10%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      0.58%     80.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.04%     80.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.09%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.18%     80.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.27%     81.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.36%     81.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.09%     81.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.22%     81.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     81.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     81.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     82.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     82.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      0.45%     82.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          391     17.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2238                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               85853184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  153280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29219712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                86005508                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29219584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1676.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       570.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1678.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51224971750                       # Total gap between requests
system.mem_ctrls.avgGap                      28451.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     85436992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        58764                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       353408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       254336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1507328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     27261440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58565.204467173222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1667878301.846747636795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1147175.225102989003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6899137.260111584328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4965079.947787656449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29425657.506365094334                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 532190602.556524932384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3838129.239960664418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1337344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3948                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        23552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       425984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3909480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  78911789575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    210903485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    223937395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 136655406520                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  38680205195                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 861834149160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2953957875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     65158.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59006.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    228745.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40524.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34613831.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1642332.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2023160.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    961574.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         61459044.300001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42896397.599998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2439789468.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       634501480.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     490375021.499893                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     678559565.774863                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     495274518.300026                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4842855496.725177                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         94.540941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25680045955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2770950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22775021045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6624                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3312                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     13139396.550423                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    69982020.955294                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3312    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       109500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545324750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3312                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63531723625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43517681375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1447530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1447530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1447530                       # number of overall hits
system.cpu.icache.overall_hits::total         1447530                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14982                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14982                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14982                       # number of overall misses
system.cpu.icache.overall_misses::total         14982                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    650538750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    650538750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    650538750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    650538750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1462512                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1462512                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1462512                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1462512                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010244                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43421.355627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43421.355627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43421.355627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43421.355627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14982                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14982                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14982                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14982                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    627080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    627080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    627080000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    627080000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010244                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010244                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010244                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010244                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41855.560005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41855.560005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41855.560005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41855.560005                       # average overall mshr miss latency
system.cpu.icache.replacements                  14776                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1447530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1447530                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14982                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14982                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    650538750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    650538750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1462512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1462512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43421.355627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43421.355627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    627080000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    627080000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41855.560005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41855.560005                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.291026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4706582                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14776                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            318.528831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.291026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.818928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2940006                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2940006                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1363002                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1363002                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1363002                       # number of overall hits
system.cpu.dcache.overall_hits::total         1363002                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7299                       # number of overall misses
system.cpu.dcache.overall_misses::total          7299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    538667000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    538667000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    538667000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    538667000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1370301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1370301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1370301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1370301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005327                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005327                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73800.109604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73800.109604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73800.109604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73800.109604                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3948                       # number of writebacks
system.cpu.dcache.writebacks::total              3948                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        34781                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        34781                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    408030250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    408030250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    408030250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    408030250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     73173000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     73173000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004087                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004087                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004087                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72849.535797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72849.535797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72849.535797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72849.535797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2103.821052                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2103.821052                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5601                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       857554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          857554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    316467125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    316467125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       861747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       861747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75475.107322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75475.107322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          341                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          341                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    286900750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    286900750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     73173000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     73173000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74480.983904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74480.983904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.319465                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.319465                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       505448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         505448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    222199875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    222199875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       508554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       508554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71538.916613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71538.916613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1357                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1357                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        31416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        31416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121129500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121129500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69256.432247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69256.432247                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              178714                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5601                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.907517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5486805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5486805                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107049405000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               107050577500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    467                       # Simulator instruction rate (inst/s)
host_mem_usage                               29193984                       # Number of bytes of host memory used
host_op_rate                                      479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                149819.29                       # Real time elapsed on the host
host_tick_rate                                 341919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69952471                       # Number of instructions simulated
sim_ops                                      71814339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051226                       # Number of seconds simulated
sim_ticks                                 51226128125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.695178                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  330638                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               409737                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3726                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25866                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            411972                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49435                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56458                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7023                       # Number of indirect misses.
system.cpu.branchPred.lookups                  717979                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  121248                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5099                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4527331                       # Number of instructions committed
system.cpu.committedOps                       4883391                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.724696                       # CPI: cycles per instruction
system.cpu.discardedOps                         70410                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3083535                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            778483                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           355351                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6783081                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.367013                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3312                       # number of quiesce instructions executed
system.cpu.numCycles                         12335601                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3312                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3473826     71.14%     71.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9362      0.19%     71.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                 857133     17.55%     88.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                543069     11.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4883391                       # Class of committed instruction
system.cpu.quiesceCycles                     69626204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5552520                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1081                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40973                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1341774                       # Transaction distribution
system.membus.trans_dist::ReadResp            1360599                       # Transaction distribution
system.membus.trans_dist::WriteReq             484024                       # Transaction distribution
system.membus.trans_dist::WriteResp            484024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3948                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16430                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1751                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1751                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3851                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        44740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        44740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        56104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        86368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3582026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3582026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3713134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       958848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       958848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       606400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        74177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       712293                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    114623556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    114623556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               116294697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1849520                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000599                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024469                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1848412     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1108      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1849520                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4176874420                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            70942624                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43371702                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            13387250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           70186210                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7895750659                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             15.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           75685500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1063424                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1063424                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2863058                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2863057                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        24738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        56104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       217328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       340208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7237632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7421952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3979                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3979                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7852963                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1826                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38874                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        74177                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3476408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5442488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    115802112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    118751232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    124823013                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13435323375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          8434986                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          708                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11139754489                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6055633000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3838041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19190207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2878531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3838041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29744821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3838041                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2878531                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6716572                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3838041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19190207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6716572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6716572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36461393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63596                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       211052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1990                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149446                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2878531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6716572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9595103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2878531                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1241476                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4120007                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2878531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9595103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1241476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13715110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1338409                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1338401                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       452608                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       452608                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        47224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3526656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2002                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3582026                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1510328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    112852992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        63628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    114623556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2099186                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2099186    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2099186                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4449925670                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7144574000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     99942848                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24225904                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1883207721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29424984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38380414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1951013119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38380414                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38438978                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76819392                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1921588135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67863962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38380414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2027832511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    166461440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     27262976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    195493888                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     96337920                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     88539136                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    184877056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41615360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       851968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     42522624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24084480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2766848                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     26851328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34542373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3249541710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    532208406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3816292489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1880640281                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1728397973                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3609038254                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34542373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5130181991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2260606379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7425330743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       958848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       963648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       958848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       958848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14982                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           75                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        15057                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18717948                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        93702                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18811650                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18717948                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18717948                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18717948                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        93702                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18811650                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     85590016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        63820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         353728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           86010564                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       252672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1507328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     27262976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29219584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1337344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1343931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        23552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       425984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             456556                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1670827352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1245849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6905226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1679036990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4932483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29424984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    532208406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3838041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570403914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4932483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29483548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2203035758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3838041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1245849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6905226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2249440905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     23612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1760937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384880750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2238                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2238                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2419273                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             482169                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1343936                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     456556                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1343936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   456556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             83820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             83826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             83839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             83828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            83834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            83831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            83834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            83836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28519                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44141590215                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6707705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             79357041465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32903.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59153.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3127                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1250627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  422914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1343933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               456556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1176753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9707                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       124560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.869493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.836680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.520252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4121      3.31%      3.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4318      3.47%      6.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2057      1.65%      8.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1653      1.33%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2119      1.70%     11.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1693      1.36%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2200      1.77%     14.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1880      1.51%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       104519     83.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       124560                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     599.382484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1451.841885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1871     83.60%     83.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.09%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.18%     83.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      0.94%     84.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     84.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.18%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     85.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     85.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11      0.49%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          158      7.06%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.09%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            4      0.18%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           15      0.67%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.04%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.04%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            2      0.09%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           69      3.08%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           63      2.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2238                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     204.002681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     39.121123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    387.986405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1745     77.97%     77.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            47      2.10%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      0.58%     80.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.04%     80.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.09%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.18%     80.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.27%     81.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.36%     81.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.09%     81.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.22%     81.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     81.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     81.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     82.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     82.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      0.45%     82.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          391     17.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2238                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               85858624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  153280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29219712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                86010884                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29219584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1676.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       570.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1679.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51226145750                       # Total gap between requests
system.mem_ctrls.avgGap                      28451.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     85436992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        64140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       353472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       254336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1507328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     27261440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58563.863985181881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1667840126.263690710068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1252095.412003188627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6900228.710190069862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4964966.303511739708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29424983.991018742323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 532178421.400065541267                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3838041.390132879838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1337344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3948                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        23552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       425984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3909480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  78911789575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    217354675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    223987735                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 136655406520                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  38680205195                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 861834149160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2953957875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     65158.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59006.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    216273.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40526.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34613831.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1642332.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2023160.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    961574.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         61462498.275001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42898808.399998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2439947700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       634501480.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     490412185.199893                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     678590244.824863                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     495275229.300026                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4843088146.500176                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         94.543318                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25680045955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2771160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22775983545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6624                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3312                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     13139396.550423                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    69982020.955294                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3312    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       109500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545324750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3312                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63532896125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43517681375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1448011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1448011                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1448011                       # number of overall hits
system.cpu.icache.overall_hits::total         1448011                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14982                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14982                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14982                       # number of overall misses
system.cpu.icache.overall_misses::total         14982                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    650538750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    650538750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    650538750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    650538750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1462993                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1462993                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1462993                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1462993                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010241                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010241                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010241                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010241                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43421.355627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43421.355627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43421.355627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43421.355627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14982                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14982                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14982                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14982                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    627080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    627080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    627080000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    627080000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010241                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010241                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010241                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010241                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41855.560005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41855.560005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41855.560005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41855.560005                       # average overall mshr miss latency
system.cpu.icache.replacements                  14776                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1448011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1448011                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14982                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14982                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    650538750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    650538750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1462993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1462993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010241                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010241                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43421.355627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43421.355627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    627080000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    627080000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41855.560005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41855.560005                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.291111                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22071891                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15199                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1452.193631                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.291111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.818928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2940968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2940968                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1363794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1363794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1363794                       # number of overall hits
system.cpu.dcache.overall_hits::total         1363794                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7300                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7300                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7300                       # number of overall misses
system.cpu.dcache.overall_misses::total          7300                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    538751375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    538751375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    538751375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    538751375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1371094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1371094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1371094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1371094                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005324                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005324                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005324                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005324                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73801.558219                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73801.558219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73801.558219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73801.558219                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3948                       # number of writebacks
system.cpu.dcache.writebacks::total              3948                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        34781                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        34781                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    408113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    408113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    408113000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    408113000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     73173000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     73173000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72851.303106                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72851.303106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72851.303106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72851.303106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2103.821052                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2103.821052                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5602                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       857995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          857995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    316551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    316551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       862189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       862189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75477.229375                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75477.229375                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          341                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          341                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3853                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3853                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    286983500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    286983500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     73173000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     73173000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74483.130029                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74483.130029                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.319465                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.319465                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       505799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         505799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    222199875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    222199875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       508905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       508905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71538.916613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71538.916613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1357                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1357                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        31416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        31416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121129500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121129500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69256.432247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69256.432247                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1371996                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6114                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            224.402355                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5489978                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5489978                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107050577500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
