INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/SPI_FPGA/SPI_FPGA.srcs/sources_1/new/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/SPI_FPGA/SPI_FPGA.srcs/sim_1/new/SPI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_tb
