

================================================================
== Vitis HLS Report for 'sqrt_fixed_17_9_s'
================================================================
* Date:           Thu Aug 29 18:13:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.589 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %x"   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_l_FH_V_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %x_read, i1 0"   --->   Operation 5 'bitconcatenate' 'x_l_FH_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %x_read, i32 6, i32 7" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.44ns)   --->   "%icmp_ln318 = icmp_ne  i2 %tmp_1, i2 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 7 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %x_read, i32 6, i32 7"   --->   Operation 8 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.44ns)   --->   "%x_l_I_V_22 = icmp_eq  i2 %tmp_2, i2 0"   --->   Operation 9 'icmp' 'x_l_I_V_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.77ns)   --->   "%x_l_FH_V_16 = add i9 %x_l_FH_V_15, i9 384"   --->   Operation 10 'add' 'x_l_FH_V_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.28ns)   --->   "%x_l_I_V_23 = and i1 %icmp_ln318, i1 %x_l_I_V_22" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 11 'and' 'x_l_I_V_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.17ns)   --->   "%select_ln235 = select i1 %x_l_I_V_23, i2 3, i2 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:235]   --->   Operation 12 'select' 'select_ln235' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.39ns)   --->   "%p_Val2_45 = select i1 %icmp_ln318, i9 %x_l_FH_V_16, i9 %x_l_FH_V_15" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 13 'select' 'p_Val2_45' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.39ns)   --->   "%res_FH_V_17 = select i1 %icmp_ln318, i9 256, i9 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 14 'select' 'res_FH_V_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %res_FH_V_17, i32 7, i32 8"   --->   Operation 15 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul_FH_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i2.i6, i1 0, i2 %tmp_s, i6 32"   --->   Operation 16 'bitconcatenate' 'mul_FH_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln318)   --->   "%xor_ln1653 = xor i1 %x_l_I_V_23, i1 1"   --->   Operation 17 'xor' 'xor_ln1653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.88ns)   --->   "%icmp_ln318_1 = icmp_ult  i9 %p_Val2_45, i9 %mul_FH_V" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 18 'icmp' 'icmp_ln318_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln318)   --->   "%xor_ln318 = xor i1 %icmp_ln318_1, i1 1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 19 'xor' 'xor_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln318)   --->   "%and_ln318 = and i1 %xor_ln318, i1 %xor_ln1653" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 20 'and' 'and_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln1650 = icmp_ult  i9 %p_Val2_45, i9 %mul_FH_V"   --->   Operation 21 'icmp' 'icmp_ln1650' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_25)   --->   "%x_l_I_V = select i1 %x_l_I_V_23, i2 2, i2 3"   --->   Operation 22 'select' 'x_l_I_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_25)   --->   "%x_l_I_V_24 = select i1 %icmp_ln1650, i2 %x_l_I_V, i2 %select_ln235" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 23 'select' 'x_l_I_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%x_l_FH_V = sub i9 %p_Val2_45, i9 %mul_FH_V"   --->   Operation 24 'sub' 'x_l_FH_V' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_FH_V_17, i32 7, i1 1"   --->   Operation 25 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318 = or i1 %x_l_I_V_23, i1 %and_ln318" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 26 'or' 'or_ln318' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.17ns) (out node of the LUT)   --->   "%x_l_I_V_25 = select i1 %or_ln318, i2 %x_l_I_V_24, i2 %select_ln235" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 27 'select' 'x_l_I_V_25' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i2 %x_l_I_V_25" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:235]   --->   Operation 28 'sext' 'sext_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%x_l_FH_V_17 = select i1 %or_ln318, i9 %x_l_FH_V, i9 %p_Val2_45" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 29 'select' 'x_l_FH_V_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%res_FH_V_18 = select i1 %or_ln318, i9 %p_Result_s, i9 %res_FH_V_17" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 30 'select' 'res_FH_V_18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %res_FH_V_18, i32 6, i32 8"   --->   Operation 31 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mul_FH_V_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i3.i4, i1 0, i3 %tmp_3, i4 8"   --->   Operation 32 'bitconcatenate' 'mul_FH_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i8 %mul_FH_V_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 33 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.44ns)   --->   "%icmp_ln1649 = icmp_ne  i2 %x_l_I_V_25, i2 0"   --->   Operation 34 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.44ns)   --->   "%icmp_ln1653 = icmp_eq  i2 %x_l_I_V_25, i2 0"   --->   Operation 35 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln318_2 = icmp_ult  i9 %x_l_FH_V_17, i9 %zext_ln308" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 36 'icmp' 'icmp_ln318_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_1)   --->   "%xor_ln318_1 = xor i1 %icmp_ln318_2, i1 1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 37 'xor' 'xor_ln318_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_1)   --->   "%and_ln318_1 = and i1 %icmp_ln1653, i1 %xor_ln318_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 38 'and' 'and_ln318_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.88ns)   --->   "%icmp_ln1650_1 = icmp_ult  i9 %x_l_FH_V_17, i9 %zext_ln308"   --->   Operation 39 'icmp' 'icmp_ln1650_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.54ns)   --->   "%x_l_I_V_5 = add i3 %sext_ln235, i3 7"   --->   Operation 40 'add' 'x_l_I_V_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_27)   --->   "%x_l_I_V_26 = select i1 %icmp_ln1650_1, i3 %x_l_I_V_5, i3 %sext_ln235" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 41 'select' 'x_l_I_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%x_l_FH_V_18 = sub i9 %x_l_FH_V_17, i9 %zext_ln308"   --->   Operation 42 'sub' 'x_l_FH_V_18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_1 = or i1 %icmp_ln1649, i1 %and_ln318_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 43 'or' 'or_ln318_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.20ns) (out node of the LUT)   --->   "%x_l_I_V_27 = select i1 %or_ln318_1, i3 %x_l_I_V_26, i3 %sext_ln235" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 44 'select' 'x_l_I_V_27' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.39ns)   --->   "%x_l_FH_V_19 = select i1 %or_ln318_1, i9 %x_l_FH_V_18, i9 %x_l_FH_V_17" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 45 'select' 'x_l_FH_V_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_1 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_FH_V_18, i32 6, i1 1"   --->   Operation 46 'bitset' 'p_Result_1' <Predicate = (or_ln318_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%res_FH_V_19 = select i1 %or_ln318_1, i9 %p_Result_1, i9 %res_FH_V_18" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 47 'select' 'res_FH_V_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %res_FH_V_19, i32 5, i32 8"   --->   Operation 48 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%mul_FH_V_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 0, i4 %tmp_8, i2 2"   --->   Operation 49 'bitconcatenate' 'mul_FH_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln308_1 = zext i7 %mul_FH_V_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 50 'zext' 'zext_ln308_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.58ns)   --->   "%icmp_ln1649_1 = icmp_ne  i3 %x_l_I_V_27, i3 0"   --->   Operation 51 'icmp' 'icmp_ln1649_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln1653_1 = icmp_eq  i3 %x_l_I_V_27, i3 0"   --->   Operation 52 'icmp' 'icmp_ln1653_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%icmp_ln318_3 = icmp_ult  i9 %x_l_FH_V_19, i9 %zext_ln308_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 53 'icmp' 'icmp_ln318_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_2)   --->   "%xor_ln318_2 = xor i1 %icmp_ln318_3, i1 1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 54 'xor' 'xor_ln318_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_2)   --->   "%and_ln318_2 = and i1 %icmp_ln1653_1, i1 %xor_ln318_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 55 'and' 'and_ln318_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.88ns)   --->   "%icmp_ln1650_2 = icmp_ult  i9 %x_l_FH_V_19, i9 %zext_ln308_1"   --->   Operation 56 'icmp' 'icmp_ln1650_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%x_l_I_V_8 = add i3 %x_l_I_V_27, i3 7"   --->   Operation 57 'add' 'x_l_I_V_8' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_29)   --->   "%x_l_I_V_28 = select i1 %icmp_ln1650_2, i3 %x_l_I_V_8, i3 %x_l_I_V_27" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 58 'select' 'x_l_I_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.77ns)   --->   "%x_l_FH_V_20 = sub i9 %x_l_FH_V_19, i9 %zext_ln308_1"   --->   Operation 59 'sub' 'x_l_FH_V_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_FH_V_19, i32 5, i1 1"   --->   Operation 60 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_2 = or i1 %icmp_ln1649_1, i1 %and_ln318_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 61 'or' 'or_ln318_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.20ns) (out node of the LUT)   --->   "%x_l_I_V_29 = select i1 %or_ln318_2, i3 %x_l_I_V_28, i3 %x_l_I_V_27" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 62 'select' 'x_l_I_V_29' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln235_1 = sext i3 %x_l_I_V_29" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:235]   --->   Operation 63 'sext' 'sext_ln235_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.39ns)   --->   "%x_l_FH_V_21 = select i1 %or_ln318_2, i9 %x_l_FH_V_20, i9 %x_l_FH_V_19" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 64 'select' 'x_l_FH_V_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.39ns)   --->   "%res_FH_V_20 = select i1 %or_ln318_2, i9 %p_Result_2, i9 %res_FH_V_19" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 65 'select' 'res_FH_V_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %res_FH_V_20, i32 4, i32 8"   --->   Operation 66 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mul_FH_V_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 0, i5 %tmp_10"   --->   Operation 67 'bitconcatenate' 'mul_FH_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln308_2 = zext i6 %mul_FH_V_3" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 68 'zext' 'zext_ln308_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.58ns)   --->   "%icmp_ln1649_2 = icmp_ne  i3 %x_l_I_V_29, i3 0"   --->   Operation 69 'icmp' 'icmp_ln1649_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.58ns)   --->   "%icmp_ln1653_2 = icmp_eq  i3 %x_l_I_V_29, i3 0"   --->   Operation 70 'icmp' 'icmp_ln1653_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.88ns)   --->   "%icmp_ln1649_3 = icmp_ugt  i9 %x_l_FH_V_21, i9 %zext_ln308_2"   --->   Operation 71 'icmp' 'icmp_ln1649_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_3)   --->   "%and_ln318_3 = and i1 %icmp_ln1653_2, i1 %icmp_ln1649_3" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 72 'and' 'and_ln318_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i9 %x_l_FH_V_21, i9 511"   --->   Operation 73 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.67ns)   --->   "%x_l_I_V_11 = add i4 %sext_ln235_1, i4 15"   --->   Operation 74 'add' 'x_l_I_V_11' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_30)   --->   "%p_Val2_46 = select i1 %icmp_ln1649_3, i4 %sext_ln235_1, i4 %x_l_I_V_11" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 75 'select' 'p_Val2_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_22 = sub i9 %add_ln813, i9 %zext_ln308_2"   --->   Operation 76 'sub' 'x_l_FH_V_22' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_3 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_FH_V_20, i32 4, i1 1"   --->   Operation 77 'bitset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_3 = or i1 %icmp_ln1649_2, i1 %and_ln318_3" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 78 'or' 'or_ln318_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.39ns) (out node of the LUT)   --->   "%x_l_I_V_30 = select i1 %or_ln318_3, i4 %p_Val2_46, i4 %sext_ln235_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 79 'select' 'x_l_I_V_30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.39ns)   --->   "%x_l_FH_V_23 = select i1 %or_ln318_3, i9 %x_l_FH_V_22, i9 %x_l_FH_V_21" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 80 'select' 'x_l_FH_V_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.39ns)   --->   "%x_l_FL_l_V = select i1 %or_ln318_3, i9 256, i9 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 81 'select' 'x_l_FL_l_V' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.39ns)   --->   "%res_FH_V_21 = select i1 %or_ln318_3, i9 %p_Result_3, i9 %res_FH_V_20" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 82 'select' 'res_FH_V_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %res_FH_V_21, i32 3, i32 4"   --->   Operation 83 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %res_FH_V_21, i32 5, i32 8"   --->   Operation 84 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mul_FH_V_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %tmp"   --->   Operation 85 'bitconcatenate' 'mul_FH_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln308_3 = zext i5 %mul_FH_V_4" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 86 'zext' 'zext_ln308_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mul_FL_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %tmp_5, i7 64"   --->   Operation 87 'bitconcatenate' 'mul_FL_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.72ns)   --->   "%icmp_ln318_4 = icmp_ne  i4 %x_l_I_V_30, i4 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 88 'icmp' 'icmp_ln318_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.88ns)   --->   "%icmp_ln1649_4 = icmp_ugt  i9 %x_l_FH_V_23, i9 %zext_ln308_3"   --->   Operation 89 'icmp' 'icmp_ln1649_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.88ns)   --->   "%icmp_ln1653_3 = icmp_eq  i9 %x_l_FH_V_23, i9 %zext_ln308_3"   --->   Operation 90 'icmp' 'icmp_ln1653_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.88ns)   --->   "%icmp_ln1651 = icmp_ult  i9 %x_l_FL_l_V, i9 %mul_FL_V"   --->   Operation 91 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 92 'xor' 'xor_ln1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%and_ln318_4 = and i1 %icmp_ln1653_3, i1 %xor_ln1651" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 93 'and' 'and_ln318_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.88ns)   --->   "%signbit = icmp_ult  i9 %x_l_FL_l_V, i9 %mul_FL_V"   --->   Operation 94 'icmp' 'signbit' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.88ns)   --->   "%icmp_ln1650_4 = icmp_ult  i9 %x_l_FH_V_23, i9 %zext_ln308_3"   --->   Operation 95 'icmp' 'icmp_ln1650_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_32)   --->   "%and_ln331 = and i1 %icmp_ln1653_3, i1 %signbit" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 96 'and' 'and_ln331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_32)   --->   "%or_ln331 = or i1 %icmp_ln1650_4, i1 %and_ln331" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 97 'or' 'or_ln331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i1 %signbit"   --->   Operation 98 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813 = sub i9 %x_l_FH_V_23, i9 %zext_ln813"   --->   Operation 99 'sub' 'sub_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.79ns)   --->   "%x_l_I_V_14 = add i4 %x_l_I_V_30, i4 15"   --->   Operation 100 'add' 'x_l_I_V_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_32)   --->   "%x_l_I_V_31 = select i1 %or_ln331, i4 %x_l_I_V_14, i4 %x_l_I_V_30" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 101 'select' 'x_l_I_V_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_24 = sub i9 %sub_ln813, i9 %zext_ln308_3"   --->   Operation 102 'sub' 'x_l_FH_V_24' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.77ns)   --->   "%x_l_FL_V = sub i9 %x_l_FL_l_V, i9 %mul_FL_V"   --->   Operation 103 'sub' 'x_l_FL_V' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%or_ln318_4 = or i1 %icmp_ln1649_4, i1 %and_ln318_4" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 104 'or' 'or_ln318_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_5 = or i1 %or_ln318_4, i1 %icmp_ln318_4" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 105 'or' 'or_ln318_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.39ns) (out node of the LUT)   --->   "%x_l_I_V_32 = select i1 %or_ln318_5, i4 %x_l_I_V_31, i4 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 106 'select' 'x_l_I_V_32' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.39ns)   --->   "%x_l_FH_V_25 = select i1 %or_ln318_5, i9 %x_l_FH_V_24, i9 %x_l_FH_V_23" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 107 'select' 'x_l_FH_V_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.39ns)   --->   "%x_l_FL_V_7 = select i1 %or_ln318_5, i9 %x_l_FL_V, i9 %x_l_FL_l_V" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 108 'select' 'x_l_FL_V_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:44]   --->   Operation 109 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_4 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_FH_V_21, i32 3, i1 1"   --->   Operation 110 'bitset' 'p_Result_4' <Predicate = (or_ln318_5)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.39ns)   --->   "%res_FH_V_22 = select i1 %or_ln318_5, i9 %p_Result_4, i9 %res_FH_V_21" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 111 'select' 'res_FH_V_22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %res_FH_V_22, i32 2, i32 5"   --->   Operation 112 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %res_FH_V_22, i32 6, i32 8"   --->   Operation 113 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%mul_FH_V_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %tmp_4"   --->   Operation 114 'bitconcatenate' 'mul_FH_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln308_4 = zext i4 %mul_FH_V_5" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 115 'zext' 'zext_ln308_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%mul_FL_V_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %tmp_7, i5 16"   --->   Operation 116 'bitconcatenate' 'mul_FL_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.72ns)   --->   "%icmp_ln318_5 = icmp_ne  i4 %x_l_I_V_32, i4 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 117 'icmp' 'icmp_ln318_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.88ns)   --->   "%icmp_ln1649_5 = icmp_ugt  i9 %x_l_FH_V_25, i9 %zext_ln308_4"   --->   Operation 118 'icmp' 'icmp_ln1649_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.88ns)   --->   "%icmp_ln1653_4 = icmp_eq  i9 %x_l_FH_V_25, i9 %zext_ln308_4"   --->   Operation 119 'icmp' 'icmp_ln1653_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.88ns)   --->   "%icmp_ln1651_1 = icmp_ult  i9 %x_l_FL_V_7, i9 %mul_FL_V_1"   --->   Operation 120 'icmp' 'icmp_ln1651_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_7)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 121 'xor' 'xor_ln1651_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_7)   --->   "%and_ln318_5 = and i1 %icmp_ln1653_4, i1 %xor_ln1651_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 122 'and' 'and_ln318_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.88ns)   --->   "%signbit_1 = icmp_ult  i9 %x_l_FL_V_7, i9 %mul_FL_V_1"   --->   Operation 123 'icmp' 'signbit_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.88ns)   --->   "%icmp_ln1650_6 = icmp_ult  i9 %x_l_FH_V_25, i9 %zext_ln308_4"   --->   Operation 124 'icmp' 'icmp_ln1650_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_34)   --->   "%and_ln331_1 = and i1 %icmp_ln1653_4, i1 %signbit_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 125 'and' 'and_ln331_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_34)   --->   "%or_ln331_1 = or i1 %icmp_ln1650_6, i1 %and_ln331_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 126 'or' 'or_ln331_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i1 %signbit_1"   --->   Operation 127 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_7 = sub i9 %x_l_FH_V_25, i9 %zext_ln813_1"   --->   Operation 128 'sub' 'sub_ln813_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.79ns)   --->   "%x_l_I_V_17 = add i4 %x_l_I_V_32, i4 15"   --->   Operation 129 'add' 'x_l_I_V_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_34)   --->   "%x_l_I_V_33 = select i1 %or_ln331_1, i4 %x_l_I_V_17, i4 %x_l_I_V_32" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 130 'select' 'x_l_I_V_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_26 = sub i9 %sub_ln813_7, i9 %zext_ln308_4"   --->   Operation 131 'sub' 'x_l_FH_V_26' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (0.77ns)   --->   "%x_l_FL_V_3 = sub i9 %x_l_FL_V_7, i9 %mul_FL_V_1"   --->   Operation 132 'sub' 'x_l_FL_V_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_5 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_FH_V_22, i32 2, i1 1"   --->   Operation 133 'bitset' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_7)   --->   "%or_ln318_6 = or i1 %icmp_ln1649_5, i1 %and_ln318_5" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 134 'or' 'or_ln318_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_7 = or i1 %or_ln318_6, i1 %icmp_ln318_5" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 135 'or' 'or_ln318_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.39ns) (out node of the LUT)   --->   "%x_l_I_V_34 = select i1 %or_ln318_7, i4 %x_l_I_V_33, i4 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 136 'select' 'x_l_I_V_34' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.39ns)   --->   "%x_l_FH_V_27 = select i1 %or_ln318_7, i9 %x_l_FH_V_26, i9 %x_l_FH_V_25" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 137 'select' 'x_l_FH_V_27' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.39ns)   --->   "%x_l_FL_V_8 = select i1 %or_ln318_7, i9 %x_l_FL_V_3, i9 %x_l_FL_V_7" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 138 'select' 'x_l_FL_V_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.39ns)   --->   "%res_FH_V_23 = select i1 %or_ln318_7, i9 %p_Result_5, i9 %res_FH_V_22" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 139 'select' 'res_FH_V_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %res_FH_V_23, i32 1, i32 6"   --->   Operation 140 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %res_FH_V_23, i32 7, i32 8"   --->   Operation 141 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%mul_FH_V_6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %tmp_6"   --->   Operation 142 'bitconcatenate' 'mul_FH_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i3 %mul_FH_V_6"   --->   Operation 143 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%mul_FL_V_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_9, i3 4"   --->   Operation 144 'bitconcatenate' 'mul_FL_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.72ns)   --->   "%icmp_ln318_6 = icmp_ne  i4 %x_l_I_V_34, i4 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 145 'icmp' 'icmp_ln318_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.88ns)   --->   "%icmp_ln1649_6 = icmp_ugt  i9 %x_l_FH_V_27, i9 %zext_ln818"   --->   Operation 146 'icmp' 'icmp_ln1649_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.88ns)   --->   "%icmp_ln1653_5 = icmp_eq  i9 %x_l_FH_V_27, i9 %zext_ln818"   --->   Operation 147 'icmp' 'icmp_ln1653_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.88ns)   --->   "%icmp_ln1651_2 = icmp_ult  i9 %x_l_FL_V_8, i9 %mul_FL_V_2"   --->   Operation 148 'icmp' 'icmp_ln1651_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_9)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 149 'xor' 'xor_ln1651_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_9)   --->   "%and_ln318_6 = and i1 %icmp_ln1653_5, i1 %xor_ln1651_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 150 'and' 'and_ln318_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.88ns)   --->   "%signbit_2 = icmp_ult  i9 %x_l_FL_V_8, i9 %mul_FL_V_2"   --->   Operation 151 'icmp' 'signbit_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.88ns)   --->   "%icmp_ln1650_8 = icmp_ult  i9 %x_l_FH_V_27, i9 %zext_ln818"   --->   Operation 152 'icmp' 'icmp_ln1650_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln353)   --->   "%and_ln331_2 = and i1 %icmp_ln1653_5, i1 %signbit_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 153 'and' 'and_ln331_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln353)   --->   "%or_ln331_2 = or i1 %icmp_ln1650_8, i1 %and_ln331_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 154 'or' 'or_ln331_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i1 %signbit_2"   --->   Operation 155 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_10 = sub i9 %x_l_FH_V_27, i9 %zext_ln813_2"   --->   Operation 156 'sub' 'sub_ln813_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.79ns)   --->   "%x_l_I_V_20 = add i4 %x_l_I_V_34, i4 15"   --->   Operation 157 'add' 'x_l_I_V_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln353)   --->   "%x_l_I_V_35 = select i1 %or_ln331_2, i4 %x_l_I_V_20, i4 %x_l_I_V_34" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 158 'select' 'x_l_I_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_28 = sub i9 %sub_ln813_10, i9 %zext_ln818"   --->   Operation 159 'sub' 'x_l_FH_V_28' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 160 [1/1] (0.77ns)   --->   "%x_l_FL_V_5 = sub i9 %x_l_FL_V_8, i9 %mul_FL_V_2"   --->   Operation 160 'sub' 'x_l_FL_V_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_6 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_FH_V_23, i32 1, i1 1"   --->   Operation 161 'bitset' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.72ns) (out node of the LUT)   --->   "%icmp_ln353 = icmp_ne  i4 %x_l_I_V_35, i4 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:353]   --->   Operation 162 'icmp' 'icmp_ln353' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_9)   --->   "%or_ln318_8 = or i1 %icmp_ln1649_6, i1 %and_ln318_6" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 163 'or' 'or_ln318_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_9 = or i1 %or_ln318_8, i1 %icmp_ln318_6" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 164 'or' 'or_ln318_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_11)   --->   "%and_ln318_7 = and i1 %or_ln318_9, i1 %icmp_ln353" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 165 'and' 'and_ln318_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.39ns)   --->   "%x_l_FH_V_29 = select i1 %or_ln318_9, i9 %x_l_FH_V_28, i9 %x_l_FH_V_27" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 166 'select' 'x_l_FH_V_29' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1651_3)   --->   "%x_l_FL_V_6 = select i1 %or_ln318_9, i9 %x_l_FL_V_5, i9 %x_l_FL_V_8" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 167 'select' 'x_l_FL_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.39ns)   --->   "%res_FH_V = select i1 %or_ln318_9, i9 %p_Result_6, i9 %res_FH_V_23" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 168 'select' 'res_FH_V' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1651_3)   --->   "%trunc_ln58 = trunc i9 %res_FH_V"   --->   Operation 169 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1651_3)   --->   "%mul_FL_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln58, i1 1"   --->   Operation 170 'bitconcatenate' 'mul_FL_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %res_FH_V, i32 8"   --->   Operation 171 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%mul_FH_V_7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_18"   --->   Operation 172 'bitconcatenate' 'mul_FH_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i2 %mul_FH_V_7"   --->   Operation 173 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.88ns)   --->   "%icmp_ln1649_7 = icmp_ugt  i9 %x_l_FH_V_29, i9 %zext_ln818_1"   --->   Operation 174 'icmp' 'icmp_ln1649_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.88ns)   --->   "%icmp_ln1653_6 = icmp_eq  i9 %x_l_FH_V_29, i9 %zext_ln818_1"   --->   Operation 175 'icmp' 'icmp_ln1653_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln1651_3 = icmp_ult  i9 %x_l_FL_V_6, i9 %mul_FL_V_3"   --->   Operation 176 'icmp' 'icmp_ln1651_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_11)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 177 'xor' 'xor_ln1651_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_11)   --->   "%and_ln318_8 = and i1 %icmp_ln1653_6, i1 %xor_ln1651_3" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 178 'and' 'and_ln318_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node res_FH_V_15)   --->   "%p_Result_7 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_FH_V, i32 0, i1 1"   --->   Operation 179 'bitset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_11)   --->   "%or_ln318_10 = or i1 %icmp_ln1649_7, i1 %and_ln318_8" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 180 'or' 'or_ln318_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_11 = or i1 %or_ln318_10, i1 %and_ln318_7" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 181 'or' 'or_ln318_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.39ns) (out node of the LUT)   --->   "%res_FH_V_15 = select i1 %or_ln318_11, i9 %p_Result_7, i9 %res_FH_V" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 182 'select' 'res_FH_V_15' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i9 %res_FH_V_15"   --->   Operation 183 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.77ns)   --->   "%res_FH_l_V = add i10 %zext_ln813_3, i10 1"   --->   Operation 184 'add' 'res_FH_l_V' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.77ns)   --->   "%res_FH_V_24 = add i9 %res_FH_V_15, i9 1"   --->   Operation 185 'add' 'res_FH_V_24' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %res_FH_l_V, i32 9" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 186 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %res_FH_V_24, i32 1, i32 8" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:371]   --->   Operation 187 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_20, i8 %tmp_11" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:371]   --->   Operation 188 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln372 = ret i9 %tmp_12" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:372]   --->   Operation 189 'ret' 'ret_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.31ns
The critical path consists of the following:
	wire read operation ('x_read') on port 'x' [2]  (0 ns)
	'add' operation ('x_l_FH.V') [9]  (0.776 ns)
	'select' operation ('__Val2__', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [12]  (0.398 ns)
	'icmp' operation ('icmp_ln318_1', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [17]  (0.881 ns)
	'xor' operation ('xor_ln318', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [18]  (0 ns)
	'and' operation ('and_ln318', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [19]  (0 ns)
	'or' operation ('or_ln318', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [25]  (0.287 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [28]  (0.398 ns)
	'icmp' operation ('icmp_ln318_2', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [35]  (0.881 ns)
	'xor' operation ('xor_ln318_1', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [36]  (0 ns)
	'and' operation ('and_ln318_1', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [37]  (0 ns)
	'or' operation ('or_ln318_1', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [43]  (0.287 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [45]  (0.398 ns)

 <State 2>: 5.81ns
The critical path consists of the following:
	'select' operation ('res_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [46]  (0.398 ns)
	'icmp' operation ('icmp_ln318_3', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [52]  (0.881 ns)
	'xor' operation ('xor_ln318_2', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [53]  (0 ns)
	'and' operation ('and_ln318_2', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [54]  (0 ns)
	'or' operation ('or_ln318_2', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [60]  (0.287 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [63]  (0.398 ns)
	'icmp' operation ('icmp_ln1649_3') [70]  (0.881 ns)
	'and' operation ('and_ln318_3', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [71]  (0 ns)
	'or' operation ('or_ln318_3', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [77]  (0.287 ns)
	'select' operation ('x_l_FL_l.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [80]  (0.398 ns)
	'icmp' operation ('signbit') [93]  (0.881 ns)
	'sub' operation ('sub_ln813') [98]  (0 ns)
	'sub' operation ('x_l_FH.V') [101]  (1.01 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [107]  (0.398 ns)

 <State 3>: 6.59ns
The critical path consists of the following:
	'select' operation ('res_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [109]  (0.398 ns)
	'icmp' operation ('signbit') [121]  (0.881 ns)
	'sub' operation ('sub_ln813_7') [126]  (0 ns)
	'sub' operation ('x_l_FH.V') [129]  (1.01 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [135]  (0.398 ns)
	'icmp' operation ('icmp_ln1649_6') [144]  (0.881 ns)
	'or' operation ('or_ln318_8', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [161]  (0 ns)
	'or' operation ('or_ln318_9', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [162]  (0.287 ns)
	'select' operation ('res_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [166]  (0.398 ns)
	'icmp' operation ('icmp_ln1649_7') [172]  (0.881 ns)
	'or' operation ('or_ln318_10', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [178]  (0 ns)
	'or' operation ('or_ln318_11', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [179]  (0.287 ns)
	'select' operation ('res_FH.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [180]  (0.398 ns)
	'add' operation ('res_FH_l.V') [182]  (0.776 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
