[ START MERGED ]
[ END MERGED ]
[ START CLIPPED ]
un2_r_clk_div_cry_21_0_COUT
un2_r_clk_div_1_cry_0_0_S1
un2_r_clk_div_1_cry_0_0_S0
N_2
un2_r_clk_div_1_cry_1_0_S1
un2_r_clk_div_1_cry_1_0_S0
un2_r_clk_div_1_cry_3_0_S1
un2_r_clk_div_1_cry_3_0_S0
un2_r_clk_div_1_cry_5_0_S1
un2_r_clk_div_1_cry_5_0_S0
un2_r_clk_div_1_cry_7_0_S1
un2_r_clk_div_1_cry_7_0_S0
un2_r_clk_div_1_cry_9_0_S1
un2_r_clk_div_1_cry_9_0_S0
un2_r_clk_div_1_cry_11_0_S1
un2_r_clk_div_1_cry_11_0_S0
un2_r_clk_div_1_cry_13_0_S1
un2_r_clk_div_1_cry_13_0_S0
un2_r_clk_div_1_cry_15_0_S1
un2_r_clk_div_1_cry_15_0_S0
un2_r_clk_div_1_cry_17_0_S1
un2_r_clk_div_1_cry_17_0_S0
un2_r_clk_div_1_cry_19_0_S1
un2_r_clk_div_1_cry_19_0_S0
un2_r_clk_div_1_cry_21_0_S1
un2_r_clk_div_1_cry_21_0_S0
un2_r_clk_div_1_s_23_0_S1
un2_r_clk_div_1_s_23_0_COUT
un2_r_clk_div_cry_0_0_S1
un2_r_clk_div_cry_0_0_S0
N_1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.10.0.111.2 -- WARNING: Map write only section -- Mon Jan 14 15:32:33 2019

SYSCONFIG DONE_OD=ON DONE_EX=OFF CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF INBUF=ON MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE MY_ASSP=OFF ONE_TIME_PROGRAM=OFF ;
LOCATE COMP "led[0]" SITE "29" ;
LOCATE COMP "btn_down" SITE "1" ;
LOCATE COMP "clk_25m" SITE "30" ;
LOCATE COMP "sw[0]" SITE "45" ;
LOCATE COMP "led[7]" SITE "138" ;
LOCATE COMP "led[6]" SITE "6" ;
LOCATE COMP "led[5]" SITE "5" ;
LOCATE COMP "led[4]" SITE "144" ;
LOCATE COMP "led[3]" SITE "35" ;
LOCATE COMP "led[2]" SITE "36" ;
LOCATE COMP "led[1]" SITE "37" ;
FREQUENCY PORT "clk_25m" 25.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
