#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 11 20:33:11 2022
# Process ID: 724074
# Current directory: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_sjtag_top_mod_0_0_synth_1
# Command line: vivado -log ZYNQ_CORE_sjtag_top_mod_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZYNQ_CORE_sjtag_top_mod_0_0.tcl
# Log file: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_sjtag_top_mod_0_0_synth_1/ZYNQ_CORE_sjtag_top_mod_0_0.vds
# Journal file: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_sjtag_top_mod_0_0_synth_1/vivado.jou
# Running On: user-manjaro, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 24, Host memory: 33629 MB
#-----------------------------------------------------------
source ZYNQ_CORE_sjtag_top_mod_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/.local/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top ZYNQ_CORE_sjtag_top_mod_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 724108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 4715 ; free virtual = 16415
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_sjtag_top_mod_0_0' [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_sjtag_top_mod_0_0/synth/ZYNQ_CORE_sjtag_top_mod_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sjtag_top_mod' [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/sjtag_top_mod.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/sjtag_top_mod.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/sjtag_top_mod.v:70]
WARNING: [Synth 8-7137] Register send_cnt_reg in module sjtag_top_mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/sjtag_top_mod.v:133]
WARNING: [Synth 8-7137] Register cycle_48MHz_reg in module sjtag_top_mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/sjtag_top_mod.v:134]
INFO: [Synth 8-6155] done synthesizing module 'sjtag_top_mod' (1#1) [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/sjtag_top_mod.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_sjtag_top_mod_0_0' (2#1) [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_sjtag_top_mod_0_0/synth/ZYNQ_CORE_sjtag_top_mod_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 4615 ; free virtual = 16315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 5476 ; free virtual = 17176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 5476 ; free virtual = 17176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 5510 ; free virtual = 17211
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.531 ; gain = 0.000 ; free physical = 5501 ; free virtual = 17201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.531 ; gain = 0.000 ; free physical = 5501 ; free virtual = 17201
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5530 ; free virtual = 17230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5530 ; free virtual = 17230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5531 ; free virtual = 17231
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stageA_reg' in module 'sjtag_top_mod'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                         00000000
                 iSTATE5 |                             0001 |                         00000001
                 iSTATE4 |                             0010 |                         00000010
                 iSTATE2 |                             0011 |                         00000011
                 iSTATE3 |                             0100 |                         00000100
                 iSTATE1 |                             0101 |                         00000101
                 iSTATE0 |                             0110 |                         00000110
                 iSTATE7 |                             0111 |                         00000111
                  iSTATE |                             1000 |                         00001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stageA_reg' using encoding 'sequential' in module 'sjtag_top_mod'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5501 ; free virtual = 17202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   9 Input   32 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design ZYNQ_CORE_sjtag_top_mod_0_0 has port stageA[7] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_sjtag_top_mod_0_0 has port stageA[6] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_sjtag_top_mod_0_0 has port stageA[5] driven by constant 0
INFO: [Synth 8-3917] design ZYNQ_CORE_sjtag_top_mod_0_0 has port stageA[4] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5513 ; free virtual = 17219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5352 ; free virtual = 17059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5352 ; free virtual = 17059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5348 ; free virtual = 17055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_1' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5390 ; free virtual = 17097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5390 ; free virtual = 17097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5390 ; free virtual = 17097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5390 ; free virtual = 17097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5390 ; free virtual = 17097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5390 ; free virtual = 17097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     1|
|3     |LUT2   |     8|
|4     |LUT3   |    44|
|5     |LUT4   |    35|
|6     |LUT5   |    60|
|7     |LUT6   |    71|
|8     |FDCE   |   105|
|9     |FDPE   |     4|
|10    |FDRE   |    40|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5390 ; free virtual = 17097
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2656.531 ; gain = 0.000 ; free physical = 5445 ; free virtual = 17152
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2656.531 ; gain = 63.758 ; free physical = 5445 ; free virtual = 17152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2656.531 ; gain = 0.000 ; free physical = 5535 ; free virtual = 17242
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.531 ; gain = 0.000 ; free physical = 5470 ; free virtual = 17177
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 59577427
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2656.531 ; gain = 64.031 ; free physical = 5669 ; free virtual = 17376
INFO: [Common 17-1381] The checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_sjtag_top_mod_0_0_synth_1/ZYNQ_CORE_sjtag_top_mod_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_sjtag_top_mod_0_0_synth_1/ZYNQ_CORE_sjtag_top_mod_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZYNQ_CORE_sjtag_top_mod_0_0_utilization_synth.rpt -pb ZYNQ_CORE_sjtag_top_mod_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 20:33:40 2022...
