{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79942,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79966,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000584833,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000257453,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000122493,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000257453,
	"finish__design__instance__count__class:buffer": 59,
	"finish__design__instance__area__class:buffer": 281.52,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 76.3232,
	"finish__design__instance__count__class:timing_repair_buffer": 113,
	"finish__design__instance__area__class:timing_repair_buffer": 455.437,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 53.8016,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 7.5072,
	"finish__design__instance__count__class:sequential_cell": 51,
	"finish__design__instance__area__class:sequential_cell": 1317.51,
	"finish__design__instance__count__class:multi_input_combinational_cell": 316,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2079.49,
	"finish__design__instance__count": 560,
	"finish__design__instance__area": 4271.6,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.58873,
	"finish__clock__skew__setup": 0.00661402,
	"finish__clock__skew__hold": 0.00661402,
	"finish__timing__drv__max_slew_limit": 0.667625,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.708484,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00141403,
	"finish__power__switching__total": 0.00131,
	"finish__power__leakage__total": 1.63949e-09,
	"finish__power__total": 0.00272403,
	"finish__design__io": 113,
	"finish__design__die__area": 6918.91,
	"finish__design__core__area": 6349.84,
	"finish__design__instance__count": 637,
	"finish__design__instance__area": 4367.94,
	"finish__design__instance__count__stdcell": 637,
	"finish__design__instance__area__stdcell": 4367.94,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.687882,
	"finish__design__instance__utilization__stdcell": 0.687882,
	"finish__design__rows": 29,
	"finish__design__rows:unithd": 29,
	"finish__design__sites": 5075,
	"finish__design__sites:unithd": 5075,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}