Loading plugins phase: Elapsed time ==> 0s.454ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\psoc\psoc-test\motor_test.cydsn\motor_test.cyprj -d CY8C5888LTI-LP097 -s C:\psoc\psoc-test\motor_test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.130ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.112ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  motor_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\psoc-test\motor_test.cydsn\motor_test.cyprj -dcpsoc3 motor_test.v -verilog
======================================================================

======================================================================
Compiling:  motor_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\psoc-test\motor_test.cydsn\motor_test.cyprj -dcpsoc3 motor_test.v -verilog
======================================================================

======================================================================
Compiling:  motor_test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\psoc-test\motor_test.cydsn\motor_test.cyprj -dcpsoc3 -verilog motor_test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Sep 06 13:31:51 2017


======================================================================
Compiling:  motor_test.v
Program  :   vpp
Options  :    -yv2 -q10 motor_test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Sep 06 13:31:51 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'motor_test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  motor_test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\psoc-test\motor_test.cydsn\motor_test.cyprj -dcpsoc3 -verilog motor_test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Sep 06 13:31:52 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\psoc\psoc-test\motor_test.cydsn\codegentemp\motor_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\psoc\psoc-test\motor_test.cydsn\codegentemp\motor_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  motor_test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\psoc-test\motor_test.cydsn\motor_test.cyprj -dcpsoc3 -verilog motor_test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Sep 06 13:31:54 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\psoc\psoc-test\motor_test.cydsn\codegentemp\motor_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\psoc\psoc-test\motor_test.cydsn\codegentemp\motor_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_29
	Net_23
	Net_20
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\UART_1:BUART:reset_sr\
	Net_181
	Net_182
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_177
	\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_6:lt\
	\UART_1:BUART:sRX:MODULE_6:eq\
	\UART_1:BUART:sRX:MODULE_6:gt\
	\UART_1:BUART:sRX:MODULE_6:gte\
	\UART_1:BUART:sRX:MODULE_6:lte\
	\SEL_QUAD:Net_1129\
	\SEL_QUAD:Cnt16:Net_82\
	\SEL_QUAD:Cnt16:Net_95\
	\SEL_QUAD:Cnt16:Net_91\
	\SEL_QUAD:Cnt16:Net_102\
	\SEL_QUAD:Cnt16:CounterUDB:ctrl_cmod_2\
	\SEL_QUAD:Cnt16:CounterUDB:ctrl_cmod_1\
	\SEL_QUAD:Cnt16:CounterUDB:ctrl_cmod_0\
	\SER_QUAD:Net_1129\
	\SER_QUAD:Cnt16:Net_82\
	\SER_QUAD:Cnt16:Net_95\
	\SER_QUAD:Cnt16:Net_91\
	\SER_QUAD:Cnt16:Net_102\
	\SER_QUAD:Cnt16:CounterUDB:ctrl_cmod_2\
	\SER_QUAD:Cnt16:CounterUDB:ctrl_cmod_1\
	\SER_QUAD:Cnt16:CounterUDB:ctrl_cmod_0\
	\COL_COUNTER:Net_82\
	\COL_COUNTER:Net_95\
	\COL_COUNTER:Net_91\
	\COL_COUNTER:Net_102\
	\COL_COUNTER:CounterUDB:ctrl_cmod_2\
	\COL_COUNTER:CounterUDB:ctrl_cmod_1\
	\COL_COUNTER:CounterUDB:ctrl_cmod_0\
	Net_332
	\USTimer_1:Net_260\
	Net_484
	\USTimer_1:Net_53\
	\USTimer_1:TimerUDB:ctrl_ten\
	\USTimer_1:TimerUDB:ctrl_tmode_1\
	\USTimer_1:TimerUDB:ctrl_tmode_0\
	Net_483
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:lt\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:gt\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:gte\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:lte\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:neq\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\USTimer_1:TimerUDB:zeros_3\
	\USTimer_1:TimerUDB:zeros_2\
	\USTimer_1:Net_102\
	\USTimer_1:Net_266\
	\USTimer_2:Net_260\
	Net_492
	\USTimer_2:Net_53\
	\USTimer_2:TimerUDB:ctrl_ten\
	\USTimer_2:TimerUDB:ctrl_tmode_1\
	\USTimer_2:TimerUDB:ctrl_tmode_0\
	Net_491
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_1\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_1\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_0\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_0\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_1\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_1\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lti_0\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gti_0\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_0\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_0\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xneq\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlt\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlte\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgt\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgte\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:lt\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:gt\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:gte\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:lte\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:neq\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_1\
	\USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_0\
	\USTimer_2:TimerUDB:zeros_3\
	\USTimer_2:TimerUDB:zeros_2\
	\USTimer_2:Net_102\
	\USTimer_2:Net_266\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 250 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__A1_net_0
Aliasing tmpOE__A2_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__ML_EN_net_0 to tmpOE__A1_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__A1_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__A1_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A1_net_0
Aliasing tmpOE__SE_L_B_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__SE_L_A_net_0 to tmpOE__A1_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__A1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__A1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__A1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__A1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__A1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__A1_net_0
Aliasing \SEL_QUAD:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \SEL_QUAD:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \SEL_QUAD:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \SEL_QUAD:Cnt16:CounterUDB:underflow\ to \SEL_QUAD:Cnt16:CounterUDB:status_1\
Aliasing \SEL_QUAD:Cnt16:CounterUDB:tc_i\ to \SEL_QUAD:Cnt16:CounterUDB:reload_tc\
Aliasing \SEL_QUAD:bQuadDec:status_4\ to zero
Aliasing \SEL_QUAD:bQuadDec:status_5\ to zero
Aliasing \SEL_QUAD:bQuadDec:status_6\ to zero
Aliasing \SEL_QUAD:Net_1229\ to tmpOE__A1_net_0
Aliasing tmpOE__A3_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__A4_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__MR_EN_net_0 to tmpOE__A1_net_0
Aliasing \SER_QUAD:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \SER_QUAD:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \SER_QUAD:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \SER_QUAD:Cnt16:CounterUDB:underflow\ to \SER_QUAD:Cnt16:CounterUDB:status_1\
Aliasing \SER_QUAD:Cnt16:CounterUDB:tc_i\ to \SER_QUAD:Cnt16:CounterUDB:reload_tc\
Aliasing \SER_QUAD:bQuadDec:status_4\ to zero
Aliasing \SER_QUAD:bQuadDec:status_5\ to zero
Aliasing \SER_QUAD:bQuadDec:status_6\ to zero
Aliasing \SER_QUAD:Net_1229\ to tmpOE__A1_net_0
Aliasing tmpOE__SE_R_B_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__SE_R_A_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__LED1_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__S0_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__COLOUT_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__S1_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__A1_net_0
Aliasing \COL_COUNTER:Net_89\ to tmpOE__A1_net_0
Aliasing \COL_COUNTER:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \COL_COUNTER:CounterUDB:ctrl_capmode_0\ to tmpOE__A1_net_0
Aliasing Net_331 to zero
Aliasing \COL_COUNTER:CounterUDB:tc_i\ to \COL_COUNTER:CounterUDB:reload_tc\
Aliasing \USTimer_1:TimerUDB:ctrl_cmode_1\ to tmpOE__A1_net_0
Aliasing \USTimer_1:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \USTimer_1:TimerUDB:trigger_enable\ to tmpOE__A1_net_0
Aliasing \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__A1_net_0
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN8_0 to MODIN6_0
Aliasing \USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A1_net_0
Aliasing \USTimer_1:TimerUDB:status_6\ to zero
Aliasing \USTimer_1:TimerUDB:status_5\ to zero
Aliasing \USTimer_1:TimerUDB:status_4\ to zero
Aliasing \USTimer_1:TimerUDB:status_0\ to \USTimer_1:TimerUDB:tc_i\
Aliasing tmpOE__TRIG_R_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__ECHO_R_net_0 to tmpOE__A1_net_0
Aliasing \USTimer_2:TimerUDB:ctrl_cmode_1\ to tmpOE__A1_net_0
Aliasing \USTimer_2:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \USTimer_2:TimerUDB:trigger_enable\ to tmpOE__A1_net_0
Aliasing \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__A1_net_0
Aliasing \USTimer_2:TimerUDB:sIntCapCount:MODIN11_1\ to \USTimer_2:TimerUDB:sIntCapCount:MODIN9_1\
Aliasing \USTimer_2:TimerUDB:sIntCapCount:MODIN11_0\ to \USTimer_2:TimerUDB:sIntCapCount:MODIN9_0\
Aliasing \USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A1_net_0
Aliasing \USTimer_2:TimerUDB:status_6\ to zero
Aliasing \USTimer_2:TimerUDB:status_5\ to zero
Aliasing \USTimer_2:TimerUDB:status_4\ to zero
Aliasing \USTimer_2:TimerUDB:status_0\ to \USTimer_2:TimerUDB:tc_i\
Aliasing tmpOE__TRIG_L_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__ECHO_L_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__LEDR_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__LEDG_net_0 to tmpOE__A1_net_0
Aliasing tmpOE__LEDB_net_0 to tmpOE__A1_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__A1_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__A1_net_0
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \SEL_QUAD:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \SEL_QUAD:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \SEL_QUAD:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \SER_QUAD:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \SER_QUAD:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \SER_QUAD:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \COL_COUNTER:CounterUDB:cmp_out_reg_i\\D\ to \COL_COUNTER:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__A2_net_0[9] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__ML_EN_net_0[15] = tmpOE__A1_net_0[1]
Removing Rhs of wire Net_21[16] = \PWM_1:PWMUDB:pwm1_i_reg\[141]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[35] = \PWM_1:PWMUDB:control_7\[27]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[45] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[46] = \PWM_1:PWMUDB:control_7\[27]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[50] = tmpOE__A1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[52] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[53] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[54] = \PWM_1:PWMUDB:runmode_enable\[51]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[58] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[59] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[60] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[61] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[64] = tmpOE__A1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[68] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[308]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[70] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[309]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[71] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[72] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[73] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[74] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[77] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[78] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[79] = \PWM_1:PWMUDB:final_kill_reg\[94]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[80] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[81] = \PWM_1:PWMUDB:fifo_full\[101]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[83] = \PWM_1:PWMUDB:cmp2_status_reg\[93]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[84] = \PWM_1:PWMUDB:cmp1_status_reg\[92]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[95] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[96] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[97] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[98] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[99] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[100] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[102] = \PWM_1:PWMUDB:tc_i\[56]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[103] = \PWM_1:PWMUDB:runmode_enable\[51]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[104] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[137] = \PWM_1:PWMUDB:cmp1_less\[108]
Removing Lhs of wire \PWM_1:PWMUDB:compare2\[138] = \PWM_1:PWMUDB:cmp2_less\[111]
Removing Rhs of wire Net_22[148] = \PWM_1:PWMUDB:pwm2_i_reg\[143]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[149] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[190] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[191] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[192] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[193] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[194] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[195] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[196] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[197] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[198] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[199] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[200] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[201] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[202] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[203] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[204] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[205] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[206] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[207] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[208] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[209] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[210] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[211] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[212] = \PWM_1:PWMUDB:MODIN1_1\[213]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[213] = \PWM_1:PWMUDB:dith_count_1\[67]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[214] = \PWM_1:PWMUDB:MODIN1_0\[215]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[215] = \PWM_1:PWMUDB:dith_count_0\[69]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[347] = tmpOE__A1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[348] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__SE_L_B_net_0[357] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__SE_L_A_net_0[363] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[370] = \UART_1:Net_9\[369]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[374] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[375] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[376] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[377] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[378] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[379] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[380] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[381] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[393] = \UART_1:BUART:tx_bitclk_dp\[429]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[439] = \UART_1:BUART:tx_counter_dp\[430]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[440] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[441] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[442] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[444] = \UART_1:BUART:tx_fifo_empty\[407]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[446] = \UART_1:BUART:tx_fifo_notfull\[406]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[506] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[514] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[525]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[516] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[526]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[517] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[542]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[518] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[556]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[519] = \UART_1:BUART:sRX:s23Poll:MODIN2_1\[520]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[520] = \UART_1:BUART:pollcount_1\[512]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[521] = \UART_1:BUART:sRX:s23Poll:MODIN2_0\[522]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[522] = \UART_1:BUART:pollcount_0\[515]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[528] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[529] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[530] = \UART_1:BUART:pollcount_1\[512]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[531] = \UART_1:BUART:pollcount_1\[512]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[532] = \UART_1:BUART:pollcount_0\[515]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[533] = \UART_1:BUART:pollcount_0\[515]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[534] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[535] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[536] = \UART_1:BUART:pollcount_1\[512]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[537] = \UART_1:BUART:pollcount_0\[515]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[538] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[539] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[544] = \UART_1:BUART:pollcount_1\[512]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[545] = \UART_1:BUART:pollcount_1\[512]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[546] = \UART_1:BUART:pollcount_0\[515]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[547] = \UART_1:BUART:pollcount_0\[515]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[548] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[549] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[550] = \UART_1:BUART:pollcount_1\[512]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[551] = \UART_1:BUART:pollcount_0\[515]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[552] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[553] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[560] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[561] = \UART_1:BUART:rx_parity_error_status\[562]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[563] = \UART_1:BUART:rx_stop_bit_error\[564]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[574] = \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\[623]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[578] = \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\[645]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\[579] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\[580] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\[581] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\[582] = \UART_1:BUART:sRX:MODIN5_6\[583]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_6\[583] = \UART_1:BUART:rx_count_6\[501]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\[584] = \UART_1:BUART:sRX:MODIN5_5\[585]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_5\[585] = \UART_1:BUART:rx_count_5\[502]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\[586] = \UART_1:BUART:sRX:MODIN5_4\[587]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_4\[587] = \UART_1:BUART:rx_count_4\[503]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\[588] = \UART_1:BUART:sRX:MODIN5_3\[589]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_3\[589] = \UART_1:BUART:rx_count_3\[504]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\[590] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\[591] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\[592] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\[593] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\[594] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\[595] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\[596] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\[597] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\[598] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\[599] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\[600] = \UART_1:BUART:rx_count_6\[501]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\[601] = \UART_1:BUART:rx_count_5\[502]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\[602] = \UART_1:BUART:rx_count_4\[503]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\[603] = \UART_1:BUART:rx_count_3\[504]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\[604] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\[605] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\[606] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\[607] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\[608] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\[609] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\[610] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\[625] = \UART_1:BUART:rx_postpoll\[460]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\[626] = \UART_1:BUART:rx_parity_bit\[577]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\[627] = \UART_1:BUART:rx_postpoll\[460]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\[628] = \UART_1:BUART:rx_parity_bit\[577]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[629] = \UART_1:BUART:rx_postpoll\[460]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[630] = \UART_1:BUART:rx_parity_bit\[577]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[632] = tmpOE__A1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[633] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[631]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[634] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[631]
Removing Lhs of wire tmpOE__Tx_1_net_0[656] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[662] = tmpOE__A1_net_0[1]
Removing Rhs of wire \SEL_QUAD:Net_1275\[668] = \SEL_QUAD:Cnt16:Net_49\[669]
Removing Rhs of wire \SEL_QUAD:Net_1275\[668] = \SEL_QUAD:Cnt16:CounterUDB:tc_reg_i\[726]
Removing Lhs of wire \SEL_QUAD:Cnt16:Net_89\[671] = \SEL_QUAD:Net_1251\[672]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:ctrl_capmode_1\[682] = zero[2]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:ctrl_capmode_0\[683] = zero[2]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:ctrl_enable\[695] = \SEL_QUAD:Cnt16:CounterUDB:control_7\[687]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:capt_rising\[697] = zero[2]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:capt_falling\[698] = \SEL_QUAD:Cnt16:CounterUDB:prevCapture\[696]
Removing Rhs of wire \SEL_QUAD:Net_1260\[702] = \SEL_QUAD:bQuadDec:state_2\[838]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:final_enable\[704] = \SEL_QUAD:Cnt16:CounterUDB:control_7\[687]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:counter_enable\[705] = \SEL_QUAD:Cnt16:CounterUDB:control_7\[687]
Removing Rhs of wire \SEL_QUAD:Cnt16:CounterUDB:status_0\[706] = \SEL_QUAD:Cnt16:CounterUDB:cmp_out_status\[707]
Removing Rhs of wire \SEL_QUAD:Cnt16:CounterUDB:status_1\[708] = \SEL_QUAD:Cnt16:CounterUDB:per_zero\[709]
Removing Rhs of wire \SEL_QUAD:Cnt16:CounterUDB:status_2\[710] = \SEL_QUAD:Cnt16:CounterUDB:overflow_status\[711]
Removing Rhs of wire \SEL_QUAD:Cnt16:CounterUDB:status_3\[712] = \SEL_QUAD:Cnt16:CounterUDB:underflow_status\[713]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:status_4\[714] = \SEL_QUAD:Cnt16:CounterUDB:hwCapture\[700]
Removing Rhs of wire \SEL_QUAD:Cnt16:CounterUDB:status_5\[715] = \SEL_QUAD:Cnt16:CounterUDB:fifo_full\[716]
Removing Rhs of wire \SEL_QUAD:Cnt16:CounterUDB:status_6\[717] = \SEL_QUAD:Cnt16:CounterUDB:fifo_nempty\[718]
Removing Rhs of wire \SEL_QUAD:Cnt16:CounterUDB:overflow\[720] = \SEL_QUAD:Cnt16:CounterUDB:per_FF\[721]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:underflow\[722] = \SEL_QUAD:Cnt16:CounterUDB:status_1\[708]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:tc_i\[725] = \SEL_QUAD:Cnt16:CounterUDB:reload_tc\[703]
Removing Rhs of wire \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\[727] = \SEL_QUAD:Cnt16:CounterUDB:cmp_equal\[728]
Removing Rhs of wire \SEL_QUAD:Net_1264\[731] = \SEL_QUAD:Cnt16:CounterUDB:cmp_out_reg_i\[730]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:dp_dir\[735] = \SEL_QUAD:Net_1251\[672]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:cs_addr_2\[736] = \SEL_QUAD:Net_1251\[672]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:cs_addr_1\[737] = \SEL_QUAD:Cnt16:CounterUDB:count_enable\[734]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:cs_addr_0\[738] = \SEL_QUAD:Cnt16:CounterUDB:reload\[701]
Removing Lhs of wire \SEL_QUAD:Net_1290\[815] = \SEL_QUAD:Net_1275\[668]
Removing Lhs of wire \SEL_QUAD:bQuadDec:index_filt\[836] = \SEL_QUAD:Net_1232\[837]
Removing Lhs of wire \SEL_QUAD:Net_1232\[837] = tmpOE__A1_net_0[1]
Removing Rhs of wire \SEL_QUAD:bQuadDec:error\[839] = \SEL_QUAD:bQuadDec:state_3\[840]
Removing Lhs of wire \SEL_QUAD:bQuadDec:status_0\[843] = \SEL_QUAD:Net_530\[844]
Removing Lhs of wire \SEL_QUAD:bQuadDec:status_1\[845] = \SEL_QUAD:Net_611\[846]
Removing Lhs of wire \SEL_QUAD:bQuadDec:status_2\[847] = \SEL_QUAD:Net_1260\[702]
Removing Lhs of wire \SEL_QUAD:bQuadDec:status_3\[848] = \SEL_QUAD:bQuadDec:error\[839]
Removing Lhs of wire \SEL_QUAD:bQuadDec:status_4\[849] = zero[2]
Removing Lhs of wire \SEL_QUAD:bQuadDec:status_5\[850] = zero[2]
Removing Lhs of wire \SEL_QUAD:bQuadDec:status_6\[851] = zero[2]
Removing Lhs of wire \SEL_QUAD:Net_1229\[856] = tmpOE__A1_net_0[1]
Removing Lhs of wire \SEL_QUAD:Net_1272\[857] = \SEL_QUAD:Net_1264\[731]
Removing Lhs of wire tmpOE__A3_net_0[862] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__A4_net_0[868] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__MR_EN_net_0[874] = tmpOE__A1_net_0[1]
Removing Rhs of wire \SER_QUAD:Net_1275\[881] = \SER_QUAD:Cnt16:Net_49\[882]
Removing Rhs of wire \SER_QUAD:Net_1275\[881] = \SER_QUAD:Cnt16:CounterUDB:tc_reg_i\[939]
Removing Lhs of wire \SER_QUAD:Cnt16:Net_89\[884] = \SER_QUAD:Net_1251\[885]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:ctrl_capmode_1\[895] = zero[2]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:ctrl_capmode_0\[896] = zero[2]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:ctrl_enable\[908] = \SER_QUAD:Cnt16:CounterUDB:control_7\[900]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:capt_rising\[910] = zero[2]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:capt_falling\[911] = \SER_QUAD:Cnt16:CounterUDB:prevCapture\[909]
Removing Rhs of wire \SER_QUAD:Net_1260\[915] = \SER_QUAD:bQuadDec:state_2\[1053]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:final_enable\[917] = \SER_QUAD:Cnt16:CounterUDB:control_7\[900]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:counter_enable\[918] = \SER_QUAD:Cnt16:CounterUDB:control_7\[900]
Removing Rhs of wire \SER_QUAD:Cnt16:CounterUDB:status_0\[919] = \SER_QUAD:Cnt16:CounterUDB:cmp_out_status\[920]
Removing Rhs of wire \SER_QUAD:Cnt16:CounterUDB:status_1\[921] = \SER_QUAD:Cnt16:CounterUDB:per_zero\[922]
Removing Rhs of wire \SER_QUAD:Cnt16:CounterUDB:status_2\[923] = \SER_QUAD:Cnt16:CounterUDB:overflow_status\[924]
Removing Rhs of wire \SER_QUAD:Cnt16:CounterUDB:status_3\[925] = \SER_QUAD:Cnt16:CounterUDB:underflow_status\[926]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:status_4\[927] = \SER_QUAD:Cnt16:CounterUDB:hwCapture\[913]
Removing Rhs of wire \SER_QUAD:Cnt16:CounterUDB:status_5\[928] = \SER_QUAD:Cnt16:CounterUDB:fifo_full\[929]
Removing Rhs of wire \SER_QUAD:Cnt16:CounterUDB:status_6\[930] = \SER_QUAD:Cnt16:CounterUDB:fifo_nempty\[931]
Removing Rhs of wire \SER_QUAD:Cnt16:CounterUDB:overflow\[933] = \SER_QUAD:Cnt16:CounterUDB:per_FF\[934]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:underflow\[935] = \SER_QUAD:Cnt16:CounterUDB:status_1\[921]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:tc_i\[938] = \SER_QUAD:Cnt16:CounterUDB:reload_tc\[916]
Removing Rhs of wire \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\[940] = \SER_QUAD:Cnt16:CounterUDB:cmp_equal\[941]
Removing Rhs of wire \SER_QUAD:Net_1264\[944] = \SER_QUAD:Cnt16:CounterUDB:cmp_out_reg_i\[943]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:dp_dir\[948] = \SER_QUAD:Net_1251\[885]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:cs_addr_2\[949] = \SER_QUAD:Net_1251\[885]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:cs_addr_1\[950] = \SER_QUAD:Cnt16:CounterUDB:count_enable\[947]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:cs_addr_0\[951] = \SER_QUAD:Cnt16:CounterUDB:reload\[914]
Removing Lhs of wire \SER_QUAD:Net_1290\[1028] = \SER_QUAD:Net_1275\[881]
Removing Lhs of wire \SER_QUAD:bQuadDec:index_filt\[1051] = \SER_QUAD:Net_1232\[1052]
Removing Lhs of wire \SER_QUAD:Net_1232\[1052] = tmpOE__A1_net_0[1]
Removing Rhs of wire \SER_QUAD:bQuadDec:error\[1054] = \SER_QUAD:bQuadDec:state_3\[1055]
Removing Lhs of wire \SER_QUAD:bQuadDec:status_0\[1058] = \SER_QUAD:Net_530\[1059]
Removing Lhs of wire \SER_QUAD:bQuadDec:status_1\[1060] = \SER_QUAD:Net_611\[1061]
Removing Lhs of wire \SER_QUAD:bQuadDec:status_2\[1062] = \SER_QUAD:Net_1260\[915]
Removing Lhs of wire \SER_QUAD:bQuadDec:status_3\[1063] = \SER_QUAD:bQuadDec:error\[1054]
Removing Lhs of wire \SER_QUAD:bQuadDec:status_4\[1064] = zero[2]
Removing Lhs of wire \SER_QUAD:bQuadDec:status_5\[1065] = zero[2]
Removing Lhs of wire \SER_QUAD:bQuadDec:status_6\[1066] = zero[2]
Removing Lhs of wire \SER_QUAD:Net_1229\[1071] = tmpOE__A1_net_0[1]
Removing Lhs of wire \SER_QUAD:Net_1272\[1072] = \SER_QUAD:Net_1264\[944]
Removing Lhs of wire tmpOE__SE_R_B_net_0[1076] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__SE_R_A_net_0[1081] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__LED1_net_0[1087] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__S0_net_0[1093] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__COLOUT_net_0[1099] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__S1_net_0[1105] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[1111] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__S3_net_0[1117] = tmpOE__A1_net_0[1]
Removing Rhs of wire Net_497[1126] = \COL_COUNTER:Net_43\[1127]
Removing Rhs of wire Net_119[1128] = \COL_COUNTER:Net_49\[1129]
Removing Rhs of wire Net_119[1128] = \COL_COUNTER:CounterUDB:tc_reg_i\[1186]
Removing Lhs of wire \COL_COUNTER:Net_89\[1131] = tmpOE__A1_net_0[1]
Removing Lhs of wire \COL_COUNTER:CounterUDB:ctrl_capmode_1\[1141] = zero[2]
Removing Lhs of wire \COL_COUNTER:CounterUDB:ctrl_capmode_0\[1142] = tmpOE__A1_net_0[1]
Removing Lhs of wire \COL_COUNTER:CounterUDB:ctrl_enable\[1154] = \COL_COUNTER:CounterUDB:control_7\[1146]
Removing Lhs of wire Net_331[1161] = zero[2]
Removing Lhs of wire \COL_COUNTER:CounterUDB:final_enable\[1163] = \COL_COUNTER:CounterUDB:control_7\[1146]
Removing Lhs of wire \COL_COUNTER:CounterUDB:counter_enable\[1164] = \COL_COUNTER:CounterUDB:control_7\[1146]
Removing Rhs of wire \COL_COUNTER:CounterUDB:status_0\[1165] = \COL_COUNTER:CounterUDB:cmp_out_status\[1166]
Removing Rhs of wire \COL_COUNTER:CounterUDB:status_1\[1167] = \COL_COUNTER:CounterUDB:per_zero\[1168]
Removing Rhs of wire \COL_COUNTER:CounterUDB:status_2\[1169] = \COL_COUNTER:CounterUDB:overflow_status\[1170]
Removing Rhs of wire \COL_COUNTER:CounterUDB:status_3\[1171] = \COL_COUNTER:CounterUDB:underflow_status\[1172]
Removing Lhs of wire \COL_COUNTER:CounterUDB:status_4\[1173] = \COL_COUNTER:CounterUDB:hwCapture\[1159]
Removing Rhs of wire \COL_COUNTER:CounterUDB:status_5\[1174] = \COL_COUNTER:CounterUDB:fifo_full\[1175]
Removing Rhs of wire \COL_COUNTER:CounterUDB:status_6\[1176] = \COL_COUNTER:CounterUDB:fifo_nempty\[1177]
Removing Lhs of wire \COL_COUNTER:CounterUDB:dp_dir\[1180] = tmpOE__A1_net_0[1]
Removing Lhs of wire \COL_COUNTER:CounterUDB:tc_i\[1185] = \COL_COUNTER:CounterUDB:reload_tc\[1162]
Removing Rhs of wire \COL_COUNTER:CounterUDB:cmp_out_i\[1187] = \COL_COUNTER:CounterUDB:cmp_less\[1188]
Removing Lhs of wire \COL_COUNTER:CounterUDB:cs_addr_2\[1194] = tmpOE__A1_net_0[1]
Removing Lhs of wire \COL_COUNTER:CounterUDB:cs_addr_1\[1195] = \COL_COUNTER:CounterUDB:count_enable\[1193]
Removing Lhs of wire \COL_COUNTER:CounterUDB:cs_addr_0\[1196] = \COL_COUNTER:CounterUDB:reload\[1160]
Removing Rhs of wire Net_11[1275] = \USTimer_1:Net_55\[1276]
Removing Lhs of wire \USTimer_1:TimerUDB:ctrl_enable\[1293] = \USTimer_1:TimerUDB:control_7\[1285]
Removing Lhs of wire \USTimer_1:TimerUDB:ctrl_cmode_1\[1295] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_1:TimerUDB:ctrl_cmode_0\[1296] = zero[2]
Removing Lhs of wire \USTimer_1:TimerUDB:ctrl_ic_1\[1299] = \USTimer_1:TimerUDB:control_1\[1291]
Removing Lhs of wire \USTimer_1:TimerUDB:ctrl_ic_0\[1300] = \USTimer_1:TimerUDB:control_0\[1292]
Removing Rhs of wire \USTimer_1:TimerUDB:timer_enable\[1305] = \USTimer_1:TimerUDB:runmode_enable\[1379]
Removing Rhs of wire \USTimer_1:TimerUDB:run_mode\[1306] = \USTimer_1:TimerUDB:hwEnable_reg\[1307]
Removing Lhs of wire \USTimer_1:TimerUDB:trigger_enable\[1309] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_1:TimerUDB:tc_i\[1311] = \USTimer_1:TimerUDB:status_tc\[1308]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[1318] = \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[1357]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[1319] = \USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[1374]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[1321] = \USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[1375]
Removing Lhs of wire \USTimer_1:TimerUDB:capt_fifo_load_int\[1323] = \USTimer_1:TimerUDB:capt_int_temp\[1322]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[1324] = MODIN6_1[1325]
Removing Rhs of wire MODIN6_1[1325] = \USTimer_1:TimerUDB:int_capt_count_1\[1316]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[1326] = MODIN6_0[1327]
Removing Rhs of wire MODIN6_0[1327] = \USTimer_1:TimerUDB:int_capt_count_0\[1320]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[1328] = MODIN7_1[1329]
Removing Rhs of wire MODIN7_1[1329] = \USTimer_1:TimerUDB:control_1\[1291]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[1330] = MODIN7_0[1331]
Removing Rhs of wire MODIN7_0[1331] = \USTimer_1:TimerUDB:control_0\[1292]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[1332] = MODIN6_1[1325]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[1333] = MODIN6_0[1327]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[1334] = MODIN7_1[1329]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[1335] = MODIN7_0[1331]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[1336] = MODIN6_1[1325]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[1337] = MODIN6_0[1327]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[1338] = MODIN7_1[1329]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[1339] = MODIN7_0[1331]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[1342] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[1343] = \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1341]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[1345] = \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[1344]
Removing Rhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[1357] = \USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[1346]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[1368] = MODIN6_1[1325]
Removing Lhs of wire MODIN8_1[1369] = MODIN6_1[1325]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[1370] = MODIN6_0[1327]
Removing Lhs of wire MODIN8_0[1371] = MODIN6_0[1327]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1377] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1378] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_1:TimerUDB:status_6\[1382] = zero[2]
Removing Lhs of wire \USTimer_1:TimerUDB:status_5\[1383] = zero[2]
Removing Lhs of wire \USTimer_1:TimerUDB:status_4\[1384] = zero[2]
Removing Lhs of wire \USTimer_1:TimerUDB:status_0\[1385] = \USTimer_1:TimerUDB:status_tc\[1308]
Removing Lhs of wire \USTimer_1:TimerUDB:status_1\[1386] = \USTimer_1:TimerUDB:capt_int_temp\[1322]
Removing Rhs of wire \USTimer_1:TimerUDB:status_2\[1387] = \USTimer_1:TimerUDB:fifo_full\[1388]
Removing Rhs of wire \USTimer_1:TimerUDB:status_3\[1389] = \USTimer_1:TimerUDB:fifo_nempty\[1390]
Removing Lhs of wire \USTimer_1:TimerUDB:cs_addr_2\[1392] = Net_12[1317]
Removing Lhs of wire \USTimer_1:TimerUDB:cs_addr_1\[1393] = \USTimer_1:TimerUDB:trig_reg\[1381]
Removing Lhs of wire \USTimer_1:TimerUDB:cs_addr_0\[1394] = \USTimer_1:TimerUDB:per_zero\[1310]
Removing Lhs of wire tmpOE__TRIG_R_net_0[1479] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__ECHO_R_net_0[1484] = tmpOE__A1_net_0[1]
Removing Rhs of wire Net_488[1490] = \USTimer_2:Net_55\[1491]
Removing Lhs of wire \USTimer_2:TimerUDB:ctrl_enable\[1508] = \USTimer_2:TimerUDB:control_7\[1500]
Removing Lhs of wire \USTimer_2:TimerUDB:ctrl_cmode_1\[1510] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_2:TimerUDB:ctrl_cmode_0\[1511] = zero[2]
Removing Lhs of wire \USTimer_2:TimerUDB:ctrl_ic_1\[1514] = \USTimer_2:TimerUDB:control_1\[1506]
Removing Lhs of wire \USTimer_2:TimerUDB:ctrl_ic_0\[1515] = \USTimer_2:TimerUDB:control_0\[1507]
Removing Rhs of wire \USTimer_2:TimerUDB:timer_enable\[1520] = \USTimer_2:TimerUDB:runmode_enable\[1594]
Removing Rhs of wire \USTimer_2:TimerUDB:run_mode\[1521] = \USTimer_2:TimerUDB:hwEnable_reg\[1522]
Removing Lhs of wire \USTimer_2:TimerUDB:trigger_enable\[1524] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_2:TimerUDB:tc_i\[1526] = \USTimer_2:TimerUDB:status_tc\[1523]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_9\[1533] = \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\[1572]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_10_1\[1534] = \USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_1\[1589]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_10_0\[1536] = \USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_0\[1590]
Removing Lhs of wire \USTimer_2:TimerUDB:capt_fifo_load_int\[1538] = \USTimer_2:TimerUDB:capt_int_temp\[1537]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_1\[1539] = \USTimer_2:TimerUDB:sIntCapCount:MODIN9_1\[1540]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODIN9_1\[1540] = \USTimer_2:TimerUDB:int_capt_count_1\[1531]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_0\[1541] = \USTimer_2:TimerUDB:sIntCapCount:MODIN9_0\[1542]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODIN9_0\[1542] = \USTimer_2:TimerUDB:int_capt_count_0\[1535]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_1\[1543] = \USTimer_2:TimerUDB:sIntCapCount:MODIN10_1\[1544]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODIN10_1\[1544] = \USTimer_2:TimerUDB:control_1\[1506]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_0\[1545] = \USTimer_2:TimerUDB:sIntCapCount:MODIN10_0\[1546]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODIN10_0\[1546] = \USTimer_2:TimerUDB:control_0\[1507]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_1\[1547] = \USTimer_2:TimerUDB:int_capt_count_1\[1531]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_0\[1548] = \USTimer_2:TimerUDB:int_capt_count_0\[1535]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_1\[1549] = \USTimer_2:TimerUDB:control_1\[1506]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_0\[1550] = \USTimer_2:TimerUDB:control_0\[1507]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_1\[1551] = \USTimer_2:TimerUDB:int_capt_count_1\[1531]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_0\[1552] = \USTimer_2:TimerUDB:int_capt_count_0\[1535]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_1\[1553] = \USTimer_2:TimerUDB:control_1\[1506]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_0\[1554] = \USTimer_2:TimerUDB:control_0\[1507]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_0\[1557] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_0\[1558] = \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1556]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eqi_0\[1560] = \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\[1559]
Removing Rhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\[1572] = \USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_1\[1561]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_1\[1583] = \USTimer_2:TimerUDB:int_capt_count_1\[1531]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODIN11_1\[1584] = \USTimer_2:TimerUDB:int_capt_count_1\[1531]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_0\[1585] = \USTimer_2:TimerUDB:int_capt_count_0\[1535]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODIN11_0\[1586] = \USTimer_2:TimerUDB:int_capt_count_0\[1535]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1592] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1593] = tmpOE__A1_net_0[1]
Removing Lhs of wire \USTimer_2:TimerUDB:status_6\[1597] = zero[2]
Removing Lhs of wire \USTimer_2:TimerUDB:status_5\[1598] = zero[2]
Removing Lhs of wire \USTimer_2:TimerUDB:status_4\[1599] = zero[2]
Removing Lhs of wire \USTimer_2:TimerUDB:status_0\[1600] = \USTimer_2:TimerUDB:status_tc\[1523]
Removing Lhs of wire \USTimer_2:TimerUDB:status_1\[1601] = \USTimer_2:TimerUDB:capt_int_temp\[1537]
Removing Rhs of wire \USTimer_2:TimerUDB:status_2\[1602] = \USTimer_2:TimerUDB:fifo_full\[1603]
Removing Rhs of wire \USTimer_2:TimerUDB:status_3\[1604] = \USTimer_2:TimerUDB:fifo_nempty\[1605]
Removing Lhs of wire \USTimer_2:TimerUDB:cs_addr_2\[1607] = Net_487[1532]
Removing Lhs of wire \USTimer_2:TimerUDB:cs_addr_1\[1608] = \USTimer_2:TimerUDB:trig_reg\[1596]
Removing Lhs of wire \USTimer_2:TimerUDB:cs_addr_0\[1609] = \USTimer_2:TimerUDB:per_zero\[1525]
Removing Lhs of wire tmpOE__TRIG_L_net_0[1694] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__ECHO_L_net_0[1699] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[1705] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__LEDR_net_0[1711] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__LEDG_net_0[1717] = tmpOE__A1_net_0[1]
Removing Lhs of wire tmpOE__LEDB_net_0[1723] = tmpOE__A1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1728] = tmpOE__A1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1729] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1730] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1733] = tmpOE__A1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1736] = \PWM_1:PWMUDB:cmp1\[87]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare2\\D\[1737] = \PWM_1:PWMUDB:cmp2\[90]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1738] = \PWM_1:PWMUDB:cmp1_status\[88]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1739] = \PWM_1:PWMUDB:cmp2_status\[91]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1741] = \PWM_1:PWMUDB:pwm_i\[140]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1742] = \PWM_1:PWMUDB:pwm1_i\[142]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1743] = \PWM_1:PWMUDB:pwm2_i\[144]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[1744] = \PWM_1:PWMUDB:status_2\[82]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1745] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1760] = \UART_1:BUART:rx_bitclk_pre\[495]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1769] = \UART_1:BUART:rx_parity_error_pre\[572]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1770] = zero[2]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:prevCapture\\D\[1775] = zero[2]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:overflow_reg_i\\D\[1776] = \SEL_QUAD:Cnt16:CounterUDB:overflow\[720]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:underflow_reg_i\\D\[1777] = \SEL_QUAD:Cnt16:CounterUDB:status_1\[708]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:tc_reg_i\\D\[1778] = \SEL_QUAD:Cnt16:CounterUDB:reload_tc\[703]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:prevCompare\\D\[1779] = \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\[727]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1780] = \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\[727]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:count_stored_i\\D\[1781] = \SEL_QUAD:Net_1203\[733]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:prevCapture\\D\[1790] = zero[2]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:overflow_reg_i\\D\[1791] = \SER_QUAD:Cnt16:CounterUDB:overflow\[933]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:underflow_reg_i\\D\[1792] = \SER_QUAD:Cnt16:CounterUDB:status_1\[921]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:tc_reg_i\\D\[1793] = \SER_QUAD:Cnt16:CounterUDB:reload_tc\[916]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:prevCompare\\D\[1794] = \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\[940]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1795] = \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\[940]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:count_stored_i\\D\[1796] = \SER_QUAD:Net_1203\[946]
Removing Lhs of wire \COL_COUNTER:CounterUDB:prevCapture\\D\[1804] = Net_57[1100]
Removing Lhs of wire \COL_COUNTER:CounterUDB:overflow_reg_i\\D\[1805] = \COL_COUNTER:CounterUDB:overflow\[1179]
Removing Lhs of wire \COL_COUNTER:CounterUDB:underflow_reg_i\\D\[1806] = \COL_COUNTER:CounterUDB:underflow\[1182]
Removing Lhs of wire \COL_COUNTER:CounterUDB:tc_reg_i\\D\[1807] = \COL_COUNTER:CounterUDB:reload_tc\[1162]
Removing Lhs of wire \COL_COUNTER:CounterUDB:prevCompare\\D\[1808] = \COL_COUNTER:CounterUDB:cmp_out_i\[1187]
Removing Lhs of wire \COL_COUNTER:CounterUDB:cmp_out_reg_i\\D\[1809] = \COL_COUNTER:CounterUDB:cmp_out_i\[1187]
Removing Lhs of wire \COL_COUNTER:CounterUDB:count_stored_i\\D\[1810] = Net_98[1123]
Removing Lhs of wire \USTimer_1:TimerUDB:capture_last\\D\[1811] = Net_13[1302]
Removing Lhs of wire \USTimer_1:TimerUDB:hwEnable_reg\\D\[1812] = \USTimer_1:TimerUDB:hwEnable\[1313]
Removing Lhs of wire \USTimer_1:TimerUDB:tc_reg_i\\D\[1813] = \USTimer_1:TimerUDB:status_tc\[1308]
Removing Lhs of wire \USTimer_1:TimerUDB:capture_out_reg_i\\D\[1814] = \USTimer_1:TimerUDB:capt_fifo_load\[1304]
Removing Lhs of wire \USTimer_2:TimerUDB:capture_last\\D\[1820] = Net_489[1517]
Removing Lhs of wire \USTimer_2:TimerUDB:hwEnable_reg\\D\[1821] = \USTimer_2:TimerUDB:hwEnable\[1528]
Removing Lhs of wire \USTimer_2:TimerUDB:tc_reg_i\\D\[1822] = \USTimer_2:TimerUDB:status_tc\[1523]
Removing Lhs of wire \USTimer_2:TimerUDB:capture_out_reg_i\\D\[1823] = \USTimer_2:TimerUDB:capt_fifo_load\[1519]

------------------------------------------------------
Aliased 0 equations, 434 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__A1_net_0' (cost = 0):
tmpOE__A1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_1:PWMUDB:cmp2\ <= (\PWM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SEL_QUAD:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\SEL_QUAD:Cnt16:CounterUDB:capt_either_edge\ <= (\SEL_QUAD:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\SEL_QUAD:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\SEL_QUAD:Cnt16:CounterUDB:reload_tc\ <= (\SEL_QUAD:Cnt16:CounterUDB:status_1\
	OR \SEL_QUAD:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\SEL_QUAD:bQuadDec:A_j\' (cost = 1):
\SEL_QUAD:bQuadDec:A_j\ <= ((\SEL_QUAD:bQuadDec:quad_A_delayed_0\ and \SEL_QUAD:bQuadDec:quad_A_delayed_1\ and \SEL_QUAD:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\SEL_QUAD:bQuadDec:A_k\' (cost = 3):
\SEL_QUAD:bQuadDec:A_k\ <= ((not \SEL_QUAD:bQuadDec:quad_A_delayed_0\ and not \SEL_QUAD:bQuadDec:quad_A_delayed_1\ and not \SEL_QUAD:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\SEL_QUAD:bQuadDec:B_j\' (cost = 1):
\SEL_QUAD:bQuadDec:B_j\ <= ((\SEL_QUAD:bQuadDec:quad_B_delayed_0\ and \SEL_QUAD:bQuadDec:quad_B_delayed_1\ and \SEL_QUAD:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\SEL_QUAD:bQuadDec:B_k\' (cost = 3):
\SEL_QUAD:bQuadDec:B_k\ <= ((not \SEL_QUAD:bQuadDec:quad_B_delayed_0\ and not \SEL_QUAD:bQuadDec:quad_B_delayed_1\ and not \SEL_QUAD:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\SEL_QUAD:Net_1151\' (cost = 0):
\SEL_QUAD:Net_1151\ <= (not \SEL_QUAD:Net_1251\);

Note:  Expanding virtual equation for '\SEL_QUAD:Net_1287\' (cost = 0):
\SEL_QUAD:Net_1287\ <= (not \SEL_QUAD:Net_1264\);

Note:  Expanding virtual equation for '\SER_QUAD:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\SER_QUAD:Cnt16:CounterUDB:capt_either_edge\ <= (\SER_QUAD:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\SER_QUAD:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\SER_QUAD:Cnt16:CounterUDB:reload_tc\ <= (\SER_QUAD:Cnt16:CounterUDB:status_1\
	OR \SER_QUAD:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\SER_QUAD:bQuadDec:A_j\' (cost = 1):
\SER_QUAD:bQuadDec:A_j\ <= ((\SER_QUAD:bQuadDec:quad_A_delayed_0\ and \SER_QUAD:bQuadDec:quad_A_delayed_1\ and \SER_QUAD:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\SER_QUAD:bQuadDec:A_k\' (cost = 3):
\SER_QUAD:bQuadDec:A_k\ <= ((not \SER_QUAD:bQuadDec:quad_A_delayed_0\ and not \SER_QUAD:bQuadDec:quad_A_delayed_1\ and not \SER_QUAD:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\SER_QUAD:bQuadDec:B_j\' (cost = 1):
\SER_QUAD:bQuadDec:B_j\ <= ((\SER_QUAD:bQuadDec:quad_B_delayed_0\ and \SER_QUAD:bQuadDec:quad_B_delayed_1\ and \SER_QUAD:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\SER_QUAD:bQuadDec:B_k\' (cost = 3):
\SER_QUAD:bQuadDec:B_k\ <= ((not \SER_QUAD:bQuadDec:quad_B_delayed_0\ and not \SER_QUAD:bQuadDec:quad_B_delayed_1\ and not \SER_QUAD:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\SER_QUAD:Net_1151\' (cost = 0):
\SER_QUAD:Net_1151\ <= (not \SER_QUAD:Net_1251\);

Note:  Expanding virtual equation for '\SER_QUAD:Net_1287\' (cost = 0):
\SER_QUAD:Net_1287\ <= (not \SER_QUAD:Net_1264\);

Note:  Expanding virtual equation for '\COL_COUNTER:CounterUDB:capt_rising\' (cost = 2):
\COL_COUNTER:CounterUDB:capt_rising\ <= ((not \COL_COUNTER:CounterUDB:prevCapture\ and Net_57));

Note:  Expanding virtual equation for '\COL_COUNTER:CounterUDB:capt_falling\' (cost = 1):
\COL_COUNTER:CounterUDB:capt_falling\ <= ((not Net_57 and \COL_COUNTER:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\COL_COUNTER:CounterUDB:capt_either_edge\' (cost = 0):
\COL_COUNTER:CounterUDB:capt_either_edge\ <= ((not Net_57 and \COL_COUNTER:CounterUDB:prevCapture\)
	OR (not \COL_COUNTER:CounterUDB:prevCapture\ and Net_57));

Note:  Expanding virtual equation for '\COL_COUNTER:CounterUDB:hwCapture\' (cost = 1):
\COL_COUNTER:CounterUDB:hwCapture\ <= ((not \COL_COUNTER:CounterUDB:prevCapture\ and Net_57));

Note:  Expanding virtual equation for '\COL_COUNTER:CounterUDB:overflow\' (cost = 0):
\COL_COUNTER:CounterUDB:overflow\ <= (\COL_COUNTER:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\COL_COUNTER:CounterUDB:underflow\' (cost = 0):
\COL_COUNTER:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:fifo_load_polarized\' (cost = 1):
\USTimer_1:TimerUDB:fifo_load_polarized\ <= ((not Net_13 and \USTimer_1:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:capt_fifo_load\' (cost = 9):
\USTimer_1:TimerUDB:capt_fifo_load\ <= ((not Net_13 and \USTimer_1:TimerUDB:capture_last\ and \USTimer_1:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:hwEnable\' (cost = 2):
\USTimer_1:TimerUDB:hwEnable\ <= ((\USTimer_1:TimerUDB:control_7\ and Net_13));

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:status_tc\' (cost = 3):
\USTimer_1:TimerUDB:status_tc\ <= ((\USTimer_1:TimerUDB:run_mode\ and \USTimer_1:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\USTimer_1:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN6_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN6_0);

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN6_1 and not MODIN7_1)
	OR (MODIN6_1 and MODIN7_1));

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN6_0 and not MODIN7_0)
	OR (MODIN6_0 and MODIN7_0));

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\USTimer_1:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:fifo_load_polarized\' (cost = 1):
\USTimer_2:TimerUDB:fifo_load_polarized\ <= ((not Net_489 and \USTimer_2:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:capt_fifo_load\' (cost = 9):
\USTimer_2:TimerUDB:capt_fifo_load\ <= ((not Net_489 and \USTimer_2:TimerUDB:capture_last\ and \USTimer_2:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:hwEnable\' (cost = 2):
\USTimer_2:TimerUDB:hwEnable\ <= ((\USTimer_2:TimerUDB:control_7\ and Net_489));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:status_tc\' (cost = 3):
\USTimer_2:TimerUDB:status_tc\ <= ((\USTimer_2:TimerUDB:run_mode\ and \USTimer_2:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not \USTimer_2:TimerUDB:control_1\ and not \USTimer_2:TimerUDB:int_capt_count_1\)
	OR (\USTimer_2:TimerUDB:control_1\ and \USTimer_2:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not \USTimer_2:TimerUDB:control_0\ and not \USTimer_2:TimerUDB:int_capt_count_0\)
	OR (\USTimer_2:TimerUDB:control_0\ and \USTimer_2:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 4):
\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not \USTimer_2:TimerUDB:control_1\ and not \USTimer_2:TimerUDB:control_0\ and not \USTimer_2:TimerUDB:int_capt_count_1\ and not \USTimer_2:TimerUDB:int_capt_count_0\)
	OR (not \USTimer_2:TimerUDB:control_1\ and not \USTimer_2:TimerUDB:int_capt_count_1\ and \USTimer_2:TimerUDB:control_0\ and \USTimer_2:TimerUDB:int_capt_count_0\)
	OR (not \USTimer_2:TimerUDB:control_0\ and not \USTimer_2:TimerUDB:int_capt_count_0\ and \USTimer_2:TimerUDB:control_1\ and \USTimer_2:TimerUDB:int_capt_count_1\)
	OR (\USTimer_2:TimerUDB:control_1\ and \USTimer_2:TimerUDB:control_0\ and \USTimer_2:TimerUDB:int_capt_count_1\ and \USTimer_2:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\' (cost = 60):
\USTimer_2:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\ <= ((not \USTimer_2:TimerUDB:control_1\ and not \USTimer_2:TimerUDB:control_0\ and not \USTimer_2:TimerUDB:int_capt_count_1\ and not \USTimer_2:TimerUDB:int_capt_count_0\)
	OR (not \USTimer_2:TimerUDB:control_1\ and not \USTimer_2:TimerUDB:int_capt_count_1\ and \USTimer_2:TimerUDB:control_0\ and \USTimer_2:TimerUDB:int_capt_count_0\)
	OR (not \USTimer_2:TimerUDB:control_0\ and not \USTimer_2:TimerUDB:int_capt_count_0\ and \USTimer_2:TimerUDB:control_1\ and \USTimer_2:TimerUDB:int_capt_count_1\)
	OR (\USTimer_2:TimerUDB:control_1\ and \USTimer_2:TimerUDB:control_0\ and \USTimer_2:TimerUDB:int_capt_count_1\ and \USTimer_2:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\USTimer_2:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_0\' (cost = 0):
\USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_0\ <= (not \USTimer_2:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\SEL_QUAD:Net_1248\' (cost = 2):
\SEL_QUAD:Net_1248\ <= ((not \SEL_QUAD:Net_1264\ and \SEL_QUAD:Net_1275\));

Note:  Expanding virtual equation for '\SER_QUAD:Net_1248\' (cost = 2):
\SER_QUAD:Net_1248\ <= ((not \SER_QUAD:Net_1264\ and \SER_QUAD:Net_1275\));

Note:  Expanding virtual equation for '\COL_COUNTER:CounterUDB:reload_tc\' (cost = 0):
\COL_COUNTER:CounterUDB:reload_tc\ <= (\COL_COUNTER:CounterUDB:per_equal\);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 8):
add_vv_vv_MODGEN_8_1 <= ((not MODIN6_0 and MODIN6_1)
	OR (not MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_1\' (cost = 8):
\USTimer_2:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_1\ <= ((not \USTimer_2:TimerUDB:int_capt_count_0\ and \USTimer_2:TimerUDB:int_capt_count_1\)
	OR (not \USTimer_2:TimerUDB:int_capt_count_1\ and \USTimer_2:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_169 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_169 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_169 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_169 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_169 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 105 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \SEL_QUAD:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \SER_QUAD:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \COL_COUNTER:CounterUDB:status_3\ to zero
Aliasing \COL_COUNTER:CounterUDB:underflow\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[106] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[140] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[318] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[328] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[338] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[459] = \UART_1:BUART:rx_bitclk\[507]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[558] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[567] = zero[2]
Removing Lhs of wire \SEL_QUAD:Cnt16:CounterUDB:hwCapture\[700] = zero[2]
Removing Lhs of wire \SER_QUAD:Cnt16:CounterUDB:hwCapture\[913] = zero[2]
Removing Lhs of wire \COL_COUNTER:CounterUDB:status_3\[1171] = zero[2]
Removing Lhs of wire \COL_COUNTER:CounterUDB:underflow\[1182] = zero[2]
Removing Lhs of wire \USTimer_1:TimerUDB:trig_reg\[1381] = \USTimer_1:TimerUDB:timer_enable\[1305]
Removing Lhs of wire \USTimer_2:TimerUDB:trig_reg\[1596] = \USTimer_2:TimerUDB:timer_enable\[1520]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1731] = \PWM_1:PWMUDB:control_7\[27]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1740] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1752] = \UART_1:BUART:tx_ctrl_mark_last\[450]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1764] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1765] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1767] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1768] = \UART_1:BUART:rx_markspace_pre\[571]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1773] = \UART_1:BUART:rx_parity_bit\[577]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_169 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_169 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\psoc-test\motor_test.cydsn\motor_test.cyprj -dcpsoc3 motor_test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.244ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Wednesday, 06 September 2017 13:31:55
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\psoc-test\motor_test.cydsn\motor_test.cyprj -d CY8C5888LTI-LP097 motor_test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \SEL_QUAD:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SER_QUAD:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \COL_COUNTER:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock_1'. Fanout=2, Signal=Net_91
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_98
    Digital Clock 2: Automatic-assigning  clock 'CLK_CNT_1'. Fanout=3, Signal=Net_235
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_493
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_10
    Digital Clock 5: Automatic-assigning  clock 'CLK_CNT_2'. Fanout=3, Signal=Net_229
    Digital Clock 6: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_19
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SEL_QUAD:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_CNT_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT_1, EnableOut: Constant 1
    UDB Clk/Enable \SEL_QUAD:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLK_CNT_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT_1, EnableOut: Constant 1
    UDB Clk/Enable \SEL_QUAD:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: CLK_CNT_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT_1, EnableOut: Constant 1
    UDB Clk/Enable \SER_QUAD:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_CNT_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT_2, EnableOut: Constant 1
    UDB Clk/Enable \SER_QUAD:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLK_CNT_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT_2, EnableOut: Constant 1
    UDB Clk/Enable \SER_QUAD:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: CLK_CNT_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_CNT_2, EnableOut: Constant 1
    UDB Clk/Enable \COL_COUNTER:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \COL_COUNTER:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \USTimer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \USTimer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \USTimer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \USTimer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: SW1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_119, Duplicate of \COL_COUNTER:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_119, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:per_equal\
        );
        Output = Net_119 (fanout=1)

    Removing \SER_QUAD:Net_1264\, Duplicate of \SER_QUAD:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\SER_QUAD:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \SER_QUAD:Net_1264\ (fanout=2)

    Removing \SEL_QUAD:Net_1264\, Duplicate of \SEL_QUAD:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\SEL_QUAD:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \SEL_QUAD:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A1(0)__PA ,
            pad => A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A2(0)__PA ,
            pad => A2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ML_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ML_EN(0)__PA ,
            pin_input => Net_21 ,
            pad => ML_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SE_L_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SE_L_B(0)__PA ,
            fb => Net_234 ,
            pad => SE_L_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SE_L_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SE_L_A(0)__PA ,
            fb => Net_233 ,
            pad => SE_L_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_164 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_169 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A3(0)__PA ,
            pad => A3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A4(0)__PA ,
            pad => A4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MR_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MR_EN(0)__PA ,
            pin_input => Net_22 ,
            pad => MR_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SE_R_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SE_R_B(0)__PA ,
            fb => Net_228 ,
            pad => SE_R_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SE_R_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SE_R_A(0)__PA ,
            fb => Net_227 ,
            pad => SE_R_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            pad => S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COLOUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COLOUT(0)__PA ,
            fb => Net_57 ,
            pad => COLOUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRIG_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIG_R(0)__PA ,
            fb => Net_12 ,
            pad => TRIG_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECHO_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ECHO_R(0)__PA ,
            fb => Net_13 ,
            pad => ECHO_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRIG_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIG_L(0)__PA ,
            fb => Net_487 ,
            pad => TRIG_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECHO_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ECHO_L(0)__PA ,
            fb => Net_489 ,
            pad => ECHO_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );

    Pin : Name = LEDR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDR(0)__PA ,
            pad => LEDR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDG(0)__PA ,
            pad => LEDG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDB(0)__PA ,
            pad => LEDB(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_164, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_164 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_169 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:overflow\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:control_7\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:count_stored_i\ * 
              \SEL_QUAD:Net_1203\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\SEL_QUAD:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Net_1275\ * \SEL_QUAD:Net_1251\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SEL_QUAD:Net_530\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Net_1275\ * !\SEL_QUAD:Net_1251\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SEL_QUAD:Net_611\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SER_QUAD:Net_1260\ * !\SER_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SER_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\ * 
              !\SER_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:overflow\ * 
              !\SER_QUAD:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SER_QUAD:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:control_7\ * 
              !\SER_QUAD:Cnt16:CounterUDB:count_stored_i\ * 
              \SER_QUAD:Net_1203\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\SER_QUAD:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Net_1275\ * \SER_QUAD:Net_1251\ * 
              !\SER_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SER_QUAD:Net_530\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Net_1275\ * !\SER_QUAD:Net_1251\ * 
              !\SER_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SER_QUAD:Net_611\ (fanout=1)

    MacroCell: Name=\COL_COUNTER:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_57 * !\COL_COUNTER:CounterUDB:prevCapture\
        );
        Output = \COL_COUNTER:CounterUDB:hwCapture\ (fanout=3)

    MacroCell: Name=\COL_COUNTER:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_57 * !\COL_COUNTER:CounterUDB:prevCapture\
            + \COL_COUNTER:CounterUDB:per_equal\
        );
        Output = \COL_COUNTER:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\COL_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:cmp_out_i\ * 
              !\COL_COUNTER:CounterUDB:prevCompare\
        );
        Output = \COL_COUNTER:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\COL_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:per_equal\ * 
              !\COL_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \COL_COUNTER:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\COL_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:control_7\ * 
              !\COL_COUNTER:CounterUDB:count_stored_i\ * Net_98_local
        );
        Output = \COL_COUNTER:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\USTimer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\
        );
        Output = \USTimer_1:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\USTimer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USTimer_1:TimerUDB:run_mode\ * \USTimer_1:TimerUDB:per_zero\
        );
        Output = \USTimer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\USTimer_2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_489 * \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\
        );
        Output = \USTimer_2:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\USTimer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USTimer_2:TimerUDB:run_mode\ * \USTimer_2:TimerUDB:per_zero\
        );
        Output = \USTimer_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_498, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_497 * !\COL_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = Net_498 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\SEL_QUAD:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_233
        );
        Output = \SEL_QUAD:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\SEL_QUAD:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:bQuadDec:quad_A_delayed_0\
        );
        Output = \SEL_QUAD:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\SEL_QUAD:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:bQuadDec:quad_A_delayed_1\
        );
        Output = \SEL_QUAD:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_234
        );
        Output = \SEL_QUAD:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\SEL_QUAD:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:bQuadDec:quad_B_delayed_0\
        );
        Output = \SEL_QUAD:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\SEL_QUAD:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:bQuadDec:quad_B_delayed_1\
        );
        Output = \SEL_QUAD:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\SER_QUAD:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_227
        );
        Output = \SER_QUAD:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\SER_QUAD:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:bQuadDec:quad_A_delayed_0\
        );
        Output = \SER_QUAD:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\SER_QUAD:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:bQuadDec:quad_A_delayed_1\
        );
        Output = \SER_QUAD:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\SER_QUAD:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_228
        );
        Output = \SER_QUAD:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\SER_QUAD:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:bQuadDec:quad_B_delayed_0\
        );
        Output = \SER_QUAD:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\SER_QUAD:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:bQuadDec:quad_B_delayed_1\
        );
        Output = \SER_QUAD:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_21, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_21 (fanout=1)

    MacroCell: Name=Net_22, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_22 (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_169
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_169 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_169 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_169
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_169 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_169 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_169
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_169
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              !\SEL_QUAD:bQuadDec:quad_A_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              \SEL_QUAD:bQuadDec:quad_A_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\
            + \SEL_QUAD:Net_1251_split\
        );
        Output = \SEL_QUAD:Net_1251\ (fanout=6)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:status_1\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SEL_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SEL_QUAD:Net_1275\ (fanout=2)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\SEL_QUAD:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\
            + \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              \SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:Net_1251\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:Net_1251\ * \SEL_QUAD:bQuadDec:quad_B_filt\ * 
              !\SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:Net_1251_split\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Net_1203\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\SEL_QUAD:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SEL_QUAD:Net_1260\ * \SEL_QUAD:Net_1203\ * 
              \SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:Net_1203\ (fanout=3)

    MacroCell: Name=\SEL_QUAD:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SEL_QUAD:bQuadDec:quad_A_delayed_0\ * 
              !\SEL_QUAD:bQuadDec:quad_A_delayed_1\ * 
              !\SEL_QUAD:bQuadDec:quad_A_delayed_2\ * 
              \SEL_QUAD:bQuadDec:quad_A_filt\
            + \SEL_QUAD:bQuadDec:quad_A_delayed_0\ * 
              \SEL_QUAD:bQuadDec:quad_A_delayed_1\ * 
              \SEL_QUAD:bQuadDec:quad_A_delayed_2\ * 
              !\SEL_QUAD:bQuadDec:quad_A_filt\
        );
        Output = \SEL_QUAD:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\SEL_QUAD:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SEL_QUAD:bQuadDec:quad_B_delayed_0\ * 
              !\SEL_QUAD:bQuadDec:quad_B_delayed_1\ * 
              !\SEL_QUAD:bQuadDec:quad_B_delayed_2\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\
            + \SEL_QUAD:bQuadDec:quad_B_delayed_0\ * 
              \SEL_QUAD:bQuadDec:quad_B_delayed_1\ * 
              \SEL_QUAD:bQuadDec:quad_B_delayed_2\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\
        );
        Output = \SEL_QUAD:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\SEL_QUAD:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:error\
            + !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:Net_1260\ (fanout=10)

    MacroCell: Name=\SEL_QUAD:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\SEL_QUAD:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:error\ * \SEL_QUAD:bQuadDec:state_1\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\SEL_QUAD:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_B_filt\ * 
              !\SEL_QUAD:bQuadDec:error\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_B_filt\ * 
              \SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\SER_QUAD:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              !\SER_QUAD:bQuadDec:quad_A_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              \SER_QUAD:bQuadDec:quad_A_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\
            + \SER_QUAD:Net_1251_split\
        );
        Output = \SER_QUAD:Net_1251\ (fanout=6)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:status_1\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SER_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SER_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SER_QUAD:Net_1275\ (fanout=2)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\SER_QUAD:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\
            + \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              \SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:Net_1251\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:Net_1251\ * \SER_QUAD:bQuadDec:quad_B_filt\ * 
              !\SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:Net_1251_split\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Net_1203\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\SER_QUAD:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SER_QUAD:Net_1260\ * \SER_QUAD:Net_1203\ * 
              \SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:Net_1203\ (fanout=3)

    MacroCell: Name=\SER_QUAD:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SER_QUAD:bQuadDec:quad_A_delayed_0\ * 
              !\SER_QUAD:bQuadDec:quad_A_delayed_1\ * 
              !\SER_QUAD:bQuadDec:quad_A_delayed_2\ * 
              \SER_QUAD:bQuadDec:quad_A_filt\
            + \SER_QUAD:bQuadDec:quad_A_delayed_0\ * 
              \SER_QUAD:bQuadDec:quad_A_delayed_1\ * 
              \SER_QUAD:bQuadDec:quad_A_delayed_2\ * 
              !\SER_QUAD:bQuadDec:quad_A_filt\
        );
        Output = \SER_QUAD:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\SER_QUAD:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SER_QUAD:bQuadDec:quad_B_delayed_0\ * 
              !\SER_QUAD:bQuadDec:quad_B_delayed_1\ * 
              !\SER_QUAD:bQuadDec:quad_B_delayed_2\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\
            + \SER_QUAD:bQuadDec:quad_B_delayed_0\ * 
              \SER_QUAD:bQuadDec:quad_B_delayed_1\ * 
              \SER_QUAD:bQuadDec:quad_B_delayed_2\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\
        );
        Output = \SER_QUAD:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\SER_QUAD:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:error\
            + !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:Net_1260\ (fanout=10)

    MacroCell: Name=\SER_QUAD:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\SER_QUAD:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:error\ * \SER_QUAD:bQuadDec:state_1\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\SER_QUAD:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_B_filt\ * 
              !\SER_QUAD:bQuadDec:error\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_B_filt\ * 
              \SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\COL_COUNTER:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_57
        );
        Output = \COL_COUNTER:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\COL_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:per_equal\
        );
        Output = \COL_COUNTER:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\COL_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \COL_COUNTER:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\COL_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_98_local
        );
        Output = \COL_COUNTER:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\USTimer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \USTimer_1:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\USTimer_1:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USTimer_1:TimerUDB:control_7\ * Net_13
        );
        Output = \USTimer_1:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN6_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_0 * 
              MODIN7_1
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_0 * 
              !MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * MODIN6_1 * MODIN6_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + Net_12 * MODIN6_1
        );
        Output = MODIN6_1 (fanout=3)

    MacroCell: Name=MODIN6_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * !MODIN6_1 * 
              MODIN7_1
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_1 * 
              !MODIN7_1
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * MODIN6_0
            + Net_12 * MODIN6_0
        );
        Output = MODIN6_0 (fanout=3)

    MacroCell: Name=\USTimer_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * !MODIN6_1 * 
              !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * !MODIN6_1 * 
              MODIN6_0 * !MODIN7_1 * MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_1 * 
              !MODIN6_0 * MODIN7_1 * !MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_1 * 
              MODIN6_0 * MODIN7_1 * MODIN7_0
        );
        Output = \USTimer_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\USTimer_1:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \USTimer_1:TimerUDB:control_7\ * Net_13 * 
              !\USTimer_1:TimerUDB:timer_enable\ * !Net_12 * 
              !\USTimer_1:TimerUDB:trig_disable\
            + \USTimer_1:TimerUDB:control_7\ * Net_13 * 
              !\USTimer_1:TimerUDB:run_mode\ * !Net_12 * 
              !\USTimer_1:TimerUDB:trig_disable\
            + \USTimer_1:TimerUDB:control_7\ * Net_13 * 
              !\USTimer_1:TimerUDB:per_zero\ * !Net_12 * 
              !\USTimer_1:TimerUDB:trig_disable\
        );
        Output = \USTimer_1:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\USTimer_1:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \USTimer_1:TimerUDB:timer_enable\ * 
              \USTimer_1:TimerUDB:run_mode\ * \USTimer_1:TimerUDB:per_zero\ * 
              !Net_12
            + !Net_12 * \USTimer_1:TimerUDB:trig_disable\
        );
        Output = \USTimer_1:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\USTimer_2:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_489
        );
        Output = \USTimer_2:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\USTimer_2:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USTimer_2:TimerUDB:control_7\ * Net_489
        );
        Output = \USTimer_2:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\USTimer_2:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \USTimer_2:TimerUDB:control_1\ * 
              !\USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\
            + \USTimer_2:TimerUDB:control_1\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * !Net_487 * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + !\USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * !Net_487 * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + !Net_489 * \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\ * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + \USTimer_2:TimerUDB:int_capt_count_1\ * Net_487
        );
        Output = \USTimer_2:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\USTimer_2:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\USTimer_2:TimerUDB:control_1\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487
            + \USTimer_2:TimerUDB:control_1\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              !\USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487
            + \USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * !Net_487
            + !Net_489 * \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + Net_487 * \USTimer_2:TimerUDB:int_capt_count_0\
        );
        Output = \USTimer_2:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\USTimer_2:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\USTimer_2:TimerUDB:control_1\ * 
              !\USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              !\USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487 * 
              !\USTimer_2:TimerUDB:int_capt_count_0\
            + !\USTimer_2:TimerUDB:control_1\ * 
              \USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              !\USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487 * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + \USTimer_2:TimerUDB:control_1\ * 
              !\USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487 * 
              !\USTimer_2:TimerUDB:int_capt_count_0\
            + \USTimer_2:TimerUDB:control_1\ * \USTimer_2:TimerUDB:control_0\ * 
              !Net_489 * \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487 * 
              \USTimer_2:TimerUDB:int_capt_count_0\
        );
        Output = \USTimer_2:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\USTimer_2:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \USTimer_2:TimerUDB:control_7\ * Net_489 * 
              !\USTimer_2:TimerUDB:timer_enable\ * !Net_487 * 
              !\USTimer_2:TimerUDB:trig_disable\
            + \USTimer_2:TimerUDB:control_7\ * Net_489 * 
              !\USTimer_2:TimerUDB:run_mode\ * !Net_487 * 
              !\USTimer_2:TimerUDB:trig_disable\
            + \USTimer_2:TimerUDB:control_7\ * Net_489 * 
              !\USTimer_2:TimerUDB:per_zero\ * !Net_487 * 
              !\USTimer_2:TimerUDB:trig_disable\
        );
        Output = \USTimer_2:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\USTimer_2:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:run_mode\ * \USTimer_2:TimerUDB:per_zero\ * 
              !Net_487
            + !Net_487 * \USTimer_2:TimerUDB:trig_disable\
        );
        Output = \USTimer_2:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_19 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_235 ,
            cs_addr_2 => \SEL_QUAD:Net_1251\ ,
            cs_addr_1 => \SEL_QUAD:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \SEL_QUAD:Cnt16:CounterUDB:reload\ ,
            chain_out => \SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_235 ,
            cs_addr_2 => \SEL_QUAD:Net_1251\ ,
            cs_addr_1 => \SEL_QUAD:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \SEL_QUAD:Cnt16:CounterUDB:reload\ ,
            z0_comb => \SEL_QUAD:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \SEL_QUAD:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \SEL_QUAD:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \SEL_QUAD:Cnt16:CounterUDB:status_5\ ,
            chain_in => \SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_229 ,
            cs_addr_2 => \SER_QUAD:Net_1251\ ,
            cs_addr_1 => \SER_QUAD:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \SER_QUAD:Cnt16:CounterUDB:reload\ ,
            chain_out => \SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_229 ,
            cs_addr_2 => \SER_QUAD:Net_1251\ ,
            cs_addr_1 => \SER_QUAD:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \SER_QUAD:Cnt16:CounterUDB:reload\ ,
            z0_comb => \SER_QUAD:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \SER_QUAD:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \SER_QUAD:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \SER_QUAD:Cnt16:CounterUDB:status_5\ ,
            chain_in => \SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\COL_COUNTER:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_91 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COL_COUNTER:CounterUDB:count_enable\ ,
            cs_addr_0 => \COL_COUNTER:CounterUDB:reload\ ,
            f0_load => \COL_COUNTER:CounterUDB:hwCapture\ ,
            chain_out => \COL_COUNTER:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \COL_COUNTER:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\COL_COUNTER:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_91 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COL_COUNTER:CounterUDB:count_enable\ ,
            cs_addr_0 => \COL_COUNTER:CounterUDB:reload\ ,
            f0_load => \COL_COUNTER:CounterUDB:hwCapture\ ,
            ce0_comb => \COL_COUNTER:CounterUDB:per_equal\ ,
            z0_comb => \COL_COUNTER:CounterUDB:status_1\ ,
            cl1_comb => \COL_COUNTER:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \COL_COUNTER:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \COL_COUNTER:CounterUDB:status_5\ ,
            chain_in => \COL_COUNTER:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \COL_COUNTER:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\USTimer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_12 ,
            cs_addr_1 => \USTimer_1:TimerUDB:timer_enable\ ,
            cs_addr_0 => \USTimer_1:TimerUDB:per_zero\ ,
            f0_load => \USTimer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \USTimer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \USTimer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\USTimer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_12 ,
            cs_addr_1 => \USTimer_1:TimerUDB:timer_enable\ ,
            cs_addr_0 => \USTimer_1:TimerUDB:per_zero\ ,
            f0_load => \USTimer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \USTimer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \USTimer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \USTimer_1:TimerUDB:status_2\ ,
            chain_in => \USTimer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \USTimer_1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\USTimer_2:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_493 ,
            cs_addr_2 => Net_487 ,
            cs_addr_1 => \USTimer_2:TimerUDB:timer_enable\ ,
            cs_addr_0 => \USTimer_2:TimerUDB:per_zero\ ,
            f0_load => \USTimer_2:TimerUDB:capt_fifo_load\ ,
            chain_out => \USTimer_2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \USTimer_2:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\USTimer_2:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_493 ,
            cs_addr_2 => Net_487 ,
            cs_addr_1 => \USTimer_2:TimerUDB:timer_enable\ ,
            cs_addr_0 => \USTimer_2:TimerUDB:per_zero\ ,
            f0_load => \USTimer_2:TimerUDB:capt_fifo_load\ ,
            z0_comb => \USTimer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \USTimer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \USTimer_2:TimerUDB:status_2\ ,
            chain_in => \USTimer_2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \USTimer_2:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_19 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SEL_QUAD:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \SEL_QUAD:Net_1260\ ,
            clock => Net_235 ,
            status_6 => \SEL_QUAD:Cnt16:CounterUDB:status_6\ ,
            status_5 => \SEL_QUAD:Cnt16:CounterUDB:status_5\ ,
            status_3 => \SEL_QUAD:Cnt16:CounterUDB:status_3\ ,
            status_2 => \SEL_QUAD:Cnt16:CounterUDB:status_2\ ,
            status_1 => \SEL_QUAD:Cnt16:CounterUDB:status_1\ ,
            status_0 => \SEL_QUAD:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SEL_QUAD:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_235 ,
            status_3 => \SEL_QUAD:bQuadDec:error\ ,
            status_2 => \SEL_QUAD:Net_1260\ ,
            status_1 => \SEL_QUAD:Net_611\ ,
            status_0 => \SEL_QUAD:Net_530\ ,
            interrupt => Net_232 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SER_QUAD:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \SER_QUAD:Net_1260\ ,
            clock => Net_229 ,
            status_6 => \SER_QUAD:Cnt16:CounterUDB:status_6\ ,
            status_5 => \SER_QUAD:Cnt16:CounterUDB:status_5\ ,
            status_3 => \SER_QUAD:Cnt16:CounterUDB:status_3\ ,
            status_2 => \SER_QUAD:Cnt16:CounterUDB:status_2\ ,
            status_1 => \SER_QUAD:Cnt16:CounterUDB:status_1\ ,
            status_0 => \SER_QUAD:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SER_QUAD:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_229 ,
            status_3 => \SER_QUAD:bQuadDec:error\ ,
            status_2 => \SER_QUAD:Net_1260\ ,
            status_1 => \SER_QUAD:Net_611\ ,
            status_0 => \SER_QUAD:Net_530\ ,
            interrupt => Net_226 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\COL_COUNTER:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_91 ,
            status_6 => \COL_COUNTER:CounterUDB:status_6\ ,
            status_5 => \COL_COUNTER:CounterUDB:status_5\ ,
            status_4 => \COL_COUNTER:CounterUDB:hwCapture\ ,
            status_2 => \COL_COUNTER:CounterUDB:status_2\ ,
            status_1 => \COL_COUNTER:CounterUDB:status_1\ ,
            status_0 => \COL_COUNTER:CounterUDB:status_0\ ,
            interrupt => Net_497 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\USTimer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_12 ,
            clock => Net_10 ,
            status_3 => \USTimer_1:TimerUDB:status_3\ ,
            status_2 => \USTimer_1:TimerUDB:status_2\ ,
            status_1 => \USTimer_1:TimerUDB:capt_int_temp\ ,
            status_0 => \USTimer_1:TimerUDB:status_tc\ ,
            interrupt => Net_11 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\USTimer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_487 ,
            clock => Net_493 ,
            status_3 => \USTimer_2:TimerUDB:status_3\ ,
            status_2 => \USTimer_2:TimerUDB:status_2\ ,
            status_1 => \USTimer_2:TimerUDB:capt_int_temp\ ,
            status_0 => \USTimer_2:TimerUDB:status_tc\ ,
            interrupt => Net_488 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_19 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SEL_QUAD:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_235 ,
            control_7 => \SEL_QUAD:Cnt16:CounterUDB:control_7\ ,
            control_6 => \SEL_QUAD:Cnt16:CounterUDB:control_6\ ,
            control_5 => \SEL_QUAD:Cnt16:CounterUDB:control_5\ ,
            control_4 => \SEL_QUAD:Cnt16:CounterUDB:control_4\ ,
            control_3 => \SEL_QUAD:Cnt16:CounterUDB:control_3\ ,
            control_2 => \SEL_QUAD:Cnt16:CounterUDB:control_2\ ,
            control_1 => \SEL_QUAD:Cnt16:CounterUDB:control_1\ ,
            control_0 => \SEL_QUAD:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SER_QUAD:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_229 ,
            control_7 => \SER_QUAD:Cnt16:CounterUDB:control_7\ ,
            control_6 => \SER_QUAD:Cnt16:CounterUDB:control_6\ ,
            control_5 => \SER_QUAD:Cnt16:CounterUDB:control_5\ ,
            control_4 => \SER_QUAD:Cnt16:CounterUDB:control_4\ ,
            control_3 => \SER_QUAD:Cnt16:CounterUDB:control_3\ ,
            control_2 => \SER_QUAD:Cnt16:CounterUDB:control_2\ ,
            control_1 => \SER_QUAD:Cnt16:CounterUDB:control_1\ ,
            control_0 => \SER_QUAD:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\COL_COUNTER:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_91 ,
            control_7 => \COL_COUNTER:CounterUDB:control_7\ ,
            control_6 => \COL_COUNTER:CounterUDB:control_6\ ,
            control_5 => \COL_COUNTER:CounterUDB:control_5\ ,
            control_4 => \COL_COUNTER:CounterUDB:control_4\ ,
            control_3 => \COL_COUNTER:CounterUDB:control_3\ ,
            control_2 => \COL_COUNTER:CounterUDB:control_2\ ,
            control_1 => \COL_COUNTER:CounterUDB:control_1\ ,
            control_0 => \COL_COUNTER:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\USTimer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \USTimer_1:TimerUDB:control_7\ ,
            control_6 => \USTimer_1:TimerUDB:control_6\ ,
            control_5 => \USTimer_1:TimerUDB:control_5\ ,
            control_4 => \USTimer_1:TimerUDB:control_4\ ,
            control_3 => \USTimer_1:TimerUDB:control_3\ ,
            control_2 => \USTimer_1:TimerUDB:control_2\ ,
            control_1 => MODIN7_1 ,
            control_0 => MODIN7_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\USTimer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_493 ,
            control_7 => \USTimer_2:TimerUDB:control_7\ ,
            control_6 => \USTimer_2:TimerUDB:control_6\ ,
            control_5 => \USTimer_2:TimerUDB:control_5\ ,
            control_4 => \USTimer_2:TimerUDB:control_4\ ,
            control_3 => \USTimer_2:TimerUDB:control_3\ ,
            control_2 => \USTimer_2:TimerUDB:control_2\ ,
            control_1 => \USTimer_2:TimerUDB:control_1\ ,
            control_0 => \USTimer_2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_QUAD1
        PORT MAP (
            interrupt => Net_232 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_QUAD2
        PORT MAP (
            interrupt => Net_226 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_COL
        PORT MAP (
            interrupt => Net_498 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_488 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  115 :   77 :  192 : 59.90 %
  Unique P-terms              :  207 :  177 :  384 : 53.91 %
  Total P-terms               :  222 :      :      :        
  Datapath Cells              :   14 :   10 :   24 : 58.33 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :   10 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.321ms
Tech Mapping phase: Elapsed time ==> 0s.409ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : A1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : A2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : A3(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : A4(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : COLOUT(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : ECHO_L(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ECHO_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : LEDB(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LEDG(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : LEDR(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : ML_EN(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : MR_EN(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : S0(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : S1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : S2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : S3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SE_L_A(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SE_L_B(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SE_R_A(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SE_R_B(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TRIG_L(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TRIG_R(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   43 :    5 :   48 :  89.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.49
                   Pterms :            5.00
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.196ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      10.05 :       5.23
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_169
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_169
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_169 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_169 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_169
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_169 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_169
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_169 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_169 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SER_QUAD:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SER_QUAD:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_228
        );
        Output = \SER_QUAD:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_164, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_164 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SER_QUAD:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:bQuadDec:quad_B_delayed_0\
        );
        Output = \SER_QUAD:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SER_QUAD:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:bQuadDec:quad_A_delayed_1\
        );
        Output = \SER_QUAD:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SER_QUAD:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SER_QUAD:bQuadDec:quad_B_delayed_0\ * 
              !\SER_QUAD:bQuadDec:quad_B_delayed_1\ * 
              !\SER_QUAD:bQuadDec:quad_B_delayed_2\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\
            + \SER_QUAD:bQuadDec:quad_B_delayed_0\ * 
              \SER_QUAD:bQuadDec:quad_B_delayed_1\ * 
              \SER_QUAD:bQuadDec:quad_B_delayed_2\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\
        );
        Output = \SER_QUAD:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SER_QUAD:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:bQuadDec:quad_B_delayed_1\
        );
        Output = \SER_QUAD:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SER_QUAD:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SER_QUAD:bQuadDec:quad_A_delayed_0\ * 
              !\SER_QUAD:bQuadDec:quad_A_delayed_1\ * 
              !\SER_QUAD:bQuadDec:quad_A_delayed_2\ * 
              \SER_QUAD:bQuadDec:quad_A_filt\
            + \SER_QUAD:bQuadDec:quad_A_delayed_0\ * 
              \SER_QUAD:bQuadDec:quad_A_delayed_1\ * 
              \SER_QUAD:bQuadDec:quad_A_delayed_2\ * 
              !\SER_QUAD:bQuadDec:quad_A_filt\
        );
        Output = \SER_QUAD:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SER_QUAD:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\
            + \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              \SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:Net_1251\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:Net_1251\ * \SER_QUAD:bQuadDec:quad_B_filt\ * 
              !\SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_229 ,
        cs_addr_2 => \SER_QUAD:Net_1251\ ,
        cs_addr_1 => \SER_QUAD:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \SER_QUAD:Cnt16:CounterUDB:reload\ ,
        chain_out => \SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:control_7\ * 
              !\SER_QUAD:Cnt16:CounterUDB:count_stored_i\ * 
              \SER_QUAD:Net_1203\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Net_1203\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SER_QUAD:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:bQuadDec:quad_A_delayed_0\
        );
        Output = \SER_QUAD:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SER_QUAD:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              !\SER_QUAD:bQuadDec:quad_A_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              \SER_QUAD:bQuadDec:quad_A_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:Net_1251\ * !\SER_QUAD:Net_1260\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\
            + \SER_QUAD:Net_1251_split\
        );
        Output = \SER_QUAD:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SER_QUAD:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_227
        );
        Output = \SER_QUAD:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_229 ,
        cs_addr_2 => \SER_QUAD:Net_1251\ ,
        cs_addr_1 => \SER_QUAD:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \SER_QUAD:Cnt16:CounterUDB:reload\ ,
        z0_comb => \SER_QUAD:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \SER_QUAD:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \SER_QUAD:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \SER_QUAD:Cnt16:CounterUDB:status_5\ ,
        chain_in => \SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SER_QUAD:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\SER_QUAD:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_229 ,
        control_7 => \SER_QUAD:Cnt16:CounterUDB:control_7\ ,
        control_6 => \SER_QUAD:Cnt16:CounterUDB:control_6\ ,
        control_5 => \SER_QUAD:Cnt16:CounterUDB:control_5\ ,
        control_4 => \SER_QUAD:Cnt16:CounterUDB:control_4\ ,
        control_3 => \SER_QUAD:Cnt16:CounterUDB:control_3\ ,
        control_2 => \SER_QUAD:Cnt16:CounterUDB:control_2\ ,
        control_1 => \SER_QUAD:Cnt16:CounterUDB:control_1\ ,
        control_0 => \SER_QUAD:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_22, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_22 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:cmp_out_i\ * 
              !\SER_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_21, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_21 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_19 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SER_QUAD:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \SER_QUAD:Net_1260\ ,
        clock => Net_229 ,
        status_6 => \SER_QUAD:Cnt16:CounterUDB:status_6\ ,
        status_5 => \SER_QUAD:Cnt16:CounterUDB:status_5\ ,
        status_3 => \SER_QUAD:Cnt16:CounterUDB:status_3\ ,
        status_2 => \SER_QUAD:Cnt16:CounterUDB:status_2\ ,
        status_1 => \SER_QUAD:Cnt16:CounterUDB:status_1\ ,
        status_0 => \SER_QUAD:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:error\ * \SEL_QUAD:bQuadDec:state_1\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:Net_1260\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:error\
            + !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:status_1\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SEL_QUAD:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_B_filt\ * 
              !\SEL_QUAD:bQuadDec:error\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_B_filt\ * 
              \SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_19 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_19 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SER_QUAD:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:error\ * \SER_QUAD:bQuadDec:state_1\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + \SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SER_QUAD:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              \SER_QUAD:bQuadDec:state_1\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_B_filt\ * 
              !\SER_QUAD:bQuadDec:error\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * \SER_QUAD:bQuadDec:quad_B_filt\ * 
              \SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SER_QUAD:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_229 ,
        status_3 => \SER_QUAD:bQuadDec:error\ ,
        status_2 => \SER_QUAD:Net_1260\ ,
        status_1 => \SER_QUAD:Net_611\ ,
        status_0 => \SER_QUAD:Net_530\ ,
        interrupt => Net_226 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_233
        );
        Output = \SEL_QUAD:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SER_QUAD:Net_1260\ * !\SER_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SER_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SER_QUAD:Net_1275\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SER_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SER_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SER_QUAD:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:overflow\ * 
              !\SER_QUAD:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_19) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:status_1\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SER_QUAD:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SER_QUAD:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \SER_QUAD:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SER_QUAD:Net_1260\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:error\
            + !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SER_QUAD:Net_1203\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_229) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SER_QUAD:Net_1260\ * \SER_QUAD:Net_1203\ * 
              \SER_QUAD:bQuadDec:error\ * !\SER_QUAD:bQuadDec:state_1\ * 
              !\SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:Net_1260\ * !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              !\SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * \SER_QUAD:bQuadDec:state_0\
            + !\SER_QUAD:bQuadDec:quad_A_filt\ * 
              \SER_QUAD:bQuadDec:quad_B_filt\ * !\SER_QUAD:bQuadDec:error\ * 
              !\SER_QUAD:bQuadDec:state_1\ * !\SER_QUAD:bQuadDec:state_0\
        );
        Output = \SER_QUAD:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\
            + \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              \SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:Net_1251\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:Net_1251\ * \SEL_QUAD:bQuadDec:quad_B_filt\ * 
              !\SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SEL_QUAD:Net_1251\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              !\SEL_QUAD:bQuadDec:quad_A_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              \SEL_QUAD:bQuadDec:quad_A_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_0\
            + \SEL_QUAD:Net_1251\ * !\SEL_QUAD:Net_1260\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              \SEL_QUAD:bQuadDec:state_1\
            + \SEL_QUAD:Net_1251_split\
        );
        Output = \SEL_QUAD:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SEL_QUAD:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_235 ,
        status_3 => \SEL_QUAD:bQuadDec:error\ ,
        status_2 => \SEL_QUAD:Net_1260\ ,
        status_1 => \SEL_QUAD:Net_611\ ,
        status_0 => \SEL_QUAD:Net_530\ ,
        interrupt => Net_232 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEL_QUAD:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_235 ,
        control_7 => \SEL_QUAD:Cnt16:CounterUDB:control_7\ ,
        control_6 => \SEL_QUAD:Cnt16:CounterUDB:control_6\ ,
        control_5 => \SEL_QUAD:Cnt16:CounterUDB:control_5\ ,
        control_4 => \SEL_QUAD:Cnt16:CounterUDB:control_4\ ,
        control_3 => \SEL_QUAD:Cnt16:CounterUDB:control_3\ ,
        control_2 => \SEL_QUAD:Cnt16:CounterUDB:control_2\ ,
        control_1 => \SEL_QUAD:Cnt16:CounterUDB:control_1\ ,
        control_0 => \SEL_QUAD:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\COL_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:per_equal\
        );
        Output = \COL_COUNTER:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_498, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_497 * !\COL_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = Net_498 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\USTimer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\
        );
        Output = \USTimer_1:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\COL_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:per_equal\ * 
              !\COL_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \COL_COUNTER:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN6_1, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_0 * 
              MODIN7_1
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_0 * 
              !MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * MODIN6_1 * MODIN6_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + Net_12 * MODIN6_1
        );
        Output = MODIN6_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\COL_COUNTER:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_91 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \COL_COUNTER:CounterUDB:count_enable\ ,
        cs_addr_0 => \COL_COUNTER:CounterUDB:reload\ ,
        f0_load => \COL_COUNTER:CounterUDB:hwCapture\ ,
        chain_out => \COL_COUNTER:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \COL_COUNTER:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\USTimer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USTimer_1:TimerUDB:run_mode\ * \USTimer_1:TimerUDB:per_zero\
        );
        Output = \USTimer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\USTimer_1:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \USTimer_1:TimerUDB:control_7\ * Net_13 * 
              !\USTimer_1:TimerUDB:timer_enable\ * !Net_12 * 
              !\USTimer_1:TimerUDB:trig_disable\
            + \USTimer_1:TimerUDB:control_7\ * Net_13 * 
              !\USTimer_1:TimerUDB:run_mode\ * !Net_12 * 
              !\USTimer_1:TimerUDB:trig_disable\
            + \USTimer_1:TimerUDB:control_7\ * Net_13 * 
              !\USTimer_1:TimerUDB:per_zero\ * !Net_12 * 
              !\USTimer_1:TimerUDB:trig_disable\
        );
        Output = \USTimer_1:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\USTimer_1:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \USTimer_1:TimerUDB:timer_enable\ * 
              \USTimer_1:TimerUDB:run_mode\ * \USTimer_1:TimerUDB:per_zero\ * 
              !Net_12
            + !Net_12 * \USTimer_1:TimerUDB:trig_disable\
        );
        Output = \USTimer_1:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\USTimer_1:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USTimer_1:TimerUDB:control_7\ * Net_13
        );
        Output = \USTimer_1:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\USTimer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \USTimer_1:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\USTimer_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * !MODIN6_1 * 
              !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * !MODIN6_1 * 
              MODIN6_0 * !MODIN7_1 * MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_1 * 
              !MODIN6_0 * MODIN7_1 * !MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_1 * 
              MODIN6_0 * MODIN7_1 * MODIN7_0
        );
        Output = \USTimer_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\USTimer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_12 ,
        cs_addr_1 => \USTimer_1:TimerUDB:timer_enable\ ,
        cs_addr_0 => \USTimer_1:TimerUDB:per_zero\ ,
        f0_load => \USTimer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \USTimer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \USTimer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \USTimer_1:TimerUDB:status_2\ ,
        chain_in => \USTimer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \USTimer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\USTimer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_12 ,
        clock => Net_10 ,
        status_3 => \USTimer_1:TimerUDB:status_3\ ,
        status_2 => \USTimer_1:TimerUDB:status_2\ ,
        status_1 => \USTimer_1:TimerUDB:capt_int_temp\ ,
        status_0 => \USTimer_1:TimerUDB:status_tc\ ,
        interrupt => Net_11 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\USTimer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \USTimer_1:TimerUDB:control_7\ ,
        control_6 => \USTimer_1:TimerUDB:control_6\ ,
        control_5 => \USTimer_1:TimerUDB:control_5\ ,
        control_4 => \USTimer_1:TimerUDB:control_4\ ,
        control_3 => \USTimer_1:TimerUDB:control_3\ ,
        control_2 => \USTimer_1:TimerUDB:control_2\ ,
        control_1 => MODIN7_1 ,
        control_0 => MODIN7_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN6_0, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * !MODIN6_1 * 
              MODIN7_1
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN6_1 * 
              !MODIN7_1
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * !Net_12 * MODIN7_0
            + !Net_13 * \USTimer_1:TimerUDB:capture_last\ * 
              \USTimer_1:TimerUDB:timer_enable\ * MODIN6_0
            + Net_12 * MODIN6_0
        );
        Output = MODIN6_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SER_QUAD:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Net_1275\ * \SER_QUAD:Net_1251\ * 
              !\SER_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SER_QUAD:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\USTimer_2:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \USTimer_2:TimerUDB:control_1\ * 
              !\USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\
            + \USTimer_2:TimerUDB:control_1\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * !Net_487 * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + !\USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * !Net_487 * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + !Net_489 * \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\ * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + \USTimer_2:TimerUDB:int_capt_count_1\ * Net_487
        );
        Output = \USTimer_2:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\USTimer_2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_489 * \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\
        );
        Output = \USTimer_2:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\USTimer_2:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_489
        );
        Output = \USTimer_2:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SER_QUAD:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SER_QUAD:Net_1275\ * !\SER_QUAD:Net_1251\ * 
              !\SER_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SER_QUAD:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SEL_QUAD:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SEL_QUAD:bQuadDec:quad_A_delayed_0\ * 
              !\SEL_QUAD:bQuadDec:quad_A_delayed_1\ * 
              !\SEL_QUAD:bQuadDec:quad_A_delayed_2\ * 
              \SEL_QUAD:bQuadDec:quad_A_filt\
            + \SEL_QUAD:bQuadDec:quad_A_delayed_0\ * 
              \SEL_QUAD:bQuadDec:quad_A_delayed_1\ * 
              \SEL_QUAD:bQuadDec:quad_A_delayed_2\ * 
              !\SEL_QUAD:bQuadDec:quad_A_filt\
        );
        Output = \SEL_QUAD:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SEL_QUAD:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:bQuadDec:quad_A_delayed_0\
        );
        Output = \SEL_QUAD:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SEL_QUAD:bQuadDec:quad_B_delayed_0\ * 
              !\SEL_QUAD:bQuadDec:quad_B_delayed_1\ * 
              !\SEL_QUAD:bQuadDec:quad_B_delayed_2\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\
            + \SEL_QUAD:bQuadDec:quad_B_delayed_0\ * 
              \SEL_QUAD:bQuadDec:quad_B_delayed_1\ * 
              \SEL_QUAD:bQuadDec:quad_B_delayed_2\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\
        );
        Output = \SEL_QUAD:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SEL_QUAD:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_234
        );
        Output = \SEL_QUAD:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SEL_QUAD:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:bQuadDec:quad_B_delayed_0\
        );
        Output = \SEL_QUAD:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SEL_QUAD:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:bQuadDec:quad_A_delayed_1\
        );
        Output = \SEL_QUAD:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\USTimer_2:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_493 ,
        cs_addr_2 => Net_487 ,
        cs_addr_1 => \USTimer_2:TimerUDB:timer_enable\ ,
        cs_addr_0 => \USTimer_2:TimerUDB:per_zero\ ,
        f0_load => \USTimer_2:TimerUDB:capt_fifo_load\ ,
        chain_out => \USTimer_2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \USTimer_2:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SEL_QUAD:Net_611\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Net_1275\ * !\SEL_QUAD:Net_1251\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SEL_QUAD:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SEL_QUAD:Net_530\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Net_1275\ * \SEL_QUAD:Net_1251\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SEL_QUAD:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Net_1203\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SEL_QUAD:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:bQuadDec:quad_B_delayed_1\
        );
        Output = \SEL_QUAD:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:control_7\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:count_stored_i\ * 
              \SEL_QUAD:Net_1203\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SEL_QUAD:Net_1203\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SEL_QUAD:Net_1260\ * \SEL_QUAD:Net_1203\ * 
              \SEL_QUAD:bQuadDec:error\ * !\SEL_QUAD:bQuadDec:state_1\ * 
              !\SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              !\SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * \SEL_QUAD:bQuadDec:state_0\
            + !\SEL_QUAD:bQuadDec:quad_A_filt\ * 
              \SEL_QUAD:bQuadDec:quad_B_filt\ * !\SEL_QUAD:bQuadDec:error\ * 
              !\SEL_QUAD:bQuadDec:state_1\ * !\SEL_QUAD:bQuadDec:state_0\
        );
        Output = \SEL_QUAD:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_235 ,
        cs_addr_2 => \SEL_QUAD:Net_1251\ ,
        cs_addr_1 => \SEL_QUAD:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \SEL_QUAD:Cnt16:CounterUDB:reload\ ,
        chain_out => \SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\COL_COUNTER:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_57 * !\COL_COUNTER:CounterUDB:prevCapture\
            + \COL_COUNTER:CounterUDB:per_equal\
        );
        Output = \COL_COUNTER:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\COL_COUNTER:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_57
        );
        Output = \COL_COUNTER:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\COL_COUNTER:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_57 * !\COL_COUNTER:CounterUDB:prevCapture\
        );
        Output = \COL_COUNTER:CounterUDB:hwCapture\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\COL_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:cmp_out_i\ * 
              !\COL_COUNTER:CounterUDB:prevCompare\
        );
        Output = \COL_COUNTER:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\COL_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \COL_COUNTER:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\COL_COUNTER:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_91 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \COL_COUNTER:CounterUDB:count_enable\ ,
        cs_addr_0 => \COL_COUNTER:CounterUDB:reload\ ,
        f0_load => \COL_COUNTER:CounterUDB:hwCapture\ ,
        ce0_comb => \COL_COUNTER:CounterUDB:per_equal\ ,
        z0_comb => \COL_COUNTER:CounterUDB:status_1\ ,
        cl1_comb => \COL_COUNTER:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \COL_COUNTER:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \COL_COUNTER:CounterUDB:status_5\ ,
        chain_in => \COL_COUNTER:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \COL_COUNTER:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\COL_COUNTER:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_91 ,
        status_6 => \COL_COUNTER:CounterUDB:status_6\ ,
        status_5 => \COL_COUNTER:CounterUDB:status_5\ ,
        status_4 => \COL_COUNTER:CounterUDB:hwCapture\ ,
        status_2 => \COL_COUNTER:CounterUDB:status_2\ ,
        status_1 => \COL_COUNTER:CounterUDB:status_1\ ,
        status_0 => \COL_COUNTER:CounterUDB:status_0\ ,
        interrupt => Net_497 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\COL_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COL_COUNTER:CounterUDB:control_7\ * 
              !\COL_COUNTER:CounterUDB:count_stored_i\ * Net_98_local
        );
        Output = \COL_COUNTER:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\COL_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_91) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_98_local
        );
        Output = \COL_COUNTER:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\USTimer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_12 ,
        cs_addr_1 => \USTimer_1:TimerUDB:timer_enable\ ,
        cs_addr_0 => \USTimer_1:TimerUDB:per_zero\ ,
        f0_load => \USTimer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \USTimer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \USTimer_1:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\COL_COUNTER:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_91 ,
        control_7 => \COL_COUNTER:CounterUDB:control_7\ ,
        control_6 => \COL_COUNTER:CounterUDB:control_6\ ,
        control_5 => \COL_COUNTER:CounterUDB:control_5\ ,
        control_4 => \COL_COUNTER:CounterUDB:control_4\ ,
        control_3 => \COL_COUNTER:CounterUDB:control_3\ ,
        control_2 => \COL_COUNTER:CounterUDB:control_2\ ,
        control_1 => \COL_COUNTER:CounterUDB:control_1\ ,
        control_0 => \COL_COUNTER:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\USTimer_2:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\USTimer_2:TimerUDB:control_1\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487
            + \USTimer_2:TimerUDB:control_1\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              !\USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487
            + \USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * !Net_487
            + !Net_489 * \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + Net_487 * \USTimer_2:TimerUDB:int_capt_count_0\
        );
        Output = \USTimer_2:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\USTimer_2:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\USTimer_2:TimerUDB:control_1\ * 
              !\USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              !\USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487 * 
              !\USTimer_2:TimerUDB:int_capt_count_0\
            + !\USTimer_2:TimerUDB:control_1\ * 
              \USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              !\USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487 * 
              \USTimer_2:TimerUDB:int_capt_count_0\
            + \USTimer_2:TimerUDB:control_1\ * 
              !\USTimer_2:TimerUDB:control_0\ * !Net_489 * 
              \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487 * 
              !\USTimer_2:TimerUDB:int_capt_count_0\
            + \USTimer_2:TimerUDB:control_1\ * \USTimer_2:TimerUDB:control_0\ * 
              !Net_489 * \USTimer_2:TimerUDB:capture_last\ * 
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:int_capt_count_1\ * !Net_487 * 
              \USTimer_2:TimerUDB:int_capt_count_0\
        );
        Output = \USTimer_2:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\USTimer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_493 ,
        control_7 => \USTimer_2:TimerUDB:control_7\ ,
        control_6 => \USTimer_2:TimerUDB:control_6\ ,
        control_5 => \USTimer_2:TimerUDB:control_5\ ,
        control_4 => \USTimer_2:TimerUDB:control_4\ ,
        control_3 => \USTimer_2:TimerUDB:control_3\ ,
        control_2 => \USTimer_2:TimerUDB:control_2\ ,
        control_1 => \USTimer_2:TimerUDB:control_1\ ,
        control_0 => \USTimer_2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\USTimer_2:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \USTimer_2:TimerUDB:control_7\ * Net_489 * 
              !\USTimer_2:TimerUDB:timer_enable\ * !Net_487 * 
              !\USTimer_2:TimerUDB:trig_disable\
            + \USTimer_2:TimerUDB:control_7\ * Net_489 * 
              !\USTimer_2:TimerUDB:run_mode\ * !Net_487 * 
              !\USTimer_2:TimerUDB:trig_disable\
            + \USTimer_2:TimerUDB:control_7\ * Net_489 * 
              !\USTimer_2:TimerUDB:per_zero\ * !Net_487 * 
              !\USTimer_2:TimerUDB:trig_disable\
        );
        Output = \USTimer_2:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\USTimer_2:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \USTimer_2:TimerUDB:timer_enable\ * 
              \USTimer_2:TimerUDB:run_mode\ * \USTimer_2:TimerUDB:per_zero\ * 
              !Net_487
            + !Net_487 * \USTimer_2:TimerUDB:trig_disable\
        );
        Output = \USTimer_2:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\USTimer_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USTimer_2:TimerUDB:run_mode\ * \USTimer_2:TimerUDB:per_zero\
        );
        Output = \USTimer_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\USTimer_2:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_493) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \USTimer_2:TimerUDB:control_7\ * Net_489
        );
        Output = \USTimer_2:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\USTimer_2:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_493 ,
        cs_addr_2 => Net_487 ,
        cs_addr_1 => \USTimer_2:TimerUDB:timer_enable\ ,
        cs_addr_0 => \USTimer_2:TimerUDB:per_zero\ ,
        f0_load => \USTimer_2:TimerUDB:capt_fifo_load\ ,
        z0_comb => \USTimer_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \USTimer_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \USTimer_2:TimerUDB:status_2\ ,
        chain_in => \USTimer_2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \USTimer_2:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\USTimer_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_487 ,
        clock => Net_493 ,
        status_3 => \USTimer_2:TimerUDB:status_3\ ,
        status_2 => \USTimer_2:TimerUDB:status_2\ ,
        status_1 => \USTimer_2:TimerUDB:capt_int_temp\ ,
        status_0 => \USTimer_2:TimerUDB:status_tc\ ,
        interrupt => Net_488 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:overflow\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:prevCompare\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SEL_QUAD:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SEL_QUAD:Net_1260\ * !\SEL_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SEL_QUAD:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SEL_QUAD:Net_1275\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_235) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SEL_QUAD:Cnt16:CounterUDB:status_1\ * 
              !\SEL_QUAD:Cnt16:CounterUDB:overflow\
        );
        Output = \SEL_QUAD:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_235 ,
        cs_addr_2 => \SEL_QUAD:Net_1251\ ,
        cs_addr_1 => \SEL_QUAD:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \SEL_QUAD:Cnt16:CounterUDB:reload\ ,
        z0_comb => \SEL_QUAD:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \SEL_QUAD:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \SEL_QUAD:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \SEL_QUAD:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \SEL_QUAD:Cnt16:CounterUDB:status_5\ ,
        chain_in => \SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SEL_QUAD:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\SEL_QUAD:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \SEL_QUAD:Net_1260\ ,
        clock => Net_235 ,
        status_6 => \SEL_QUAD:Cnt16:CounterUDB:status_6\ ,
        status_5 => \SEL_QUAD:Cnt16:CounterUDB:status_5\ ,
        status_3 => \SEL_QUAD:Cnt16:CounterUDB:status_3\ ,
        status_2 => \SEL_QUAD:Cnt16:CounterUDB:status_2\ ,
        status_1 => \SEL_QUAD:Cnt16:CounterUDB:status_1\ ,
        status_0 => \SEL_QUAD:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_COL
        PORT MAP (
            interrupt => Net_498 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_QUAD1
        PORT MAP (
            interrupt => Net_232 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =ISR_QUAD2
        PORT MAP (
            interrupt => Net_226 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_488 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ECHO_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ECHO_L(0)__PA ,
        fb => Net_489 ,
        pad => ECHO_L(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TRIG_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIG_L(0)__PA ,
        fb => Net_487 ,
        pad => TRIG_L(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = A4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A4(0)__PA ,
        pad => A4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = A3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A3(0)__PA ,
        pad => A3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A1(0)__PA ,
        pad => A1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = A2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A2(0)__PA ,
        pad => A2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = TRIG_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIG_R(0)__PA ,
        fb => Net_12 ,
        pad => TRIG_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ECHO_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ECHO_R(0)__PA ,
        fb => Net_13 ,
        pad => ECHO_R(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SE_L_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SE_L_A(0)__PA ,
        fb => Net_233 ,
        pad => SE_L_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SE_L_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SE_L_B(0)__PA ,
        fb => Net_234 ,
        pad => SE_L_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SE_R_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SE_R_A(0)__PA ,
        fb => Net_227 ,
        pad => SE_R_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SE_R_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SE_R_B(0)__PA ,
        fb => Net_228 ,
        pad => SE_R_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MR_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MR_EN(0)__PA ,
        pin_input => Net_22 ,
        pad => MR_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ML_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ML_EN(0)__PA ,
        pin_input => Net_21 ,
        pad => ML_EN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = COLOUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COLOUT(0)__PA ,
        fb => Net_57 ,
        pad => COLOUT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_169 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_164 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = LEDR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDR(0)__PA ,
        pad => LEDR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LEDG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDG(0)__PA ,
        pad => LEDG(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LEDB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDB(0)__PA ,
        pad => LEDB(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_91 ,
            dclk_0 => Net_91_local ,
            dclk_glb_1 => Net_98 ,
            dclk_1 => Net_98_local ,
            dclk_glb_2 => Net_235 ,
            dclk_2 => Net_235_local ,
            dclk_glb_3 => Net_493 ,
            dclk_3 => Net_493_local ,
            dclk_glb_4 => Net_10 ,
            dclk_4 => Net_10_local ,
            dclk_glb_5 => Net_229 ,
            dclk_5 => Net_229_local ,
            dclk_glb_6 => \UART_1:Net_9\ ,
            dclk_6 => \UART_1:Net_9_local\ ,
            dclk_glb_7 => Net_19 ,
            dclk_7 => Net_19_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL | ECHO_L(0) | FB(Net_489)
     |   1 |     * |      NONE |         CMOS_OUT | TRIG_L(0) | FB(Net_487)
     |   2 |       |      NONE | RES_PULL_UP_DOWN |    SW1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |     A4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     A3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     A1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |     A2(0) | 
-----+-----+-------+-----------+------------------+-----------+------------
   1 |   6 |     * |      NONE |         CMOS_OUT | TRIG_R(0) | FB(Net_12)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | ECHO_R(0) | FB(Net_13)
-----+-----+-------+-----------+------------------+-----------+------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL | SE_L_A(0) | FB(Net_233)
     |   1 |     * |      NONE |         CMOS_OUT |   LED1(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL | SE_L_B(0) | FB(Net_234)
     |   3 |     * |      NONE |     HI_Z_DIGITAL | SE_R_A(0) | FB(Net_227)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | SE_R_B(0) | FB(Net_228)
     |   5 |     * |      NONE |         CMOS_OUT |  MR_EN(0) | In(Net_22)
     |   6 |     * |      NONE |         CMOS_OUT |  ML_EN(0) | In(Net_21)
-----+-----+-------+-----------+------------------+-----------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     S1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     S0(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |     S3(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     S2(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL | COLOUT(0) | FB(Net_57)
-----+-----+-------+-----------+------------------+-----------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |   Rx_1(0) | FB(Net_169)
     |   7 |     * |      NONE |         CMOS_OUT |   Tx_1(0) | In(Net_164)
-----+-----+-------+-----------+------------------+-----------+------------
  15 |   0 |     * |      NONE |         CMOS_OUT |   LEDR(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |   LEDG(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   LEDB(0) | 
---------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.108ms
Digital Placement phase: Elapsed time ==> 4s.488ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "motor_test_r.vh2" --pcf-path "motor_test.pco" --des-name "motor_test" --dsf-path "motor_test.dsf" --sdc-path "motor_test.sdc" --lib-path "motor_test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.293ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: motor_test_timing.html: Warning-1350: Asynchronous path(s) exist from "timer_clock(routed)" to "timer_clock_1". See the timing report for details. (File=C:\psoc\psoc-test\motor_test.cydsn\motor_test_timing.html)
Timing report is in motor_test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.930ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.331ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.490ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.497ms
API generation phase: Elapsed time ==> 3s.174ms
Dependency generation phase: Elapsed time ==> 0s.032ms
Cleanup phase: Elapsed time ==> 0s.002ms
