/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/c_gate_bit_v12_0_5
/opt/MentorGraphics/modeltech/bin/vmap c_gate_bit_v12_0_5 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/c_gate_bit_v12_0_5
/opt/MentorGraphics/modeltech/bin/vcom  -64 -93 -work c_gate_bit_v12_0_5 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/c_gate_bit_v12_0_5/.cxl.vhdl.c_gate_bit_v12_0_5.c_gate_bit_v12_0_5.lin64.cmf
