0.7
2020.2
Oct 19 2021
03:16:22
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sim_1/imports/new/tb.v,1717436611,verilog,,,,tb,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/ALU_Control.v,1717350909,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/AND.v,,ALU_Control,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Control_unit.v,1717350046,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Data_Memory.v,,Control_unit,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Data_Memory.v,1717436494,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/EXMEM_reg.v,,Data_Memory,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/EXMEM_reg.v,1716879042,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Forwarding_unit.v,,EXMEM_reg,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Harzard_Detection_Unit.v,1717155965,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/IDEX_reg.v,,Hazard_Detection_Unit,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/IDEX_reg.v,1718173750,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/IFID_reg.v,,IDEX_reg,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/IFID_reg.v,1717485226,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Instruction_memory.v,,IFID_reg,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Instruction_memory.v,1718174945,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/MEMWB_reg.v,,Instruction_memory,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/MEMWB_reg.v,1716965492,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Main.v,,MEMWB_reg,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Main.v,1718174219,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/OR1.v,,Main,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Reg_File.v,1717412025,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/SUB.v,,Reg_File,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Write_Back.v,1716538309,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/alu1.v,,Write_Back,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/alu_top.v,1717412410,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sim_1/imports/new/tb.v,,alu_top,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/ADD.v,1710835987,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/ALU_Control.v,,ADD,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/OR1.v,1714052091,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Reg_File.v,,OR1,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/SUB.v,1710835957,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Write_Back.v,,SUB,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/Project_NOC/Multi_cycle/Multi_cycle.srcs/sources_1/new/alu1.v,1717433982,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/alu_top.v,,alu1,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/AND.v,1713986376,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Control_unit.v,,AND,,,,,,,,
E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Forwarding_unit.v,1717412252,verilog,,E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Harzard_Detection_Unit.v,,Forwarding_unit,,,,,,,,
