// Seed: 1756381228
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge id_1, posedge id_1) !1)
  else;
  wire id_3;
  wire id_4;
endmodule
module module_1 ();
  reg id_2;
  assign id_1 = 1;
  always begin : LABEL_0
    id_1 <= id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output supply1 id_3
);
  wire id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0,
    input supply1 id_1,
    output wand id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
  uwire id_4 = 1;
  assign id_2 = 1;
endmodule
