==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c' ... 
WARNING: [HLS 200-40] In file included from extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c:1:
extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c:65:42: warning: '&&' within '||' [-Wlogical-op-parentheses]
                    if (l <= 0 || l >= i && m == j)
                               ~~ ~~~~~~~^~~~~~~~~
extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c:65:42: note: place parentheses around the '&&' expression to silence this warning
                    if (l <= 0 || l >= i && m == j)
                                         ^
                                  (               )
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21971 ; free virtual = 44665
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21971 ; free virtual = 44665
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21972 ; free virtual = 44665
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ff_xface_generate_face' into 'main' (extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21972 ; free virtual = 44665
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21972 ; free virtual = 44666
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21972 ; free virtual = 44666
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.68 seconds; current allocated memory: 102.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 102.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 102.111 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21972 ; free virtual = 44666
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.obs-studiolibobsobs-cocoa.c_usage_to_carbon_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.obs-studiolibobsobs-cocoa.c_usage_to_carbon_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.obs-studiolibobsobs-cocoa.c_usage_to_carbon_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c' ... 
WARNING: [HLS 200-40] In file included from extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c:1:
extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c:65:42: warning: '&&' within '||' [-Wlogical-op-parentheses]
                    if (l <= 0 || l >= i && m == j)
                               ~~ ~~~~~~~^~~~~~~~~
extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c:65:42: note: place parentheses around the '&&' expression to silence this warning
                    if (l <= 0 || l >= i && m == j)
                                         ^
                                  (               )
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:06:33 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 30062 ; free virtual = 39454
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:06:33 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 30062 ; free virtual = 39454
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:06:35 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 30062 ; free virtual = 39454
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.FFmpeglibavcodecxface.c_ff_xface_generate_face_with_main.c:68: unsupported memory access on variable 'src' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecxvididct.c_idct_row_with_main.c'.
ERROR: [HLS 200-70] You must open a solution first
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecxvididct.c_idct_row_with_main.c/solution1'.
