From 458c224c75dc51627d0acb7cf0fd8fcc4a9b22ad Mon Sep 17 00:00:00 2001
From: Nils Wistoff <nwistoff@iis.ee.ethz.ch>
Date: Thu, 2 Mar 2023 11:20:41 +0100
Subject: [PATCH] Bender.yml: Include BUFGCE for simulation

---
 Bender.yml | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/Bender.yml b/Bender.yml
index d20ea95..5cefe66 100644
--- a/Bender.yml
+++ b/Bender.yml
@@ -12,7 +12,6 @@ sources:
       - C910_RTL_FACTORY/gen_rtl/common/rtl/booth_code_v1.v
       - C910_RTL_FACTORY/gen_rtl/common/rtl/compressor_32.v
       - C910_RTL_FACTORY/gen_rtl/common/rtl/compressor_42.v
-      # - C910_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v
       - C910_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v
       - C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_csr_req_arbiter.v
       - C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_lowpower.v
@@ -534,6 +533,7 @@ sources:
 
       - target: any(simulation, test)
         files:
-          - smart_run/logical/tb/tb.v
+          - C910_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v
+          # - smart_run/logical/tb/tb.v
 
 # Todo: Add simulation sources
-- 
2.16.5

