INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_TX/UART_TX.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_TX/UART_TX.srcs/sources_1/new/tb_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_tx
