

================================================================
== Vivado HLS Report for 'backsub'
================================================================
* Date:           Wed Nov 15 17:58:40 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_hls_new
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  76802|  76824|  76803|  76825|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  76800|  76800|         3|          2|          1|  38400|    yes   |
        |- Loop 2  |  76822|  76822|        25|          2|          1|  38400|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 25
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 30
* Pipeline: 2
  Pipeline-0: II = 2, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-1: II = 2, D = 3, States = { 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!init_read)
	27  / (init_read)
2 --> 
	30  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	2  / true
27 --> 
	30  / (!tmp_s)
	28  / (tmp_s)
28 --> 
	29  / true
29 --> 
	27  / true
30 --> 
* FSM state operations: 

 <State 1>: 2.57ns
ST_1: stg_31 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !7

ST_1: stg_32 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !13

ST_1: stg_33 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !17

ST_1: stg_34 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_user_V), !map !21

ST_1: stg_35 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !25

ST_1: stg_36 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_id_V), !map !29

ST_1: stg_37 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_dest_V), !map !33

ST_1: stg_38 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !37

ST_1: stg_39 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !41

ST_1: stg_40 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !45

ST_1: stg_41 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_user_V), !map !49

ST_1: stg_42 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !53

ST_1: stg_43 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_id_V), !map !57

ST_1: stg_44 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_dest_V), !map !61

ST_1: stg_45 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([76800 x i16]* %frame), !map !65

ST_1: stg_46 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init), !map !71

ST_1: stg_47 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !77

ST_1: stg_48 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

ST_1: init_read [1/1] 1.00ns
:18  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

ST_1: stg_50 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface([76800 x i16]* %frame, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_51 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_52 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_53 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i1* %inStream_V_user_V, i1* %inStream_V_last_V, i1* %inStream_V_id_V, i1* %inStream_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_54 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: tmp [1/1] 0.00ns
:24  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1810)

ST_1: stg_56 [1/1] 1.57ns
:25  br i1 %init_read, label %.preheader189, label %.preheader


 <State 2>: 3.67ns
ST_2: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i17 [ %i_2, %_ifconv ], [ 0, %0 ]

ST_2: tmp_1 [1/1] 2.30ns
.preheader:1  %tmp_1 = icmp ult i17 %i1, -54272

ST_2: stg_59 [1/1] 0.00ns
.preheader:2  br i1 %tmp_1, label %_ifconv, label %.loopexit

ST_2: tmp_9 [1/1] 0.00ns
_ifconv:13  %tmp_9 = zext i17 %i1 to i64

ST_2: frame_addr_2 [1/1] 0.00ns
_ifconv:14  %frame_addr_2 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_9

ST_2: frame_load [2/2] 2.71ns
_ifconv:15  %frame_load = load i16* %frame_addr_2, align 2

ST_2: tmp_23 [1/1] 0.00ns
_ifconv:52  %tmp_23 = or i17 %i1, 1

ST_2: tmp_24 [1/1] 0.00ns
_ifconv:53  %tmp_24 = zext i17 %tmp_23 to i64

ST_2: frame_addr_3 [1/1] 0.00ns
_ifconv:54  %frame_addr_3 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_24

ST_2: frame_load_1 [2/2] 2.71ns
_ifconv:55  %frame_load_1 = load i16* %frame_addr_3, align 2

ST_2: i_2 [1/1] 2.08ns
_ifconv:111  %i_2 = add i17 2, %i1


 <State 3>: 6.41ns
ST_3: empty_11 [1/1] 0.00ns
_ifconv:3  %empty_11 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i1* %inStream_V_user_V, i1* %inStream_V_last_V, i1* %inStream_V_id_V, i1* %inStream_V_dest_V)

ST_3: tmp_data_V_7 [1/1] 0.00ns
_ifconv:4  %tmp_data_V_7 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 0

ST_3: tmp_keep_V_2 [1/1] 0.00ns
_ifconv:5  %tmp_keep_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 1

ST_3: tmp_strb_V_2 [1/1] 0.00ns
_ifconv:6  %tmp_strb_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 2

ST_3: tmp_user_V_1 [1/1] 0.00ns
_ifconv:7  %tmp_user_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 3

ST_3: tmp_last_V_1 [1/1] 0.00ns
_ifconv:8  %tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 4

ST_3: tmp_id_V_1 [1/1] 0.00ns
_ifconv:9  %tmp_id_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 5

ST_3: tmp_dest_V_1 [1/1] 0.00ns
_ifconv:10  %tmp_dest_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 6

ST_3: pix_11 [1/1] 0.00ns
_ifconv:11  %pix_11 = trunc i32 %tmp_data_V_7 to i8

ST_3: pix_21 [1/1] 0.00ns
_ifconv:12  %pix_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_7, i32 16, i32 23)

ST_3: frame_load [1/2] 2.71ns
_ifconv:15  %frame_load = load i16* %frame_addr_2, align 2

ST_3: pix_12 [1/1] 0.00ns
_ifconv:16  %pix_12 = trunc i16 %frame_load to i8

ST_3: pix_13 [1/1] 0.00ns
_ifconv:17  %pix_13 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load, i32 8, i32 15)

ST_3: tmp_10 [1/1] 0.00ns
_ifconv:18  %tmp_10 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %pix_12, i8 %pix_11)

ST_3: stg_82 [1/1] 2.71ns
_ifconv:19  store i16 %tmp_10, i16* %frame_addr_2, align 2

ST_3: tmp_11 [1/1] 0.00ns
_ifconv:20  %tmp_11 = zext i8 %pix_11 to i32

ST_3: tmp_12 [6/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_3: frame_load_1 [1/2] 2.71ns
_ifconv:55  %frame_load_1 = load i16* %frame_addr_3, align 2

ST_3: pix_22 [1/1] 0.00ns
_ifconv:56  %pix_22 = trunc i16 %frame_load_1 to i8

ST_3: pix_23 [1/1] 0.00ns
_ifconv:57  %pix_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_1, i32 8, i32 15)

ST_3: tmp_25 [1/1] 0.00ns
_ifconv:58  %tmp_25 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %pix_22, i8 %pix_21)

ST_3: stg_89 [1/1] 2.71ns
_ifconv:59  store i16 %tmp_25, i16* %frame_addr_3, align 2

ST_3: tmp_26 [1/1] 0.00ns
_ifconv:60  %tmp_26 = zext i8 %pix_21 to i32

ST_3: tmp_27 [6/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_3: tmp_keep_V_3 [1/1] 0.00ns
_ifconv:99  %tmp_keep_V_3 = trunc i4 %tmp_keep_V_2 to i1

ST_3: tmp_strb_V_3 [1/1] 0.00ns
_ifconv:100  %tmp_strb_V_3 = trunc i4 %tmp_strb_V_2 to i1


 <State 4>: 6.41ns
ST_4: tmp_12 [5/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_4: tmp_14 [1/1] 0.00ns
_ifconv:24  %tmp_14 = zext i8 %pix_12 to i32

ST_4: tmp_15 [6/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_4: tmp_18 [1/1] 0.00ns
_ifconv:28  %tmp_18 = zext i8 %pix_13 to i32

ST_4: tmp_19 [6/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_4: tmp_27 [5/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_4: tmp_29 [1/1] 0.00ns
_ifconv:64  %tmp_29 = zext i8 %pix_22 to i32

ST_4: tmp_30 [6/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float


 <State 5>: 6.41ns
ST_5: tmp_12 [4/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_5: tmp_15 [5/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_5: tmp_19 [5/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_5: tmp_27 [4/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_5: tmp_30 [5/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_5: tmp_33 [1/1] 0.00ns
_ifconv:68  %tmp_33 = zext i8 %pix_23 to i32

ST_5: tmp_34 [6/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 6>: 6.41ns
ST_6: tmp_12 [3/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_6: tmp_15 [4/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_6: tmp_19 [4/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_6: tmp_27 [3/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_6: tmp_30 [4/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_6: tmp_34 [5/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 7>: 6.41ns
ST_7: tmp_12 [2/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_7: tmp_15 [3/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_7: tmp_19 [3/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_7: tmp_27 [2/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_7: tmp_30 [3/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_7: tmp_34 [4/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 8>: 6.41ns
ST_8: tmp_12 [1/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_8: tmp_15 [2/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_8: tmp_19 [2/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_8: tmp_27 [1/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_8: tmp_30 [2/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_8: tmp_34 [3/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 9>: 6.41ns
ST_9: tmp_13 [4/4] 5.70ns
_ifconv:23  %tmp_13 = fmul float %tmp_12, 0x3FB99999A0000000

ST_9: tmp_15 [1/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_9: tmp_19 [1/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_9: tmp_28 [4/4] 5.70ns
_ifconv:63  %tmp_28 = fmul float %tmp_27, 0x3FB99999A0000000

ST_9: tmp_30 [1/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_9: tmp_34 [2/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 10>: 6.41ns
ST_10: tmp_13 [3/4] 5.70ns
_ifconv:23  %tmp_13 = fmul float %tmp_12, 0x3FB99999A0000000

ST_10: tmp_16 [4/4] 5.70ns
_ifconv:26  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000

ST_10: tmp_20 [4/4] 5.70ns
_ifconv:30  %tmp_20 = fmul float %tmp_19, 0x3FE6666660000000

ST_10: tmp_28 [3/4] 5.70ns
_ifconv:63  %tmp_28 = fmul float %tmp_27, 0x3FB99999A0000000

ST_10: tmp_31 [4/4] 5.70ns
_ifconv:66  %tmp_31 = fmul float %tmp_30, 0x3FC99999A0000000

ST_10: tmp_34 [1/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 11>: 5.70ns
ST_11: tmp_13 [2/4] 5.70ns
_ifconv:23  %tmp_13 = fmul float %tmp_12, 0x3FB99999A0000000

ST_11: tmp_16 [3/4] 5.70ns
_ifconv:26  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000

ST_11: tmp_20 [3/4] 5.70ns
_ifconv:30  %tmp_20 = fmul float %tmp_19, 0x3FE6666660000000

ST_11: tmp_28 [2/4] 5.70ns
_ifconv:63  %tmp_28 = fmul float %tmp_27, 0x3FB99999A0000000

ST_11: tmp_31 [3/4] 5.70ns
_ifconv:66  %tmp_31 = fmul float %tmp_30, 0x3FC99999A0000000

ST_11: tmp_35 [4/4] 5.70ns
_ifconv:70  %tmp_35 = fmul float %tmp_34, 0x3FE6666660000000


 <State 12>: 5.70ns
ST_12: tmp_13 [1/4] 5.70ns
_ifconv:23  %tmp_13 = fmul float %tmp_12, 0x3FB99999A0000000

ST_12: tmp_16 [2/4] 5.70ns
_ifconv:26  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000

ST_12: tmp_20 [2/4] 5.70ns
_ifconv:30  %tmp_20 = fmul float %tmp_19, 0x3FE6666660000000

ST_12: tmp_28 [1/4] 5.70ns
_ifconv:63  %tmp_28 = fmul float %tmp_27, 0x3FB99999A0000000

ST_12: tmp_31 [2/4] 5.70ns
_ifconv:66  %tmp_31 = fmul float %tmp_30, 0x3FC99999A0000000

ST_12: tmp_35 [3/4] 5.70ns
_ifconv:70  %tmp_35 = fmul float %tmp_34, 0x3FE6666660000000


 <State 13>: 5.70ns
ST_13: tmp_16 [1/4] 5.70ns
_ifconv:26  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000

ST_13: tmp_20 [1/4] 5.70ns
_ifconv:30  %tmp_20 = fmul float %tmp_19, 0x3FE6666660000000

ST_13: tmp_31 [1/4] 5.70ns
_ifconv:66  %tmp_31 = fmul float %tmp_30, 0x3FC99999A0000000

ST_13: tmp_35 [2/4] 5.70ns
_ifconv:70  %tmp_35 = fmul float %tmp_34, 0x3FE6666660000000


 <State 14>: 7.26ns
ST_14: tmp_17 [5/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_14: tmp_32 [5/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31

ST_14: tmp_35 [1/4] 5.70ns
_ifconv:70  %tmp_35 = fmul float %tmp_34, 0x3FE6666660000000


 <State 15>: 7.26ns
ST_15: tmp_17 [4/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_15: tmp_32 [4/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31


 <State 16>: 7.26ns
ST_16: tmp_17 [3/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_16: tmp_32 [3/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31


 <State 17>: 7.26ns
ST_17: tmp_17 [2/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_17: tmp_32 [2/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31


 <State 18>: 7.26ns
ST_18: tmp_17 [1/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_18: tmp_32 [1/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31


 <State 19>: 7.26ns
ST_19: x_assign_4 [5/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_19: x_assign_5 [5/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35


 <State 20>: 7.26ns
ST_20: x_assign_4 [4/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_20: x_assign_5 [4/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35


 <State 21>: 7.26ns
ST_21: x_assign_4 [3/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_21: x_assign_5 [3/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35


 <State 22>: 7.26ns
ST_22: x_assign_4 [2/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_22: x_assign_5 [2/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35


 <State 23>: 7.26ns
ST_23: x_assign_4 [1/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_23: p_Val2_s [1/1] 0.00ns
_ifconv:32  %p_Val2_s = bitcast float %x_assign_4 to i32

ST_23: loc_V [1/1] 0.00ns
_ifconv:33  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_23: loc_V_1 [1/1] 0.00ns
_ifconv:34  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_23: x_assign_5 [1/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35

ST_23: p_Val2_4 [1/1] 0.00ns
_ifconv:72  %p_Val2_4 = bitcast float %x_assign_5 to i32

ST_23: loc_V_2 [1/1] 0.00ns
_ifconv:73  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind

ST_23: loc_V_3 [1/1] 0.00ns
_ifconv:74  %loc_V_3 = trunc i32 %p_Val2_4 to i23


 <State 24>: 7.24ns
ST_24: p_Result_s [1/1] 0.00ns
_ifconv:35  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_24: tmp_8_i_i [1/1] 0.00ns
_ifconv:36  %tmp_8_i_i = zext i24 %p_Result_s to i54

ST_24: tmp_i_i_i_cast2 [1/1] 0.00ns
_ifconv:37  %tmp_i_i_i_cast2 = zext i8 %loc_V to i9

ST_24: sh_assign [1/1] 1.72ns
_ifconv:38  %sh_assign = add i9 -127, %tmp_i_i_i_cast2

ST_24: isNeg [1/1] 0.00ns
_ifconv:39  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_24: tmp_i_i [1/1] 1.72ns
_ifconv:40  %tmp_i_i = sub i8 127, %loc_V

ST_24: tmp_i_i_cast [1/1] 0.00ns
_ifconv:41  %tmp_i_i_cast = sext i8 %tmp_i_i to i9

ST_24: sh_assign_1 [1/1] 1.37ns
_ifconv:42  %sh_assign_1 = select i1 %isNeg, i9 %tmp_i_i_cast, i9 %sh_assign

ST_24: sh_assign_1_cast [1/1] 0.00ns
_ifconv:43  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_24: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:44  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_24: tmp_1_i_i [1/1] 0.00ns
_ifconv:45  %tmp_1_i_i = zext i32 %sh_assign_1_cast to i54

ST_24: tmp_2_i_i [1/1] 2.78ns
_ifconv:46  %tmp_2_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_24: tmp_4_i_i [1/1] 2.78ns
_ifconv:47  %tmp_4_i_i = shl i54 %tmp_8_i_i, %tmp_1_i_i

ST_24: tmp_45 [1/1] 0.00ns
_ifconv:48  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_2_i_i, i32 23)

ST_24: tmp_21 [1/1] 0.00ns
_ifconv:49  %tmp_21 = zext i1 %tmp_45 to i8

ST_24: tmp_22 [1/1] 0.00ns
_ifconv:50  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %tmp_4_i_i, i32 23, i32 30)

ST_24: result_V [1/1] 1.37ns
_ifconv:51  %result_V = select i1 %isNeg, i8 %tmp_21, i8 %tmp_22

ST_24: tmp_i_i_i1_cast1 [1/1] 0.00ns
_ifconv:77  %tmp_i_i_i1_cast1 = zext i8 %loc_V_2 to i9

ST_24: sh_assign_2 [1/1] 1.72ns
_ifconv:78  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_cast1

ST_24: isNeg_1 [1/1] 0.00ns
_ifconv:79  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_24: tmp_i_i1 [1/1] 1.72ns
_ifconv:80  %tmp_i_i1 = sub i8 127, %loc_V_2

ST_24: tmp_i_i1_cast [1/1] 0.00ns
_ifconv:81  %tmp_i_i1_cast = sext i8 %tmp_i_i1 to i9

ST_24: sh_assign_3 [1/1] 1.37ns
_ifconv:82  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_i_i1_cast, i9 %sh_assign_2


 <State 25>: 8.53ns
ST_25: tmp_12_cast [1/1] 0.00ns
_ifconv:21  %tmp_12_cast = zext i8 %pix_11 to i9

ST_25: tmp_27_cast [1/1] 0.00ns
_ifconv:61  %tmp_27_cast = zext i8 %pix_21 to i9

ST_25: p_Result_4 [1/1] 0.00ns
_ifconv:75  %p_Result_4 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

ST_25: tmp_8_i_i1 [1/1] 0.00ns
_ifconv:76  %tmp_8_i_i1 = zext i24 %p_Result_4 to i54

ST_25: sh_assign_3_cast [1/1] 0.00ns
_ifconv:83  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

ST_25: sh_assign_3_cast_cast [1/1] 0.00ns
_ifconv:84  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

ST_25: tmp_1_i_i1 [1/1] 0.00ns
_ifconv:85  %tmp_1_i_i1 = zext i32 %sh_assign_3_cast to i54

ST_25: tmp_2_i_i1 [1/1] 2.78ns
_ifconv:86  %tmp_2_i_i1 = lshr i24 %p_Result_4, %sh_assign_3_cast_cast

ST_25: tmp_4_i_i1 [1/1] 2.78ns
_ifconv:87  %tmp_4_i_i1 = shl i54 %tmp_8_i_i1, %tmp_1_i_i1

ST_25: tmp_49 [1/1] 0.00ns
_ifconv:88  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_2_i_i1, i32 23)

ST_25: tmp_36 [1/1] 0.00ns
_ifconv:89  %tmp_36 = zext i1 %tmp_49 to i8

ST_25: tmp_37 [1/1] 0.00ns
_ifconv:90  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %tmp_4_i_i1, i32 23, i32 30)

ST_25: result_V_1 [1/1] 1.37ns
_ifconv:91  %result_V_1 = select i1 %isNeg_1, i8 %tmp_36, i8 %tmp_37

ST_25: tmp_38_cast [1/1] 0.00ns
_ifconv:92  %tmp_38_cast = zext i8 %result_V to i9

ST_25: x_assign [1/1] 1.72ns
_ifconv:93  %x_assign = sub i9 %tmp_12_cast, %tmp_38_cast

ST_25: neg_i [1/1] 1.84ns
_ifconv:94  %neg_i = sub i9 0, %x_assign

ST_25: abscond_i [1/1] 2.03ns
_ifconv:95  %abscond_i = icmp sgt i9 %x_assign, 0

ST_25: abs_i [1/1] 1.37ns
_ifconv:96  %abs_i = select i1 %abscond_i, i9 %x_assign, i9 %neg_i

ST_25: tmp_data_V_3 [1/1] 2.03ns
_ifconv:97  %tmp_data_V_3 = icmp sgt i9 %abs_i, 14

ST_25: tmp_data_V_4 [1/1] 1.37ns
_ifconv:98  %tmp_data_V_4 = select i1 %tmp_data_V_3, i8 -1, i8 0

ST_25: stg_225 [1/1] 0.00ns
_ifconv:101  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i8 %tmp_data_V_4, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i1 %tmp_user_V_1, i1 %tmp_last_V_1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)

ST_25: tmp_41_cast [1/1] 0.00ns
_ifconv:102  %tmp_41_cast = zext i8 %result_V_1 to i9

ST_25: x_assign_1 [1/1] 1.72ns
_ifconv:103  %x_assign_1 = sub i9 %tmp_27_cast, %tmp_41_cast


 <State 26>: 6.81ns
ST_26: empty_10 [1/1] 0.00ns
_ifconv:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38400, i64 38400, i64 38400)

ST_26: tmp_8 [1/1] 0.00ns
_ifconv:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812)

ST_26: stg_230 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_26: neg_i1 [1/1] 1.84ns
_ifconv:104  %neg_i1 = sub i9 0, %x_assign_1

ST_26: abscond_i1 [1/1] 2.03ns
_ifconv:105  %abscond_i1 = icmp sgt i9 %x_assign_1, 0

ST_26: abs_i1 [1/1] 1.37ns
_ifconv:106  %abs_i1 = select i1 %abscond_i1, i9 %x_assign_1, i9 %neg_i1

ST_26: tmp_data_V_5 [1/1] 2.03ns
_ifconv:107  %tmp_data_V_5 = icmp sgt i9 %abs_i1, 14

ST_26: tmp_data_V_2 [1/1] 1.37ns
_ifconv:108  %tmp_data_V_2 = select i1 %tmp_data_V_5, i8 -1, i8 0

ST_26: stg_236 [1/1] 0.00ns
_ifconv:109  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i8 %tmp_data_V_2, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i1 %tmp_user_V_1, i1 %tmp_last_V_1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)

ST_26: empty_12 [1/1] 0.00ns
_ifconv:110  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_8)

ST_26: stg_238 [1/1] 0.00ns
_ifconv:112  br label %.preheader


 <State 27>: 2.30ns
ST_27: i [1/1] 0.00ns
.preheader189:0  %i = phi i17 [ %i_1, %1 ], [ 0, %0 ]

ST_27: tmp_s [1/1] 2.30ns
.preheader189:1  %tmp_s = icmp ult i17 %i, -54272

ST_27: stg_241 [1/1] 0.00ns
.preheader189:2  br i1 %tmp_s, label %1, label %.loopexit


 <State 28>: 2.71ns
ST_28: empty_8 [1/1] 0.00ns
:3  %empty_8 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i1* %inStream_V_user_V, i1* %inStream_V_last_V, i1* %inStream_V_id_V, i1* %inStream_V_dest_V)

ST_28: tmp_data_V_6 [1/1] 0.00ns
:4  %tmp_data_V_6 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 0

ST_28: tmp_keep_V [1/1] 0.00ns
:5  %tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 1

ST_28: tmp_strb_V [1/1] 0.00ns
:6  %tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 2

ST_28: tmp_user_V [1/1] 0.00ns
:7  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 3

ST_28: tmp_last_V [1/1] 0.00ns
:8  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 4

ST_28: tmp_id_V [1/1] 0.00ns
:9  %tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 5

ST_28: tmp_dest_V [1/1] 0.00ns
:10  %tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 6

ST_28: tmp_data_V [1/1] 0.00ns
:11  %tmp_data_V = trunc i32 %tmp_data_V_6 to i8

ST_28: tmp_data_V_1 [1/1] 0.00ns
:12  %tmp_data_V_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_6, i32 16, i32 23)

ST_28: tmp_3 [1/1] 0.00ns
:13  %tmp_3 = zext i17 %i to i64

ST_28: frame_addr [1/1] 0.00ns
:14  %frame_addr = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_3

ST_28: tmp_4 [1/1] 0.00ns
:15  %tmp_4 = or i17 %i, 1

ST_28: tmp_5 [1/1] 0.00ns
:16  %tmp_5 = zext i17 %tmp_4 to i64

ST_28: frame_addr_1 [1/1] 0.00ns
:17  %frame_addr_1 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_5

ST_28: tmp_6 [1/1] 0.00ns
:18  %tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_data_V, i8 %tmp_data_V)

ST_28: stg_258 [1/1] 2.71ns
:19  store i16 %tmp_6, i16* %frame_addr, align 2

ST_28: tmp_7 [1/1] 0.00ns
:20  %tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_data_V_1, i8 %tmp_data_V_1)

ST_28: stg_260 [1/1] 2.71ns
:21  store i16 %tmp_7, i16* %frame_addr_1, align 2

ST_28: tmp_keep_V_1 [1/1] 0.00ns
:22  %tmp_keep_V_1 = trunc i4 %tmp_keep_V to i1

ST_28: tmp_strb_V_1 [1/1] 0.00ns
:23  %tmp_strb_V_1 = trunc i4 %tmp_strb_V to i1

ST_28: stg_263 [1/1] 0.00ns
:24  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)

ST_28: i_1 [1/1] 2.08ns
:27  %i_1 = add i17 2, %i


 <State 29>: 0.00ns
ST_29: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38400, i64 38400, i64 38400)

ST_29: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1811)

ST_29: stg_267 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_29: stg_268 [1/1] 0.00ns
:25  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i8 %tmp_data_V_1, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)

ST_29: empty_9 [1/1] 0.00ns
:26  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1811, i32 %tmp_2)

ST_29: stg_270 [1/1] 0.00ns
:28  br label %.preheader189


 <State 30>: 0.00ns
ST_30: empty_13 [1/1] 0.00ns
.loopexit:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1810, i32 %tmp)

ST_30: stg_272 [1/1] 0.00ns
.loopexit:1  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f8079cee410; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f80704a0860; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f80704989f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f8070a70520; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f80707afb80; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f807880db70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f8070083990; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f8070456de0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f80690b8480; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f8070052870; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f807bf4c530; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f807bd36a00; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f807bc3f290; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f807b3129c0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x7f807b979d50; pingpong=0; private_global=0; MemPort=[22]; IO mode=bram:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f807b6b2e30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_31                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_32                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_33                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_34                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_35                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_36                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_37                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_38                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_39                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_40                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_41                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_42                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_43                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_44                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_45                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_46                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_47                (specbitsmap      ) [ 0000000000000000000000000000000]
stg_48                (spectopmodule    ) [ 0000000000000000000000000000000]
init_read             (read             ) [ 0111111111111111111111111111110]
stg_50                (specinterface    ) [ 0000000000000000000000000000000]
stg_51                (specinterface    ) [ 0000000000000000000000000000000]
stg_52                (specinterface    ) [ 0000000000000000000000000000000]
stg_53                (specinterface    ) [ 0000000000000000000000000000000]
stg_54                (specinterface    ) [ 0000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 0011111111111111111111111111111]
stg_56                (br               ) [ 0111111111111111111111111111110]
i1                    (phi              ) [ 0010000000000000000000000000000]
tmp_1                 (icmp             ) [ 0011111111111111111111111110000]
stg_59                (br               ) [ 0000000000000000000000000000000]
tmp_9                 (zext             ) [ 0000000000000000000000000000000]
frame_addr_2          (getelementptr    ) [ 0001000000000000000000000000000]
tmp_23                (or               ) [ 0000000000000000000000000000000]
tmp_24                (zext             ) [ 0000000000000000000000000000000]
frame_addr_3          (getelementptr    ) [ 0001000000000000000000000000000]
i_2                   (add              ) [ 0111111111111111111111111110000]
empty_11              (read             ) [ 0000000000000000000000000000000]
tmp_data_V_7          (extractvalue     ) [ 0000000000000000000000000000000]
tmp_keep_V_2          (extractvalue     ) [ 0000000000000000000000000000000]
tmp_strb_V_2          (extractvalue     ) [ 0000000000000000000000000000000]
tmp_user_V_1          (extractvalue     ) [ 0011111111111111111111111110000]
tmp_last_V_1          (extractvalue     ) [ 0011111111111111111111111110000]
tmp_id_V_1            (extractvalue     ) [ 0011111111111111111111111110000]
tmp_dest_V_1          (extractvalue     ) [ 0011111111111111111111111110000]
pix_11                (trunc            ) [ 0011111111111111111111111100000]
pix_21                (partselect       ) [ 0011111111111111111111111100000]
frame_load            (load             ) [ 0000000000000000000000000000000]
pix_12                (trunc            ) [ 0010100000000000000000000000000]
pix_13                (partselect       ) [ 0010100000000000000000000000000]
tmp_10                (bitconcatenate   ) [ 0000000000000000000000000000000]
stg_82                (store            ) [ 0000000000000000000000000000000]
tmp_11                (zext             ) [ 0011111110000000000000000000000]
frame_load_1          (load             ) [ 0000000000000000000000000000000]
pix_22                (trunc            ) [ 0010100000000000000000000000000]
pix_23                (partselect       ) [ 0011110000000000000000000000000]
tmp_25                (bitconcatenate   ) [ 0000000000000000000000000000000]
stg_89                (store            ) [ 0000000000000000000000000000000]
tmp_26                (zext             ) [ 0011111110000000000000000000000]
tmp_keep_V_3          (trunc            ) [ 0011111111111111111111111110000]
tmp_strb_V_3          (trunc            ) [ 0011111111111111111111111110000]
tmp_14                (zext             ) [ 0011011111000000000000000000000]
tmp_18                (zext             ) [ 0011011111000000000000000000000]
tmp_29                (zext             ) [ 0011011111000000000000000000000]
tmp_33                (zext             ) [ 0011001111100000000000000000000]
tmp_12                (sitofp           ) [ 0011000001111000000000000000000]
tmp_27                (sitofp           ) [ 0011000001111000000000000000000]
tmp_15                (sitofp           ) [ 0011000000111100000000000000000]
tmp_19                (sitofp           ) [ 0011000000111100000000000000000]
tmp_30                (sitofp           ) [ 0011000000111100000000000000000]
tmp_34                (sitofp           ) [ 0011000000011110000000000000000]
tmp_13                (fmul             ) [ 0011000000000111111000000000000]
tmp_28                (fmul             ) [ 0011000000000111111000000000000]
tmp_16                (fmul             ) [ 0011000000000011111000000000000]
tmp_20                (fmul             ) [ 0011000000000011111111110000000]
tmp_31                (fmul             ) [ 0011000000000011111000000000000]
tmp_35                (fmul             ) [ 0011000000000001111111110000000]
tmp_17                (fadd             ) [ 0011000000000000000111110000000]
tmp_32                (fadd             ) [ 0011000000000000000111110000000]
x_assign_4            (fadd             ) [ 0000000000000000000000000000000]
p_Val2_s              (bitcast          ) [ 0000000000000000000000000000000]
loc_V                 (partselect       ) [ 0010000000000000000000001000000]
loc_V_1               (trunc            ) [ 0010000000000000000000001000000]
x_assign_5            (fadd             ) [ 0000000000000000000000000000000]
p_Val2_4              (bitcast          ) [ 0000000000000000000000000000000]
loc_V_2               (partselect       ) [ 0010000000000000000000001000000]
loc_V_3               (trunc            ) [ 0011000000000000000000001100000]
p_Result_s            (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_8_i_i             (zext             ) [ 0000000000000000000000000000000]
tmp_i_i_i_cast2       (zext             ) [ 0000000000000000000000000000000]
sh_assign             (add              ) [ 0000000000000000000000000000000]
isNeg                 (bitselect        ) [ 0000000000000000000000000000000]
tmp_i_i               (sub              ) [ 0000000000000000000000000000000]
tmp_i_i_cast          (sext             ) [ 0000000000000000000000000000000]
sh_assign_1           (select           ) [ 0000000000000000000000000000000]
sh_assign_1_cast      (sext             ) [ 0000000000000000000000000000000]
sh_assign_1_cast_cast (sext             ) [ 0000000000000000000000000000000]
tmp_1_i_i             (zext             ) [ 0000000000000000000000000000000]
tmp_2_i_i             (lshr             ) [ 0000000000000000000000000000000]
tmp_4_i_i             (shl              ) [ 0000000000000000000000000000000]
tmp_45                (bitselect        ) [ 0000000000000000000000000000000]
tmp_21                (zext             ) [ 0000000000000000000000000000000]
tmp_22                (partselect       ) [ 0000000000000000000000000000000]
result_V              (select           ) [ 0001000000000000000000000100000]
tmp_i_i_i1_cast1      (zext             ) [ 0000000000000000000000000000000]
sh_assign_2           (add              ) [ 0000000000000000000000000000000]
isNeg_1               (bitselect        ) [ 0001000000000000000000000100000]
tmp_i_i1              (sub              ) [ 0000000000000000000000000000000]
tmp_i_i1_cast         (sext             ) [ 0000000000000000000000000000000]
sh_assign_3           (select           ) [ 0001000000000000000000000100000]
tmp_12_cast           (zext             ) [ 0000000000000000000000000000000]
tmp_27_cast           (zext             ) [ 0000000000000000000000000000000]
p_Result_4            (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_8_i_i1            (zext             ) [ 0000000000000000000000000000000]
sh_assign_3_cast      (sext             ) [ 0000000000000000000000000000000]
sh_assign_3_cast_cast (sext             ) [ 0000000000000000000000000000000]
tmp_1_i_i1            (zext             ) [ 0000000000000000000000000000000]
tmp_2_i_i1            (lshr             ) [ 0000000000000000000000000000000]
tmp_4_i_i1            (shl              ) [ 0000000000000000000000000000000]
tmp_49                (bitselect        ) [ 0000000000000000000000000000000]
tmp_36                (zext             ) [ 0000000000000000000000000000000]
tmp_37                (partselect       ) [ 0000000000000000000000000000000]
result_V_1            (select           ) [ 0000000000000000000000000000000]
tmp_38_cast           (zext             ) [ 0000000000000000000000000000000]
x_assign              (sub              ) [ 0000000000000000000000000000000]
neg_i                 (sub              ) [ 0000000000000000000000000000000]
abscond_i             (icmp             ) [ 0000000000000000000000000000000]
abs_i                 (select           ) [ 0000000000000000000000000000000]
tmp_data_V_3          (icmp             ) [ 0000000000000000000000000000000]
tmp_data_V_4          (select           ) [ 0000000000000000000000000000000]
stg_225               (write            ) [ 0000000000000000000000000000000]
tmp_41_cast           (zext             ) [ 0000000000000000000000000000000]
x_assign_1            (sub              ) [ 0010000000000000000000000010000]
empty_10              (speclooptripcount) [ 0000000000000000000000000000000]
tmp_8                 (specregionbegin  ) [ 0000000000000000000000000000000]
stg_230               (specpipeline     ) [ 0000000000000000000000000000000]
neg_i1                (sub              ) [ 0000000000000000000000000000000]
abscond_i1            (icmp             ) [ 0000000000000000000000000000000]
abs_i1                (select           ) [ 0000000000000000000000000000000]
tmp_data_V_5          (icmp             ) [ 0000000000000000000000000000000]
tmp_data_V_2          (select           ) [ 0000000000000000000000000000000]
stg_236               (write            ) [ 0000000000000000000000000000000]
empty_12              (specregionend    ) [ 0000000000000000000000000000000]
stg_238               (br               ) [ 0111111111111111111111111110000]
i                     (phi              ) [ 0000000000000000000000000001100]
tmp_s                 (icmp             ) [ 0000000000000000000000000001110]
stg_241               (br               ) [ 0000000000000000000000000000000]
empty_8               (read             ) [ 0000000000000000000000000000000]
tmp_data_V_6          (extractvalue     ) [ 0000000000000000000000000000000]
tmp_keep_V            (extractvalue     ) [ 0000000000000000000000000000000]
tmp_strb_V            (extractvalue     ) [ 0000000000000000000000000000000]
tmp_user_V            (extractvalue     ) [ 0000000000000000000000000001010]
tmp_last_V            (extractvalue     ) [ 0000000000000000000000000001010]
tmp_id_V              (extractvalue     ) [ 0000000000000000000000000001010]
tmp_dest_V            (extractvalue     ) [ 0000000000000000000000000001010]
tmp_data_V            (trunc            ) [ 0000000000000000000000000000000]
tmp_data_V_1          (partselect       ) [ 0000000000000000000000000001010]
tmp_3                 (zext             ) [ 0000000000000000000000000000000]
frame_addr            (getelementptr    ) [ 0000000000000000000000000000000]
tmp_4                 (or               ) [ 0000000000000000000000000000000]
tmp_5                 (zext             ) [ 0000000000000000000000000000000]
frame_addr_1          (getelementptr    ) [ 0000000000000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 0000000000000000000000000000000]
stg_258               (store            ) [ 0000000000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 0000000000000000000000000000000]
stg_260               (store            ) [ 0000000000000000000000000000000]
tmp_keep_V_1          (trunc            ) [ 0000000000000000000000000001010]
tmp_strb_V_1          (trunc            ) [ 0000000000000000000000000001010]
stg_263               (write            ) [ 0000000000000000000000000000000]
i_1                   (add              ) [ 0100000000000000000000000001010]
empty                 (speclooptripcount) [ 0000000000000000000000000000000]
tmp_2                 (specregionbegin  ) [ 0000000000000000000000000000000]
stg_267               (specpipeline     ) [ 0000000000000000000000000000000]
stg_268               (write            ) [ 0000000000000000000000000000000]
empty_9               (specregionend    ) [ 0000000000000000000000000000000]
stg_270               (br               ) [ 0100000000000000000000000001110]
empty_13              (specregionend    ) [ 0000000000000000000000000000000]
stg_272               (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="frame">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="init">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="backsub_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="init_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="44" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_11/3 empty_8/28 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="1" slack="0"/>
<pin id="162" dir="0" index="7" bw="1" slack="0"/>
<pin id="163" dir="0" index="8" bw="8" slack="0"/>
<pin id="164" dir="0" index="9" bw="1" slack="0"/>
<pin id="165" dir="0" index="10" bw="1" slack="0"/>
<pin id="166" dir="0" index="11" bw="1" slack="0"/>
<pin id="167" dir="0" index="12" bw="1" slack="0"/>
<pin id="168" dir="0" index="13" bw="1" slack="0"/>
<pin id="169" dir="0" index="14" bw="1" slack="0"/>
<pin id="170" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_225/25 stg_236/26 stg_263/28 stg_268/29 "/>
</bind>
</comp>

<comp id="179" class="1004" name="frame_addr_2_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="17" slack="0"/>
<pin id="183" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_addr_2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="3" bw="17" slack="0"/>
<pin id="199" dir="0" index="4" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="frame_load/2 frame_load_1/2 stg_82/3 stg_89/3 stg_258/28 stg_260/28 "/>
</bind>
</comp>

<comp id="191" class="1004" name="frame_addr_3_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="17" slack="0"/>
<pin id="195" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_addr_3/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="frame_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="17" slack="0"/>
<pin id="206" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_addr/28 "/>
</bind>
</comp>

<comp id="209" class="1004" name="frame_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="17" slack="0"/>
<pin id="213" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_addr_1/28 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="1"/>
<pin id="220" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i1_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="17" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="1"/>
<pin id="231" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="17" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/27 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_17/14 x_assign_4/19 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_32/14 x_assign_5/19 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_13/9 tmp_16/10 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_28/9 tmp_20/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_31/10 tmp_35/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_12/3 tmp_15/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_27/3 tmp_19/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_30/4 tmp_34/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="44" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_7/3 tmp_data_V_6/28 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="44" slack="0"/>
<pin id="282" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_2/3 tmp_keep_V/28 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="44" slack="0"/>
<pin id="286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V_2/3 tmp_strb_V/28 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="44" slack="0"/>
<pin id="290" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_1/3 tmp_user_V/28 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="44" slack="0"/>
<pin id="295" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_1/3 tmp_last_V/28 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="44" slack="0"/>
<pin id="300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_1/3 tmp_id_V/28 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="44" slack="0"/>
<pin id="305" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_1/3 tmp_dest_V/28 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_21/3 tmp_data_V_1/28 "/>
</bind>
</comp>

<comp id="318" class="1005" name="reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_21 tmp_data_V_1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="17" slack="0"/>
<pin id="325" dir="0" index="1" bw="17" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_9_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="17" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_23_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="17" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_24_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="17" slack="0"/>
<pin id="348" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="pix_11_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_11/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="pix_12_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_12/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="pix_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="5" slack="0"/>
<pin id="364" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_13/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_10_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_11_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="pix_22_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_22/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="pix_23_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="0" index="2" bw="5" slack="0"/>
<pin id="391" dir="0" index="3" bw="5" slack="0"/>
<pin id="392" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_23/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_25_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_26_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_keep_V_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_keep_V_3/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_strb_V_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_strb_V_3/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_14_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_18_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_29_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_33_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="2"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Val2_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/23 "/>
</bind>
</comp>

<comp id="439" class="1004" name="loc_V_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/23 "/>
</bind>
</comp>

<comp id="449" class="1004" name="loc_V_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/23 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Val2_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_4/23 "/>
</bind>
</comp>

<comp id="457" class="1004" name="loc_V_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="0" index="3" bw="6" slack="0"/>
<pin id="462" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/23 "/>
</bind>
</comp>

<comp id="467" class="1004" name="loc_V_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/23 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_Result_s_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="24" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="23" slack="1"/>
<pin id="475" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_8_i_i_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="24" slack="0"/>
<pin id="480" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_i/24 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_i_i_i_cast2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast2/24 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sh_assign_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/24 "/>
</bind>
</comp>

<comp id="491" class="1004" name="isNeg_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/24 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_i_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="1"/>
<pin id="502" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i/24 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_i_i_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_cast/24 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sh_assign_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="0" index="2" bw="9" slack="0"/>
<pin id="512" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/24 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sh_assign_1_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/24 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sh_assign_1_cast_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="0"/>
<pin id="522" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/24 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_1_i_i_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_i/24 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_2_i_i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="0"/>
<pin id="530" dir="0" index="1" bw="9" slack="0"/>
<pin id="531" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2_i_i/24 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_4_i_i_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="24" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4_i_i/24 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_45_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="24" slack="0"/>
<pin id="543" dir="0" index="2" bw="6" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/24 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_21_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/24 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_22_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="54" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="0" index="3" bw="6" slack="0"/>
<pin id="557" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/24 "/>
</bind>
</comp>

<comp id="562" class="1004" name="result_V_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="8" slack="0"/>
<pin id="566" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/24 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_i_i_i1_cast1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_cast1/24 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sh_assign_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_2/24 "/>
</bind>
</comp>

<comp id="579" class="1004" name="isNeg_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="9" slack="0"/>
<pin id="582" dir="0" index="2" bw="5" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/24 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_i_i1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="1"/>
<pin id="590" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i1/24 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_i_i1_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i1_cast/24 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sh_assign_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="0" index="2" bw="9" slack="0"/>
<pin id="600" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/24 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_12_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="22"/>
<pin id="606" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/25 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_27_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="22"/>
<pin id="609" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/25 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_Result_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="24" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="23" slack="2"/>
<pin id="615" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/25 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_8_i_i1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="24" slack="0"/>
<pin id="620" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_i1/25 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sh_assign_3_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast/25 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sh_assign_3_cast_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="1"/>
<pin id="627" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast_cast/25 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_1_i_i1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_i1/25 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_2_i_i1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="24" slack="0"/>
<pin id="634" dir="0" index="1" bw="9" slack="0"/>
<pin id="635" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2_i_i1/25 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_4_i_i1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="24" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4_i_i1/25 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_49_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="24" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/25 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_36_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/25 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_37_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="54" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="6" slack="0"/>
<pin id="661" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/25 "/>
</bind>
</comp>

<comp id="666" class="1004" name="result_V_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="0" index="2" bw="8" slack="0"/>
<pin id="670" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_1/25 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_38_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/25 "/>
</bind>
</comp>

<comp id="676" class="1004" name="x_assign_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_assign/25 "/>
</bind>
</comp>

<comp id="682" class="1004" name="neg_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="9" slack="0"/>
<pin id="685" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_i/25 "/>
</bind>
</comp>

<comp id="688" class="1004" name="abscond_i_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_i/25 "/>
</bind>
</comp>

<comp id="694" class="1004" name="abs_i_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="9" slack="0"/>
<pin id="697" dir="0" index="2" bw="9" slack="0"/>
<pin id="698" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_i/25 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_data_V_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="0"/>
<pin id="704" dir="0" index="1" bw="5" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_data_V_3/25 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_data_V_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_4/25 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_41_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/25 "/>
</bind>
</comp>

<comp id="721" class="1004" name="x_assign_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_assign_1/25 "/>
</bind>
</comp>

<comp id="727" class="1004" name="neg_i1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="9" slack="1"/>
<pin id="730" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_i1/26 "/>
</bind>
</comp>

<comp id="732" class="1004" name="abscond_i1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="1"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_i1/26 "/>
</bind>
</comp>

<comp id="737" class="1004" name="abs_i1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="9" slack="1"/>
<pin id="740" dir="0" index="2" bw="9" slack="0"/>
<pin id="741" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_i1/26 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_data_V_5_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="0"/>
<pin id="746" dir="0" index="1" bw="5" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_data_V_5/26 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_data_V_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_2/26 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_s_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="17" slack="0"/>
<pin id="761" dir="0" index="1" bw="17" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/27 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_data_V_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/28 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_3_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="17" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/28 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_4_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="17" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/28 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="17" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/28 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_6_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="0" index="2" bw="8" slack="0"/>
<pin id="790" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/28 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_7_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/28 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_keep_V_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="0"/>
<pin id="806" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_keep_V_1/28 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_strb_V_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="0"/>
<pin id="811" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_strb_V_1/28 "/>
</bind>
</comp>

<comp id="814" class="1004" name="i_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="0"/>
<pin id="816" dir="0" index="1" bw="17" slack="1"/>
<pin id="817" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/28 "/>
</bind>
</comp>

<comp id="820" class="1005" name="init_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_1_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="frame_addr_2_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="17" slack="1"/>
<pin id="830" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="frame_addr_2 "/>
</bind>
</comp>

<comp id="833" class="1005" name="frame_addr_3_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="17" slack="1"/>
<pin id="835" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="frame_addr_3 "/>
</bind>
</comp>

<comp id="838" class="1005" name="i_2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="17" slack="0"/>
<pin id="840" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_user_V_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="22"/>
<pin id="845" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_last_V_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="22"/>
<pin id="850" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_id_V_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="22"/>
<pin id="855" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_dest_V_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="22"/>
<pin id="860" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="pix_11_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="22"/>
<pin id="865" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="pix_11 "/>
</bind>
</comp>

<comp id="868" class="1005" name="pix_12_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="1"/>
<pin id="870" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_12 "/>
</bind>
</comp>

<comp id="873" class="1005" name="pix_13_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="1"/>
<pin id="875" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_13 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_11_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="883" class="1005" name="pix_22_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="1"/>
<pin id="885" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_22 "/>
</bind>
</comp>

<comp id="888" class="1005" name="pix_23_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="2"/>
<pin id="890" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_23 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_26_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_keep_V_3_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="22"/>
<pin id="900" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_keep_V_3 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_strb_V_3_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="22"/>
<pin id="905" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_strb_V_3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_14_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_18_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_29_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_33_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_12_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_27_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_15_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp_19_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_30_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_34_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_13_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="2"/>
<pin id="960" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_28_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="2"/>
<pin id="965" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_16_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_20_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="6"/>
<pin id="975" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_31_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_35_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="5"/>
<pin id="985" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_17_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_32_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="998" class="1005" name="loc_V_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="1"/>
<pin id="1000" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1004" class="1005" name="loc_V_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="23" slack="1"/>
<pin id="1006" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="loc_V_2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="1"/>
<pin id="1011" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="loc_V_3_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="23" slack="2"/>
<pin id="1017" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_3 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="result_V_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="1"/>
<pin id="1022" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1025" class="1005" name="isNeg_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="sh_assign_3_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="9" slack="1"/>
<pin id="1032" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_3 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="x_assign_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="9" slack="1"/>
<pin id="1038" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_s_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1047" class="1005" name="tmp_user_V_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="1"/>
<pin id="1049" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_last_V_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_id_V_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_dest_V_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_keep_V_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_strb_V_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="i_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="17" slack="1"/>
<pin id="1079" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="171"><net_src comp="114" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="62" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="3"/><net_sink comp="186" pin=3"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="202" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="186" pin=3"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="253"><net_src comp="84" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="88" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="86" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="266"><net_src comp="88" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="279"><net_src comp="136" pin="8"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="136" pin="8"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="136" pin="8"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="136" pin="8"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="296"><net_src comp="136" pin="8"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="301"><net_src comp="136" pin="8"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="306"><net_src comp="136" pin="8"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="154" pin=14"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="276" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="308" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="327"><net_src comp="222" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="222" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="338"><net_src comp="222" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="222" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="276" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="186" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="76" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="186" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="78" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="80" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="374"><net_src comp="82" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="355" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="351" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="377"><net_src comp="369" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="381"><net_src comp="351" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="386"><net_src comp="186" pin="5"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="186" pin="5"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="80" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="402"><net_src comp="82" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="308" pin="4"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="397" pin="3"/><net_sink comp="186" pin=4"/></net>

<net id="409"><net_src comp="308" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="414"><net_src comp="280" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="284" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="438"><net_src comp="241" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="74" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="90" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="435" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="245" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="70" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="470"><net_src comp="453" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="92" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="94" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="96" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="98" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="78" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="491" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="485" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="508" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="516" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="471" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="520" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="478" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="524" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="102" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="528" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="74" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="104" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="534" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="74" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="90" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="567"><net_src comp="491" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="548" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="552" pin="4"/><net_sink comp="562" pin=2"/></net>

<net id="577"><net_src comp="96" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="98" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="100" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="579" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="573" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="610"><net_src comp="318" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="94" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="611" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="625" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="618" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="628" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="102" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="632" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="74" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="104" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="638" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="74" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="90" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="671"><net_src comp="652" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="672"><net_src comp="656" pin="4"/><net_sink comp="666" pin=2"/></net>

<net id="680"><net_src comp="604" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="106" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="676" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="106" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="676" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="682" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="108" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="110" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="112" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="716"><net_src comp="708" pin="3"/><net_sink comp="154" pin=8"/></net>

<net id="720"><net_src comp="666" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="607" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="106" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="106" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="727" pin="2"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="108" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="110" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="112" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="758"><net_src comp="750" pin="3"/><net_sink comp="154" pin=8"/></net>

<net id="763"><net_src comp="233" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="60" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="768"><net_src comp="276" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="773"><net_src comp="229" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="779"><net_src comp="229" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="64" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="791"><net_src comp="82" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="765" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="765" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="794"><net_src comp="786" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="800"><net_src comp="82" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="308" pin="4"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="308" pin="4"/><net_sink comp="795" pin=2"/></net>

<net id="803"><net_src comp="795" pin="3"/><net_sink comp="186" pin=4"/></net>

<net id="807"><net_src comp="280" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="812"><net_src comp="284" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="818"><net_src comp="66" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="229" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="130" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="323" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="179" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="836"><net_src comp="191" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="841"><net_src comp="345" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="846"><net_src comp="288" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="851"><net_src comp="293" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="856"><net_src comp="298" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="861"><net_src comp="303" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="154" pin=14"/></net>

<net id="866"><net_src comp="351" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="871"><net_src comp="355" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="876"><net_src comp="359" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="881"><net_src comp="378" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="886"><net_src comp="383" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="891"><net_src comp="387" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="896"><net_src comp="406" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="901"><net_src comp="411" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="906"><net_src comp="415" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="911"><net_src comp="419" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="916"><net_src comp="423" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="921"><net_src comp="427" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="926"><net_src comp="431" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="931"><net_src comp="267" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="936"><net_src comp="270" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="941"><net_src comp="267" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="946"><net_src comp="270" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="951"><net_src comp="273" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="956"><net_src comp="273" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="961"><net_src comp="249" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="966"><net_src comp="254" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="971"><net_src comp="249" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="976"><net_src comp="254" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="981"><net_src comp="261" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="986"><net_src comp="261" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="991"><net_src comp="241" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="996"><net_src comp="245" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1001"><net_src comp="439" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1007"><net_src comp="449" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1012"><net_src comp="457" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1018"><net_src comp="467" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1023"><net_src comp="562" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1028"><net_src comp="579" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1033"><net_src comp="596" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1039"><net_src comp="721" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1046"><net_src comp="759" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="288" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="1055"><net_src comp="293" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="1060"><net_src comp="298" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="1065"><net_src comp="303" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="154" pin=14"/></net>

<net id="1070"><net_src comp="804" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="1075"><net_src comp="809" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="1080"><net_src comp="814" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="233" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {25 26 28 29 }
	Port: outStream_V_keep_V | {25 26 28 29 }
	Port: outStream_V_strb_V | {25 26 28 29 }
	Port: outStream_V_user_V | {25 26 28 29 }
	Port: outStream_V_last_V | {25 26 28 29 }
	Port: outStream_V_id_V | {25 26 28 29 }
	Port: outStream_V_dest_V | {25 26 28 29 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		stg_59 : 2
		tmp_9 : 1
		frame_addr_2 : 2
		frame_load : 3
		tmp_23 : 1
		tmp_24 : 1
		frame_addr_3 : 2
		frame_load_1 : 3
		i_2 : 1
	State 3
		pix_11 : 1
		pix_21 : 1
		pix_12 : 1
		pix_13 : 1
		tmp_10 : 2
		stg_82 : 3
		tmp_11 : 2
		tmp_12 : 3
		pix_22 : 1
		pix_23 : 1
		tmp_25 : 2
		stg_89 : 3
		tmp_26 : 2
		tmp_27 : 3
		tmp_keep_V_3 : 1
		tmp_strb_V_3 : 1
	State 4
		tmp_15 : 1
		tmp_19 : 1
		tmp_30 : 1
	State 5
		tmp_34 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
		p_Val2_4 : 1
		loc_V_2 : 2
		loc_V_3 : 2
	State 24
		tmp_8_i_i : 1
		sh_assign : 1
		isNeg : 2
		tmp_i_i_cast : 1
		sh_assign_1 : 3
		sh_assign_1_cast : 4
		sh_assign_1_cast_cast : 4
		tmp_1_i_i : 5
		tmp_2_i_i : 5
		tmp_4_i_i : 6
		tmp_45 : 6
		tmp_21 : 7
		tmp_22 : 7
		result_V : 8
		sh_assign_2 : 1
		isNeg_1 : 2
		tmp_i_i1_cast : 1
		sh_assign_3 : 3
	State 25
		tmp_8_i_i1 : 1
		tmp_1_i_i1 : 1
		tmp_2_i_i1 : 1
		tmp_4_i_i1 : 2
		tmp_49 : 2
		tmp_36 : 3
		tmp_37 : 3
		result_V_1 : 4
		x_assign : 1
		neg_i : 2
		abscond_i : 2
		abs_i : 3
		tmp_data_V_3 : 4
		tmp_data_V_4 : 5
		stg_225 : 6
		tmp_41_cast : 5
		x_assign_1 : 6
	State 26
		abs_i1 : 1
		tmp_data_V_5 : 2
		tmp_data_V_2 : 3
		stg_236 : 4
		empty_12 : 1
	State 27
		tmp_s : 1
		stg_241 : 2
	State 28
		tmp_data_V : 1
		tmp_data_V_1 : 1
		frame_addr : 1
		frame_addr_1 : 1
		tmp_6 : 2
		stg_258 : 3
		tmp_7 : 2
		stg_260 : 3
		tmp_keep_V_1 : 1
		tmp_strb_V_1 : 1
		stg_263 : 2
	State 29
		empty_9 : 1
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_267          |    0    |   340   |   554   |
|  sitofp  |          grp_fu_270          |    0    |   340   |   554   |
|          |          grp_fu_273          |    0    |   340   |   554   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_249          |    3    |   143   |   321   |
|   fmul   |          grp_fu_254          |    3    |   143   |   321   |
|          |          grp_fu_261          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_241          |    2    |   205   |   390   |
|          |          grp_fu_245          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|    shl   |       tmp_4_i_i_fu_534       |    0    |    0    |    88   |
|          |       tmp_4_i_i1_fu_638      |    0    |    0    |    88   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       tmp_2_i_i_fu_528       |    0    |    0    |    63   |
|          |       tmp_2_i_i1_fu_632      |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|
|          |      sh_assign_1_fu_508      |    0    |    0    |    9    |
|          |        result_V_fu_562       |    0    |    0    |    8    |
|          |      sh_assign_3_fu_596      |    0    |    0    |    9    |
|  select  |       result_V_1_fu_666      |    0    |    0    |    8    |
|          |         abs_i_fu_694         |    0    |    0    |    9    |
|          |      tmp_data_V_4_fu_708     |    0    |    0    |    1    |
|          |         abs_i1_fu_737        |    0    |    0    |    9    |
|          |      tmp_data_V_2_fu_750     |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |          i_2_fu_345          |    0    |    0    |    17   |
|    add   |       sh_assign_fu_485       |    0    |    0    |    8    |
|          |      sh_assign_2_fu_573      |    0    |    0    |    8    |
|          |          i_1_fu_814          |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_i_i_fu_499        |    0    |    0    |    8    |
|          |        tmp_i_i1_fu_587       |    0    |    0    |    8    |
|    sub   |        x_assign_fu_676       |    0    |    0    |    8    |
|          |         neg_i_fu_682         |    0    |    0    |    9    |
|          |       x_assign_1_fu_721      |    0    |    0    |    8    |
|          |         neg_i1_fu_727        |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_323         |    0    |    0    |    6    |
|          |       abscond_i_fu_688       |    0    |    0    |    3    |
|   icmp   |      tmp_data_V_3_fu_702     |    0    |    0    |    3    |
|          |       abscond_i1_fu_732      |    0    |    0    |    3    |
|          |      tmp_data_V_5_fu_744     |    0    |    0    |    3    |
|          |         tmp_s_fu_759         |    0    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|   read   |     init_read_read_fu_130    |    0    |    0    |    0    |
|          |        grp_read_fu_136       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_154       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_276          |    0    |    0    |    0    |
|          |          grp_fu_280          |    0    |    0    |    0    |
|          |          grp_fu_284          |    0    |    0    |    0    |
|extractvalue|          grp_fu_288          |    0    |    0    |    0    |
|          |          grp_fu_293          |    0    |    0    |    0    |
|          |          grp_fu_298          |    0    |    0    |    0    |
|          |          grp_fu_303          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_308          |    0    |    0    |    0    |
|          |         pix_13_fu_359        |    0    |    0    |    0    |
|          |         pix_23_fu_387        |    0    |    0    |    0    |
|partselect|         loc_V_fu_439         |    0    |    0    |    0    |
|          |        loc_V_2_fu_457        |    0    |    0    |    0    |
|          |         tmp_22_fu_552        |    0    |    0    |    0    |
|          |         tmp_37_fu_656        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_329         |    0    |    0    |    0    |
|          |         tmp_24_fu_340        |    0    |    0    |    0    |
|          |         tmp_11_fu_378        |    0    |    0    |    0    |
|          |         tmp_26_fu_406        |    0    |    0    |    0    |
|          |         tmp_14_fu_419        |    0    |    0    |    0    |
|          |         tmp_18_fu_423        |    0    |    0    |    0    |
|          |         tmp_29_fu_427        |    0    |    0    |    0    |
|          |         tmp_33_fu_431        |    0    |    0    |    0    |
|          |       tmp_8_i_i_fu_478       |    0    |    0    |    0    |
|          |    tmp_i_i_i_cast2_fu_482    |    0    |    0    |    0    |
|   zext   |       tmp_1_i_i_fu_524       |    0    |    0    |    0    |
|          |         tmp_21_fu_548        |    0    |    0    |    0    |
|          |    tmp_i_i_i1_cast1_fu_570   |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_604      |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_607      |    0    |    0    |    0    |
|          |       tmp_8_i_i1_fu_618      |    0    |    0    |    0    |
|          |       tmp_1_i_i1_fu_628      |    0    |    0    |    0    |
|          |         tmp_36_fu_652        |    0    |    0    |    0    |
|          |      tmp_38_cast_fu_673      |    0    |    0    |    0    |
|          |      tmp_41_cast_fu_717      |    0    |    0    |    0    |
|          |         tmp_3_fu_770         |    0    |    0    |    0    |
|          |         tmp_5_fu_781         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    or    |         tmp_23_fu_334        |    0    |    0    |    0    |
|          |         tmp_4_fu_775         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         pix_11_fu_351        |    0    |    0    |    0    |
|          |         pix_12_fu_355        |    0    |    0    |    0    |
|          |         pix_22_fu_383        |    0    |    0    |    0    |
|          |      tmp_keep_V_3_fu_411     |    0    |    0    |    0    |
|   trunc  |      tmp_strb_V_3_fu_415     |    0    |    0    |    0    |
|          |        loc_V_1_fu_449        |    0    |    0    |    0    |
|          |        loc_V_3_fu_467        |    0    |    0    |    0    |
|          |       tmp_data_V_fu_765      |    0    |    0    |    0    |
|          |      tmp_keep_V_1_fu_804     |    0    |    0    |    0    |
|          |      tmp_strb_V_1_fu_809     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_10_fu_369        |    0    |    0    |    0    |
|          |         tmp_25_fu_397        |    0    |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_471      |    0    |    0    |    0    |
|          |       p_Result_4_fu_611      |    0    |    0    |    0    |
|          |         tmp_6_fu_786         |    0    |    0    |    0    |
|          |         tmp_7_fu_795         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         isNeg_fu_491         |    0    |    0    |    0    |
| bitselect|         tmp_45_fu_540        |    0    |    0    |    0    |
|          |        isNeg_1_fu_579        |    0    |    0    |    0    |
|          |         tmp_49_fu_644        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_i_i_cast_fu_504     |    0    |    0    |    0    |
|          |    sh_assign_1_cast_fu_516   |    0    |    0    |    0    |
|   sext   | sh_assign_1_cast_cast_fu_520 |    0    |    0    |    0    |
|          |     tmp_i_i1_cast_fu_592     |    0    |    0    |    0    |
|          |    sh_assign_3_cast_fu_622   |    0    |    0    |    0    |
|          | sh_assign_3_cast_cast_fu_625 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    13   |   1859  |   3885  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| frame_addr_2_reg_828|   17   |
| frame_addr_3_reg_833|   17   |
|      i1_reg_218     |   17   |
|     i_1_reg_1077    |   17   |
|     i_2_reg_838     |   17   |
|      i_reg_229      |   17   |
|  init_read_reg_820  |    1   |
|   isNeg_1_reg_1025  |    1   |
|   loc_V_1_reg_1004  |   23   |
|   loc_V_2_reg_1009  |    8   |
|   loc_V_3_reg_1015  |   23   |
|    loc_V_reg_998    |    8   |
|    pix_11_reg_863   |    8   |
|    pix_12_reg_868   |    8   |
|    pix_13_reg_873   |    8   |
|    pix_22_reg_883   |    8   |
|    pix_23_reg_888   |    8   |
|       reg_318       |    8   |
|  result_V_reg_1020  |    8   |
| sh_assign_3_reg_1030|    9   |
|    tmp_11_reg_878   |   32   |
|    tmp_12_reg_928   |   32   |
|    tmp_13_reg_958   |   32   |
|    tmp_14_reg_908   |   32   |
|    tmp_15_reg_938   |   32   |
|    tmp_16_reg_968   |   32   |
|    tmp_17_reg_988   |   32   |
|    tmp_18_reg_913   |   32   |
|    tmp_19_reg_943   |   32   |
|    tmp_1_reg_824    |    1   |
|    tmp_20_reg_973   |   32   |
|    tmp_26_reg_893   |   32   |
|    tmp_27_reg_933   |   32   |
|    tmp_28_reg_963   |   32   |
|    tmp_29_reg_918   |   32   |
|    tmp_30_reg_948   |   32   |
|    tmp_31_reg_978   |   32   |
|    tmp_32_reg_993   |   32   |
|    tmp_33_reg_923   |   32   |
|    tmp_34_reg_953   |   32   |
|    tmp_35_reg_983   |   32   |
| tmp_dest_V_1_reg_858|    1   |
| tmp_dest_V_reg_1062 |    1   |
|  tmp_id_V_1_reg_853 |    1   |
|  tmp_id_V_reg_1057  |    1   |
|tmp_keep_V_1_reg_1067|    1   |
| tmp_keep_V_3_reg_898|    1   |
| tmp_last_V_1_reg_848|    1   |
| tmp_last_V_reg_1052 |    1   |
|    tmp_s_reg_1043   |    1   |
|tmp_strb_V_1_reg_1072|    1   |
| tmp_strb_V_3_reg_903|    1   |
| tmp_user_V_1_reg_843|    1   |
| tmp_user_V_reg_1047 |    1   |
| x_assign_1_reg_1036 |    9   |
+---------------------+--------+
|        Total        |   894  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_154 |  p8  |   4  |   8  |   32   ||    8    |
|  grp_write_fu_154 |  p9  |   3  |   1  |    3   ||    1    |
|  grp_write_fu_154 |  p10 |   3  |   1  |    3   ||    1    |
|  grp_write_fu_154 |  p11 |   3  |   1  |    3   ||    1    |
|  grp_write_fu_154 |  p12 |   3  |   1  |    3   ||    1    |
|  grp_write_fu_154 |  p13 |   3  |   1  |    3   ||    1    |
|  grp_write_fu_154 |  p14 |   3  |   1  |    3   ||    1    |
| grp_access_fu_186 |  p0  |   3  |  17  |   51   ||    17   |
| grp_access_fu_186 |  p1  |   2  |  16  |   32   ||    16   |
| grp_access_fu_186 |  p3  |   3  |  17  |   51   ||    17   |
| grp_access_fu_186 |  p4  |   2  |  16  |   32   ||    16   |
|     i_reg_229     |  p0  |   2  |  17  |   34   ||    17   |
|     grp_fu_241    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_241    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_245    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_245    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_249    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_249    |  p1  |   2  |  32  |   64   |
|     grp_fu_254    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_254    |  p1  |   2  |  32  |   64   |
|     grp_fu_261    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_261    |  p1  |   2  |  32  |   64   |
|     grp_fu_267    |  p0  |   4  |   8  |   32   ||    8    |
|     grp_fu_270    |  p0  |   4  |   8  |   32   ||    8    |
|     grp_fu_273    |  p0  |   4  |   8  |   32   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   986  ||  39.275 ||   345   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |  1859  |  3885  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   345  |
|  Register |    -   |    -   |   894  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   39   |  2753  |  4230  |
+-----------+--------+--------+--------+--------+
