// Seed: 990341025
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1) $display(1, "" + id_3, id_3, 1, 1);
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output wor id_2,
    output wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  supply1 id_6;
  always @(1 or negedge id_6);
  initial begin : LABEL_0
    id_1 = 1'h0;
  end
endmodule
