@W: MT529 :"c:\lscc\diamond\3.11_x64\bin\nt64\arquitectura_de_computadoras\primer parcial\word00\div00.vhdl":23:4:23:5|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including W00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
