<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>404 | Hardware Lab NITC</title>
    <meta name="description" content="Not Found">
    <meta name="generator" content="VitePress v1.2.3">
    <link rel="preload stylesheet" href="/hwlabnitc.github.io/assets/style.DnghZTc-.css" as="style">
    
    <script type="module" src="/hwlabnitc.github.io/assets/app.BfUHQ1UT.js"></script>
    <link rel="preload" href="/hwlabnitc.github.io/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="icon" href="/img/favicon.ico">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"index.md\":\"BiX3HcXP\",\"about.md\":\"Dzg05ABX\",\"verilog_index.md\":\"CgSFKGIP\",\"verilog_main.md\":\"B_DAyBtb\",\"mips_main.md\":\"B6aCW--E\",\"mips_index.md\":\"BShnq2Ay\",\"registers.md\":\"C1Tfb5cq\",\"verilog_intro_readme.md\":\"B7knES9C\",\"fsm.md\":\"BpozOCs2\",\"mips_mips.md\":\"C9wrwHux\",\"verilog_singlecycle.md\":\"7mWeb3Kr\",\"mips.md\":\"D391O4eq\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Hardware Lab NITC\",\"description\":\"An official hardware lab wesbsite\",\"base\":\"/hwlabnitc.github.io/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"outline\":{\"level\":\"deep\"},\"nav\":[{\"text\":\"Home\",\"link\":\"/\"},{\"text\":\"Verilog Guide\",\"link\":\"/Verilog/\"},{\"text\":\"MIPS Guide\",\"link\":\"/MIPS/\"}],\"search\":{\"provider\":\"local\"},\"sidebar\":{\"/MIPS/\":[{\"text\":\"MIPS\",\"collapsed\":false,\"items\":[{\"text\":\"Introduction\",\"link\":\"/MIPS/\"},{\"text\":\"Registers\",\"link\":\"/MIPS/Registers\"},{\"text\":\"Instructions\",\"link\":\"/MIPS/Instructions\"},{\"text\":\"Examples\",\"link\":\"/MIPS/Examples\"}]}],\"/\":[{\"text\":\"Examples\",\"items\":[{\"text\":\"Verilog\",\"link\":\"/markdown-examples\"},{\"text\":\"MIPS\",\"link\":\"/api-examples\"}]}]},\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/vuejs/vitepress\"}],\"footer\":{\"copyright\":\"Copyright Â© 2024 National Institute of Technology Calicut\"}},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>