// Seed: 4276569526
module module_0 ();
  always_latch @(1'b0 or 1);
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0
);
  id_2 :
  assert property (@(posedge 1) 1'h0)
  else $display(id_2, id_2);
  module_0 modCall_1 ();
  assign id_2 = id_2;
  wire id_3;
endmodule
module module_2 (
    input  logic id_0,
    input  wand  id_1,
    output uwire id_2,
    input  tri1  id_3,
    output logic id_4,
    input  wire  id_5
);
  wire id_7;
  module_0 modCall_1 ();
  always id_4 <= id_0;
endmodule
