
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Mon Mar 14 11:43:38 2022
Host:		ieng6-ece-20.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 14 11:44:20 2022
viaInitial ends at Mon Mar 14 11:44:20 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=30.0M, fe_cpu=0.40min, fe_real=0.75min, fe_mem=741.8M) ***
#% Begin Load netlist data ... (date=03/14 11:44:23, mem=509.7M)
*** Begin netlist parsing (mem=741.8M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 762.770M, initial mem = 291.785M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=762.8M) ***
#% End Load netlist data ... (date=03/14 11:44:23, total cpu=0:00:00.4, real=0:00:00.0, peak res=545.5M, current mem=545.5M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 43800 stdCell insts.

*** Memory Usage v#1 (Current mem = 842.695M, initial mem = 291.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:26.0, real=0:00:47.0, peak res=787.1M, current mem=787.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=804.9M, current mem=804.9M)
Current (total cpu=0:00:26.1, real=0:00:47.0, peak res=804.9M, current mem=804.9M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1151.45 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1158.15)
Total number of fetched objects 48205
End delay calculation. (MEM=1298.66 CPU=0:00:06.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1271.58 CPU=0:00:07.9 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:00:38.8 mem=1271.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.903  | -0.903  | -0.557  |
|           TNS (ns):| -3144.0 | -2873.1 |-328.705 |
|    Violating Paths:|  7535   |  5574   |  2471   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

Density: 50.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 13.82 sec
Total Real time: 14.0 sec
Total Memory Usage: 1185.058594 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
43800 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
43800 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/14 11:44:39, mem=910.3M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/14 11:44:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=912.4M, current mem=912.4M)
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
#% Begin addStripe (date=03/14 11:44:39, mem=912.4M)

Initialize fgc environment(mem: 1185.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |        8       |        0       |
|  VIA2  |        8       |        0       |
|  VIA3  |        8       |        0       |
|   M4   |        4       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/14 11:44:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=914.1M, current mem=914.1M)
<CMD> sroute
#% Begin sroute (date=03/14 11:44:39, mem=914.1M)
*** Begin SPECIAL ROUTE on Mon Mar 14 11:44:39 2022 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi22/kawan/ece260_project/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-20.ucsd.edu (Linux 3.10.0-1160.49.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2224.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 152 used
Read in 152 components
  152 core components: 152 unplaced, 0 placed, 0 fixed
Read in 331 logical pins
Read in 331 nets
Read in 2 special nets, 2 routed
Read in 304 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 752
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 376
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2237.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 1128 wires.
ViaGen created 3008 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      1128      |       NA       |
|  VIA1  |      1504      |        0       |
|  VIA2  |       752      |        0       |
|  VIA3  |       752      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/14 11:44:40, total cpu=0:00:01.1, real=0:00:01.0, peak res=926.9M, current mem=926.9M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.5 -pin {clk {x[0]} {x[1]} {x[2]} {x[3]} {y[0]} {y[1]} {y[2]} {y[3]} {z[0]} {z[1]} {z[2]} {z[3]}}
**WARN: (IMPPTN-1235):	Cannot find pin x[0] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin x[1] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin x[2] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin x[3] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin y[0] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin y[1] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin y[2] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin y[3] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin z[0] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin z[1] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin z[2] on partition fullchip
**WARN: (IMPPTN-1235):	Cannot find pin z[3] on partition fullchip
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1233.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.6 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]}}
Successfully spread [6] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1234.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/14 11:44:41, mem=955.9M)
% Begin Save ccopt configuration ... (date=03/14 11:44:41, mem=958.9M)
% End Save ccopt configuration ... (date=03/14 11:44:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=958.9M, current mem=958.6M)
% Begin Save netlist data ... (date=03/14 11:44:41, mem=958.6M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 11:44:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=958.9M, current mem=958.9M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 11:44:42, mem=959.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 11:44:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=959.8M, current mem=959.8M)
% Begin Save clock tree data ... (date=03/14 11:44:42, mem=960.2M)
% End Save clock tree data ... (date=03/14 11:44:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=960.2M, current mem=960.2M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 11:44:42, mem=960.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 11:44:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=960.7M, current mem=960.7M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1236.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 11:44:43, mem=960.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 11:44:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=960.8M, current mem=960.8M)
% Begin Save routing data ... (date=03/14 11:44:43, mem=960.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1236.4M) ***
% End Save routing data ... (date=03/14 11:44:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=961.0M, current mem=961.0M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1239.4M) ***
% Begin Save power constraints data ... (date=03/14 11:44:43, mem=961.5M)
% End Save power constraints data ... (date=03/14 11:44:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.6M, current mem=961.6M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/14 11:44:46, total cpu=0:00:02.4, real=0:00:05.0, peak res=966.1M, current mem=966.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 869 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD8' removed
*       :     30 instances of type 'INVD6' removed
*       :     11 instances of type 'INVD4' removed
*       :     10 instances of type 'INVD3' removed
*       :      9 instances of type 'INVD2' removed
*       :     34 instances of type 'INVD1' removed
*       :     11 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :      1 instance  of type 'CKND6' removed
*       :     11 instances of type 'CKND4' removed
*       :      3 instances of type 'CKND3' removed
*       :     80 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD8' removed
*       :    285 instances of type 'CKBD4' removed
*       :     13 instances of type 'CKBD2' removed
*       :     75 instances of type 'CKBD1' removed
*       :     29 instances of type 'BUFFD8' removed
*       :     51 instances of type 'BUFFD6' removed
*       :      8 instances of type 'BUFFD3' removed
*       :    116 instances of type 'BUFFD2' removed
*       :      3 instances of type 'BUFFD12' removed
*       :     84 instances of type 'BUFFD1' removed
*       :      2 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2022-Mar-14 11:44:53 (2022-Mar-14 18:44:53 GMT)
2022-Mar-14 11:44:53 (2022-Mar-14 18:44:53 GMT): 10%
2022-Mar-14 11:44:53 (2022-Mar-14 18:44:53 GMT): 20%
2022-Mar-14 11:44:53 (2022-Mar-14 18:44:53 GMT): 30%
2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT): 40%
2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT): 50%
2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT): 60%
2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT): 70%
2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT): 80%
2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT): 90%

Finished Levelizing
2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT)

Starting Activity Propagation
2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-Mar-14 11:44:54 (2022-Mar-14 18:44:54 GMT): 10%
2022-Mar-14 11:44:55 (2022-Mar-14 18:44:55 GMT): 20%

Finished Activity Propagation
2022-Mar-14 11:44:56 (2022-Mar-14 18:44:56 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 34328 (72.5%) nets
3		: 7427 (15.7%) nets
4     -	14	: 4757 (10.0%) nets
15    -	39	: 683 (1.4%) nets
40    -	79	: 9 (0.0%) nets
80    -	159	: 91 (0.2%) nets
160   -	319	: 41 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=42954 (0 fixed + 42954 movable) #buf cell=0 #inv cell=1821 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=47337 #term=169091 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=331
stdCell: 42954 single + 0 double + 0 multi
Total standard cell length = 125.8216 (mm), area = 0.2265 (mm^2)
Average module density = 0.497.
Density for the design = 0.497.
       = stdcell_area 629108 sites (226479 um^2) / alloc_area 1265174 sites (455463 um^2).
Pin Density = 0.1331.
            = total # of pins 169091 / total area 1270500.
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.136e+03 (8.09e+03 4.11e+01)
              Est.  stn bbox = 9.587e+03 (9.54e+03 4.63e+01)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1500.1M
Iteration  2: Total net bbox = 8.136e+03 (8.09e+03 4.11e+01)
              Est.  stn bbox = 9.587e+03 (9.54e+03 4.63e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1501.1M
*** Finished SKP initialization (cpu=0:00:14.8, real=0:00:15.0)***
Iteration  3: Total net bbox = 1.868e+04 (1.25e+04 6.17e+03)
              Est.  stn bbox = 2.178e+04 (1.47e+04 7.04e+03)
              cpu = 0:00:16.9 real = 0:00:17.0 mem = 1765.4M
Iteration  4: Total net bbox = 4.330e+05 (2.24e+05 2.09e+05)
              Est.  stn bbox = 5.457e+05 (2.69e+05 2.77e+05)
              cpu = 0:01:16 real = 0:01:16 mem = 1868.1M
Iteration  5: Total net bbox = 4.330e+05 (2.24e+05 2.09e+05)
              Est.  stn bbox = 5.457e+05 (2.69e+05 2.77e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1868.1M
Iteration  6: Total net bbox = 8.084e+05 (4.31e+05 3.78e+05)
              Est.  stn bbox = 1.012e+06 (5.24e+05 4.88e+05)
              cpu = 0:00:49.9 real = 0:00:50.0 mem = 1771.7M
Iteration  7: Total net bbox = 1.000e+06 (5.41e+05 4.59e+05)
              Est.  stn bbox = 1.246e+06 (6.52e+05 5.94e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1765.7M
Iteration  8: Total net bbox = 1.000e+06 (5.41e+05 4.59e+05)
              Est.  stn bbox = 1.246e+06 (6.52e+05 5.94e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1765.7M
Iteration  9: Total net bbox = 1.037e+06 (5.58e+05 4.79e+05)
              Est.  stn bbox = 1.286e+06 (6.68e+05 6.18e+05)
              cpu = 0:00:51.3 real = 0:00:51.0 mem = 1748.5M
Iteration 10: Total net bbox = 1.037e+06 (5.58e+05 4.79e+05)
              Est.  stn bbox = 1.286e+06 (6.68e+05 6.18e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1748.5M
Iteration 11: Total net bbox = 1.036e+06 (5.60e+05 4.76e+05)
              Est.  stn bbox = 1.283e+06 (6.69e+05 6.14e+05)
              cpu = 0:00:44.8 real = 0:00:45.0 mem = 1749.2M
Iteration 12: Total net bbox = 1.036e+06 (5.60e+05 4.76e+05)
              Est.  stn bbox = 1.283e+06 (6.69e+05 6.14e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1749.2M
Iteration 13: Total net bbox = 1.043e+06 (5.54e+05 4.89e+05)
              Est.  stn bbox = 1.286e+06 (6.60e+05 6.26e+05)
              cpu = 0:03:17 real = 0:03:16 mem = 1776.8M
Iteration 14: Total net bbox = 1.043e+06 (5.54e+05 4.89e+05)
              Est.  stn bbox = 1.286e+06 (6.60e+05 6.26e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1776.8M
Iteration 15: Total net bbox = 1.043e+06 (5.54e+05 4.89e+05)
              Est.  stn bbox = 1.286e+06 (6.60e+05 6.26e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1776.8M
Finished Global Placement (cpu=0:07:20, real=0:07:21, mem=1776.8M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:17 mem=1519.8M) ***
Total net bbox length = 1.043e+06 (5.542e+05 4.891e+05) (ext = 1.943e+05)
Move report: Detail placement moves 42954 insts, mean move: 1.28 um, max move: 42.66 um
	Max move on inst (core_instance/psum_mem_instance/Q_reg_43_): (605.31, 323.37) --> (611.80, 287.20)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 1531.5MB
Summary Report:
Instances move: 42954 (out of 42954 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 42.66 um (Instance: core_instance/psum_mem_instance/Q_reg_43_) (605.31, 323.37) -> (611.8, 287.2)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 1.015e+06 (5.250e+05 4.899e+05) (ext = 1.935e+05)
Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 1531.5MB
*** Finished refinePlace (0:08:26 mem=1531.5M) ***
*** Finished Initial Placement (cpu=0:07:30, real=0:07:31, mem=1526.4M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1542.89 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47309  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47309 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47309 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.028603e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.07 seconds, mem = 1559.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 168739
[NR-eGR]     M2  (2V) length: 3.909818e+05um, number of vias: 249158
[NR-eGR]     M3  (3H) length: 4.295158e+05um, number of vias: 13591
[NR-eGR]     M4  (4V) length: 1.382376e+05um, number of vias: 4049
[NR-eGR]     M5  (5H) length: 9.372470e+04um, number of vias: 174
[NR-eGR]     M6  (6V) length: 4.145390e+03um, number of vias: 8
[NR-eGR]     M7  (7H) length: 3.302000e+02um, number of vias: 8
[NR-eGR]     M8  (8V) length: 1.872000e+02um, number of vias: 0
[NR-eGR] Total length: 1.057123e+06um, number of vias: 435727
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.131250e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.13 seconds, mem = 1532.3M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.2, real=0:00:03.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:44, real = 0: 7:44, mem = 1514.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1147.1M, totSessionCpu=0:08:29 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	sum_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1233.5M, totSessionCpu=0:08:37 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1576.23 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1608.10 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.10 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47309  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47309 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47309 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.038663e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 168739
[NR-eGR]     M2  (2V) length: 3.935233e+05um, number of vias: 249031
[NR-eGR]     M3  (3H) length: 4.325223e+05um, number of vias: 14012
[NR-eGR]     M4  (4V) length: 1.416081e+05um, number of vias: 4080
[NR-eGR]     M5  (5H) length: 9.471930e+04um, number of vias: 179
[NR-eGR]     M6  (6V) length: 4.712895e+03um, number of vias: 10
[NR-eGR]     M7  (7H) length: 3.894000e+02um, number of vias: 8
[NR-eGR]     M8  (8V) length: 3.920000e+01um, number of vias: 0
[NR-eGR] Total length: 1.067515e+06um, number of vias: 436059
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.347870e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.48 sec, Real: 2.44 sec, Curr Mem: 1599.55 MB )
Extraction called for design 'fullchip' of instances=42954 and nets=47491 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1579.555M)
** Profile ** Start :  cpu=0:00:00.0, mem=1579.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1584.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1611.35)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 47359
End delay calculation. (MEM=1690.63 CPU=0:00:07.8 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1690.63 CPU=0:00:10.1 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:08:54 mem=1690.6M)
** Profile ** Overall slacks :  cpu=0:00:13.4, mem=1690.6M
** Profile ** DRVs :  cpu=0:00:01.3, mem=1690.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.770  |
|           TNS (ns):|-43551.2 |
|    Violating Paths:|  16060  |
|          All Paths:|  22432  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    345 (345)     |   -0.490   |    345 (345)     |
|   max_tran     |   3695 (28415)   |   -8.276   |   3695 (28428)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.517%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1690.6M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1307.6M, totSessionCpu=0:08:55 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1633.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1633.6M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1323.48MB/2777.65MB/1460.71MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1323.49MB/2777.65MB/1460.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1323.50MB/2777.65MB/1460.71MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT)
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 10%
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 20%
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 30%
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 40%
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 50%
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 60%
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 70%
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 80%
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT): 90%

Finished Levelizing
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT)

Starting Activity Propagation
2022-Mar-14 11:52:59 (2022-Mar-14 18:52:59 GMT)
2022-Mar-14 11:53:00 (2022-Mar-14 18:53:00 GMT): 10%
2022-Mar-14 11:53:00 (2022-Mar-14 18:53:00 GMT): 20%

Finished Activity Propagation
2022-Mar-14 11:53:01 (2022-Mar-14 18:53:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1324.61MB/2778.65MB/1460.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 11:53:01 (2022-Mar-14 18:53:01 GMT)
 ... Calculating switching power
2022-Mar-14 11:53:01 (2022-Mar-14 18:53:01 GMT): 10%
2022-Mar-14 11:53:01 (2022-Mar-14 18:53:01 GMT): 20%
2022-Mar-14 11:53:01 (2022-Mar-14 18:53:01 GMT): 30%
2022-Mar-14 11:53:01 (2022-Mar-14 18:53:01 GMT): 40%
2022-Mar-14 11:53:02 (2022-Mar-14 18:53:02 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 11:53:03 (2022-Mar-14 18:53:03 GMT): 60%
2022-Mar-14 11:53:04 (2022-Mar-14 18:53:04 GMT): 70%
2022-Mar-14 11:53:05 (2022-Mar-14 18:53:05 GMT): 80%
2022-Mar-14 11:53:06 (2022-Mar-14 18:53:06 GMT): 90%

Finished Calculating power
2022-Mar-14 11:53:07 (2022-Mar-14 18:53:07 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1324.94MB/2778.65MB/1460.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1324.94MB/2778.65MB/1460.71MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=1325.00MB/2778.65MB/1460.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1325.00MB/2778.65MB/1460.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 11:53:07 (2022-Mar-14 18:53:07 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      153.05958349 	   76.1854%
Total Switching Power:      45.88455875 	   22.8390%
Total Leakage Power:         1.96003826 	    0.9756%
Total Power:               200.90418078
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         105.5       6.394      0.7348       112.6       56.05
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      47.57       39.49       1.225       88.29       43.95
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              153.1       45.88        1.96       200.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      153.1       45.88        1.96       200.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U402 (FA1D1):          0.08494
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U301 (FA1D4):        0.0002666
*                Total Cap:      3.19356e-10 F
*                Total instances in design: 42954
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1337.38MB/2790.90MB/1460.71MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -5.770 ns

 587 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        587          0        587

 587 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:16.9 real=0:00:16.0 mem=1694.6M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:15.1/0:09:35.9 (1.0), mem = 1694.6M
(I,S,L,T): WC_VIEW: 149.326, 44.6842, 1.92371, 195.934

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :1787.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1787.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1787.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1787.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1787.1M)
CPU of: netlist preparation :0:00:00.1 (mem :1787.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1787.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 149.326, 44.6842, 1.92371, 195.934
*** AreaOpt [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:09:21.1/0:09:41.8 (1.0), mem = 1768.0M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:22.8/0:09:43.5 (1.0), mem = 1705.6M
(I,S,L,T): WC_VIEW: 149.326, 44.6842, 1.92371, 195.934
(I,S,L,T): WC_VIEW: 149.326, 44.6842, 1.92371, 195.934
*** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:09:29.2/0:09:49.9 (1.0), mem = 1705.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:29.3/0:09:50.1 (1.0), mem = 1705.6M
(I,S,L,T): WC_VIEW: 149.326, 44.6842, 1.92371, 195.934
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  3834| 30240|    -8.42|   446|   446|    -0.51|     0|     0|     0|     0|    -5.77|-43863.81|       0|       0|       0|  49.23|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.16| -8287.42|     339|      36|     423|  49.48| 0:00:09.0|  1800.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.16| -8287.42|       0|       0|       0|  49.48| 0:00:00.0|  1800.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:10.5 real=0:00:10.0 mem=1800.8M) ***

(I,S,L,T): WC_VIEW: 148.035, 44.7703, 1.94325, 194.749
*** DrvOpt [finish] : cpu/real = 0:00:15.7/0:00:15.7 (1.0), totSession cpu/real = 0:09:45.0/0:10:05.7 (1.0), mem = 1781.7M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 1419.2M, totSessionCpu=0:09:45 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:45.8/0:10:06.5 (1.0), mem = 1743.7M
(I,S,L,T): WC_VIEW: 148.035, 44.7703, 1.94325, 194.749
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 154 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.163  TNS Slack -8287.424 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.163|-8287.424|    49.48%|   0:00:00.0| 1778.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.162|-5189.160|    49.69%|   0:00:36.0| 1878.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.892|-4061.093|    50.02%|   0:00:23.0| 1934.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.892|-4061.093|    50.02%|   0:00:04.0| 1934.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |          |            |        |          |         | q13_reg_18_/D                                      |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -1.634|-2998.856|    50.52%|   0:00:50.0| 1934.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.561|-2874.069|    50.60%|   0:00:26.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.561|-2845.494|    50.65%|   0:00:09.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.561|-2845.494|    50.65%|   0:00:02.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.412|-2688.323|    50.92%|   0:00:19.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.412|-2678.204|    50.96%|   0:00:12.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.412|-2677.219|    50.97%|   0:00:05.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.412|-2677.219|    50.97%|   0:00:02.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.400|-2623.919|    51.14%|   0:00:11.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.400|-2619.748|    51.16%|   0:00:09.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.400|-2619.712|    51.16%|   0:00:03.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.400|-2619.712|    51.16%|   0:00:03.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2588.596|    51.29%|   0:00:08.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2587.792|    51.29%|   0:00:07.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2587.312|    51.30%|   0:00:04.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2587.312|    51.30%|   0:00:02.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -1.395|-2580.273|    51.38%|   0:00:07.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2579.907|    51.38%|   0:00:06.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2578.545|    51.38%|   0:00:04.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2578.545|    51.38%|   0:00:03.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2576.229|    51.41%|   0:00:05.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
|  -1.395|-2576.623|    51.41%|   0:00:12.0| 1962.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |          |            |        |          |         | q15_reg_9_/D                                       |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:04:32 real=0:04:32 mem=1962.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:04:32 real=0:04:32 mem=1962.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.395  TNS Slack -2576.622 
(I,S,L,T): WC_VIEW: 153.742, 47.2365, 2.16405, 203.142
*** SetupOpt [finish] : cpu/real = 0:04:43.5/0:04:43.2 (1.0), totSession cpu/real = 0:14:29.3/0:14:49.7 (1.0), mem = 1926.9M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -1.395
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:31.6/0:14:52.0 (1.0), mem = 1849.0M
(I,S,L,T): WC_VIEW: 153.742, 47.2365, 2.16405, 203.142
Reclaim Optimization WNS Slack -1.395  TNS Slack -2576.622 Density 51.41
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    51.41%|        -|  -1.395|-2576.622|   0:00:00.0| 1849.0M|
|    51.38%|      114|  -1.395|-2574.587|   0:00:09.0| 1888.7M|
|    51.38%|        0|  -1.395|-2574.587|   0:00:00.0| 1888.7M|
|    51.36%|       43|  -1.395|-2574.587|   0:00:03.0| 1888.7M|
|    51.06%|     1209|  -1.395|-2571.957|   0:00:15.0| 1888.7M|
|    51.04%|      116|  -1.395|-2571.982|   0:00:02.0| 1889.8M|
|    51.03%|        5|  -1.395|-2571.982|   0:00:01.0| 1889.8M|
|    51.03%|        0|  -1.395|-2571.982|   0:00:01.0| 1889.8M|
|    51.03%|        0|  -1.395|-2571.982|   0:00:00.0| 1889.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.395  TNS Slack -2571.982 Density 51.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:34.5) (real = 0:00:34.0) **
(I,S,L,T): WC_VIEW: 153.371, 46.9156, 2.13397, 202.421
*** AreaOpt [finish] : cpu/real = 0:00:33.6/0:00:33.5 (1.0), totSession cpu/real = 0:15:05.2/0:15:25.5 (1.0), mem = 1889.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:34, mem=1815.72M, totSessionCpu=0:15:05).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1843.09 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1843.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48180  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48168 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48168 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.032014e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.31 seconds, mem = 1859.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.1, real=0:00:07.0)***
Iteration  8: Total net bbox = 8.990e+05 (4.66e+05 4.33e+05)
              Est.  stn bbox = 1.128e+06 (5.63e+05 5.65e+05)
              cpu = 0:00:41.2 real = 0:00:41.0 mem = 2152.4M
Iteration  9: Total net bbox = 9.125e+05 (4.73e+05 4.39e+05)
              Est.  stn bbox = 1.145e+06 (5.72e+05 5.73e+05)
              cpu = 0:01:31 real = 0:01:31 mem = 2141.0M
Iteration 10: Total net bbox = 9.082e+05 (4.68e+05 4.40e+05)
              Est.  stn bbox = 1.137e+06 (5.65e+05 5.72e+05)
              cpu = 0:00:52.6 real = 0:00:53.0 mem = 2154.5M
Iteration 11: Total net bbox = 9.138e+05 (4.65e+05 4.49e+05)
              Est.  stn bbox = 1.140e+06 (5.61e+05 5.79e+05)
              cpu = 0:00:47.0 real = 0:00:47.0 mem = 2156.1M
Iteration 12: Total net bbox = 9.323e+05 (4.77e+05 4.55e+05)
              Est.  stn bbox = 1.161e+06 (5.74e+05 5.86e+05)
              cpu = 0:00:24.8 real = 0:00:25.0 mem = 2162.7M
Move report: Timing Driven Placement moves 43825 insts, mean move: 11.71 um, max move: 139.64 um
	Max move on inst (core_instance/psum_mem_instance/FE_OFC1876_n734): (559.00, 220.60) --> (491.65, 292.89)

Finished Incremental Placement (cpu=0:04:36, real=0:04:36, mem=2157.6M)
*** Starting refinePlace (0:19:45 mem=2162.7M) ***
Total net bbox length = 1.124e+06 (5.885e+05 5.358e+05) (ext = 1.939e+05)
Move report: Detail placement moves 43825 insts, mean move: 0.98 um, max move: 26.31 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1997_q_temp_875): (411.92, 648.97) --> (438.20, 649.00)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 2162.7MB
Summary Report:
Instances move: 43825 (out of 43825 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 26.31 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1997_q_temp_875) (411.919, 648.966) -> (438.2, 649)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.094e+06 (5.558e+05 5.380e+05) (ext = 1.939e+05)
Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 2162.7MB
*** Finished refinePlace (0:19:53 mem=2162.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2162.71 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2162.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=48180  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 48180 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 48180 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.061012e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.22 seconds, mem = 2162.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 170476
[NR-eGR]     M2  (2V) length: 4.024100e+05um, number of vias: 253404
[NR-eGR]     M3  (3H) length: 4.425888e+05um, number of vias: 13569
[NR-eGR]     M4  (4V) length: 1.418351e+05um, number of vias: 4001
[NR-eGR]     M5  (5H) length: 9.740360e+04um, number of vias: 179
[NR-eGR]     M6  (6V) length: 5.061600e+03um, number of vias: 12
[NR-eGR]     M7  (7H) length: 5.980000e+02um, number of vias: 12
[NR-eGR]     M8  (8V) length: 2.450000e+02um, number of vias: 0
[NR-eGR] Total length: 1.090142e+06um, number of vias: 441653
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.097410e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.47 seconds, mem = 2011.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:50, real=0:04:50)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2006.6M)
Extraction called for design 'fullchip' of instances=43825 and nets=48401 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2006.582M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:11:30, real = 0:11:29, mem = 1414.2M, totSessionCpu=0:19:59 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1843.08)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 48230
End delay calculation. (MEM=1921.37 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1921.37 CPU=0:00:10.5 REAL=0:00:11.0)
*** Timing NOT met, worst failing slack is -1.370
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:19.7/0:20:39.6 (1.0), mem = 1921.4M
(I,S,L,T): WC_VIEW: 153.383, 47.3962, 2.13397, 202.913
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.370 TNS Slack -2588.589 Density 51.03
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.534|  -19.514|
|reg2reg   |-1.370|-2569.075|
|HEPG      |-1.370|-2569.075|
|All Paths |-1.370|-2588.589|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.370|   -1.370|-2569.075|-2588.589|    51.03%|   0:00:00.0| 1961.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -1.317|   -1.317|-2566.073|-2585.588|    51.04%|   0:00:00.0| 1961.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.309|   -1.309|-2556.391|-2575.905|    51.04%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.305|   -1.305|-2553.507|-2573.021|    51.05%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.292|   -1.292|-2545.897|-2565.411|    51.06%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.281|   -1.281|-2537.756|-2557.270|    51.07%|   0:00:00.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.277|   -1.277|-2527.705|-2547.219|    51.09%|   0:00:02.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.270|   -1.270|-2524.115|-2543.629|    51.10%|   0:00:00.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.263|   -1.263|-2516.445|-2535.959|    51.12%|   0:00:02.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.258|   -1.258|-2512.160|-2531.674|    51.14%|   0:00:00.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.255|   -1.255|-2504.052|-2523.566|    51.15%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.251|   -1.251|-2494.048|-2513.562|    51.16%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.247|   -1.247|-2489.989|-2509.503|    51.17%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.241|   -1.241|-2480.998|-2500.512|    51.18%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.236|   -1.236|-2472.743|-2492.257|    51.20%|   0:00:02.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.236|   -1.236|-2467.400|-2486.914|    51.20%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.236|   -1.236|-2466.538|-2486.052|    51.20%|   0:00:00.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.229|   -1.229|-2462.397|-2481.911|    51.22%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.225|   -1.225|-2453.250|-2472.764|    51.23%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.221|   -1.221|-2448.073|-2467.588|    51.24%|   0:00:02.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.218|   -1.218|-2443.528|-2463.042|    51.25%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.218|   -1.218|-2436.346|-2455.861|    51.27%|   0:00:02.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.213|   -1.213|-2432.236|-2451.750|    51.28%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.212|   -1.212|-2430.141|-2449.656|    51.29%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.212|   -1.212|-2430.117|-2449.631|    51.29%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.212|   -1.212|-2429.725|-2449.239|    51.30%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.208|   -1.208|-2425.939|-2445.453|    51.31%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.202|   -1.202|-2418.875|-2438.389|    51.33%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.202|   -1.202|-2412.496|-2432.010|    51.35%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.202|   -1.202|-2412.427|-2431.941|    51.35%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.201|   -1.201|-2405.708|-2425.222|    51.38%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.201|   -1.201|-2403.717|-2423.231|    51.39%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.197|   -1.197|-2401.479|-2420.993|    51.41%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.197|   -1.197|-2398.579|-2418.094|    51.42%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.197|   -1.197|-2398.373|-2417.887|    51.42%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.193|   -1.193|-2395.907|-2415.421|    51.45%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.193|   -1.193|-2391.611|-2411.125|    51.47%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.190|   -1.190|-2389.409|-2408.923|    51.49%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.190|   -1.190|-2387.014|-2406.528|    51.51%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.187|   -1.187|-2384.436|-2403.950|    51.53%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.187|   -1.187|-2380.047|-2399.561|    51.54%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.187|   -1.187|-2378.930|-2398.445|    51.57%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.185|   -1.185|-2378.408|-2397.922|    51.57%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.185|   -1.185|-2377.471|-2396.985|    51.58%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.181|   -1.181|-2375.567|-2395.082|    51.60%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.181|   -1.181|-2374.469|-2393.983|    51.60%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.180|   -1.180|-2372.211|-2391.725|    51.64%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.180|   -1.180|-2371.766|-2391.280|    51.64%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.179|   -1.179|-2369.189|-2388.703|    51.67%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.179|   -1.179|-2368.872|-2388.386|    51.67%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.178|   -1.178|-2366.925|-2386.439|    51.70%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.178|   -1.178|-2366.773|-2386.287|    51.70%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.176|   -1.176|-2363.887|-2383.401|    51.72%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.176|   -1.176|-2363.010|-2382.524|    51.73%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.175|   -1.175|-2361.831|-2381.345|    51.74%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.175|   -1.175|-2361.460|-2380.974|    51.75%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.174|   -1.174|-2360.662|-2380.176|    51.76%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.174|   -1.174|-2360.324|-2379.838|    51.76%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.174|   -1.174|-2360.217|-2379.731|    51.76%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.170|   -1.170|-2358.868|-2378.383|    51.80%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.170|   -1.170|-2357.920|-2377.434|    51.81%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.170|   -1.170|-2357.248|-2376.762|    51.81%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.167|   -1.167|-2355.208|-2374.722|    51.85%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.167|   -1.167|-2353.764|-2373.278|    51.85%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.166|   -1.166|-2353.037|-2372.552|    51.88%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.165|   -1.165|-2350.167|-2369.681|    51.90%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.165|   -1.165|-2349.816|-2369.330|    51.90%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.165|   -1.165|-2347.483|-2366.998|    51.91%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.164|   -1.164|-2345.574|-2365.088|    51.94%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.162|   -1.162|-2345.469|-2364.983|    51.95%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.161|   -1.161|-2342.922|-2362.436|    51.96%|   0:00:04.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -1.161|   -1.161|-2341.498|-2361.012|    51.97%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -1.158|   -1.158|-2338.449|-2357.963|    52.04%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.158|   -1.158|-2337.024|-2356.538|    52.05%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.158|   -1.158|-2336.913|-2356.427|    52.05%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.157|   -1.157|-2335.161|-2354.675|    52.10%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.157|   -1.157|-2333.785|-2353.299|    52.11%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.157|   -1.157|-2333.740|-2353.254|    52.11%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.157|   -1.157|-2330.349|-2349.863|    52.15%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.157|   -1.157|-2329.668|-2349.182|    52.19%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.157|   -1.157|-2329.527|-2349.041|    52.19%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.157|   -1.157|-2323.045|-2342.560|    52.25%|   0:00:05.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.157|   -1.157|-2319.922|-2339.437|    52.31%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.157|   -1.157|-2319.436|-2338.950|    52.32%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.157|   -1.157|-2317.587|-2337.101|    52.33%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.157|   -1.157|-2315.820|-2335.334|    52.37%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.157|   -1.157|-2315.395|-2334.909|    52.38%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.157|   -1.157|-2313.523|-2333.038|    52.40%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.157|   -1.157|-2309.698|-2329.212|    52.43%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2309.028|-2328.542|    52.43%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.157|   -1.157|-2306.562|-2326.076|    52.48%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2304.787|-2324.301|    52.49%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2304.468|-2323.982|    52.50%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2303.912|-2323.427|    52.50%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2303.387|-2322.901|    52.55%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2303.024|-2322.538|    52.56%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2302.619|-2322.133|    52.56%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2301.865|-2321.379|    52.56%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2301.267|-2320.781|    52.58%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2300.712|-2320.226|    52.58%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.157|   -1.157|-2294.552|-2314.066|    52.61%|   0:00:04.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.157|   -1.157|-2293.862|-2313.376|    52.61%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.157|   -1.157|-2292.477|-2311.991|    52.68%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.157|   -1.157|-2291.544|-2311.058|    52.69%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.157|   -1.157|-2290.788|-2310.302|    52.69%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.157|   -1.157|-2290.260|-2309.774|    52.69%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.157|   -1.157|-2289.839|-2309.353|    52.73%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.157|   -1.157|-2289.177|-2308.691|    52.73%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.157|   -1.157|-2288.563|-2308.077|    52.76%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.157|   -1.157|-2287.896|-2307.410|    52.77%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -1.157|   -1.157|-2285.531|-2305.045|    52.80%|   0:00:04.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2284.299|-2303.813|    52.80%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2283.452|-2302.967|    52.85%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2280.791|-2300.305|    52.86%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2280.321|-2299.835|    52.86%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2279.770|-2299.284|    52.86%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2278.392|-2297.906|    52.90%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2277.703|-2297.217|    52.90%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2277.640|-2297.154|    52.90%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2277.094|-2296.608|    52.90%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2276.717|-2296.231|    52.92%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2276.199|-2295.713|    52.93%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -1.157|   -1.157|-2272.741|-2292.255|    52.95%|   0:00:04.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.157|   -1.157|-2271.755|-2291.269|    52.96%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.157|   -1.157|-2270.504|-2290.018|    52.99%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2268.990|-2288.503|    53.00%|   0:00:04.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2266.419|-2285.934|    53.05%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2265.996|-2285.510|    53.06%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2265.981|-2285.495|    53.06%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2265.596|-2285.111|    53.07%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.157|   -1.157|-2261.438|-2280.953|    53.09%|   0:00:04.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.157|   -1.157|-2260.381|-2279.895|    53.12%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.157|   -1.157|-2259.917|-2279.430|    53.12%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.157|   -1.157|-2259.415|-2278.929|    53.12%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.157|   -1.157|-2258.827|-2278.341|    53.14%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.157|   -1.157|-2258.451|-2277.965|    53.16%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.157|   -1.157|-2257.674|-2277.188|    53.18%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.157|   -1.157|-2257.628|-2277.142|    53.19%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.157|   -1.157|-2255.611|-2275.125|    53.26%|   0:00:03.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.157|   -1.157|-2255.230|-2274.744|    53.28%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.157|   -1.157|-2254.800|-2274.314|    53.28%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.157|   -1.157|-2254.679|-2274.193|    53.28%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.157|   -1.157|-2254.399|-2273.914|    53.32%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.157|   -1.157|-2252.825|-2272.339|    53.33%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.157|   -1.157|-2252.630|-2272.144|    53.33%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.157|   -1.157|-2252.080|-2271.594|    53.34%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.157|   -1.157|-2252.022|-2271.536|    53.34%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.157|   -1.157|-2251.700|-2271.215|    53.34%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.157|   -1.157|-2249.994|-2269.508|    53.36%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.157|   -1.157|-2249.817|-2269.331|    53.36%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.157|   -1.157|-2247.702|-2267.217|    53.38%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.157|   -1.157|-2247.489|-2267.003|    53.39%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.157|   -1.157|-2247.043|-2266.557|    53.39%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.157|   -1.157|-2246.231|-2265.745|    53.42%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.157|   -1.157|-2246.060|-2265.574|    53.43%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.157|   -1.157|-2245.482|-2264.996|    53.43%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -1.157|   -1.157|-2244.886|-2264.400|    53.44%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2244.844|-2264.358|    53.44%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2244.833|-2264.347|    53.44%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2244.447|-2263.961|    53.45%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2244.225|-2263.739|    53.45%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2243.972|-2263.486|    53.45%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2243.735|-2263.249|    53.46%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.157|   -1.157|-2238.464|-2257.978|    53.47%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.157|   -1.157|-2237.874|-2257.388|    53.48%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.157|   -1.157|-2237.498|-2257.012|    53.50%|   0:00:02.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.157|   -1.157|-2237.138|-2256.652|    53.51%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.157|   -1.157|-2236.780|-2256.294|    53.51%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.157|   -1.157|-2236.685|-2256.199|    53.51%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.157|   -1.157|-2236.657|-2256.171|    53.52%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.157|   -1.157|-2236.320|-2255.834|    53.53%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.157|   -1.157|-2236.094|-2255.608|    53.53%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.157|   -1.157|-2236.093|-2255.607|    53.54%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.157|   -1.157|-2236.051|-2255.565|    53.54%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.157|   -1.157|-2235.994|-2255.508|    53.54%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.157|   -1.157|-2234.839|-2254.354|    53.55%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.157|   -1.157|-2234.732|-2254.246|    53.55%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -1.157|   -1.157|-2232.929|-2252.443|    53.57%|   0:00:01.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.157|   -1.157|-2232.810|-2252.324|    53.57%|   0:00:00.0| 1960.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.157|   -1.157|-2232.516|-2252.030|    53.59%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.157|   -1.157|-2231.871|-2251.385|    53.59%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.157|   -1.157|-2231.718|-2251.232|    53.59%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.157|   -1.157|-2230.177|-2249.691|    53.60%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.157|   -1.157|-2230.149|-2249.664|    53.60%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.157|   -1.157|-2229.890|-2249.404|    53.61%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.157|   -1.157|-2226.806|-2246.320|    53.61%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.157|   -1.157|-2226.470|-2245.984|    53.62%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.157|   -1.157|-2226.469|-2245.983|    53.62%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.157|   -1.157|-2226.417|-2245.931|    53.63%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -1.157|   -1.157|-2224.923|-2244.438|    53.63%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.157|   -1.157|-2224.853|-2244.367|    53.63%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.157|   -1.157|-2224.656|-2244.171|    53.63%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.157|   -1.157|-2224.607|-2244.121|    53.63%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.157|   -1.157|-2224.459|-2243.973|    53.63%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.157|   -1.157|-2222.554|-2242.069|    53.64%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.157|   -1.157|-2222.485|-2242.000|    53.64%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.157|   -1.157|-2221.788|-2241.302|    53.65%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.157|   -1.157|-2221.625|-2241.139|    53.65%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.157|   -1.157|-2221.424|-2240.938|    53.66%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.157|   -1.157|-2220.243|-2239.758|    53.66%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.157|   -1.157|-2218.979|-2238.493|    53.66%|   0:00:02.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.157|   -1.157|-2218.489|-2238.003|    53.66%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.157|   -1.157|-2218.431|-2237.945|    53.66%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.157|   -1.157|-2216.692|-2236.206|    53.69%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.157|   -1.157|-2216.654|-2236.167|    53.69%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.157|   -1.157|-2216.241|-2235.756|    53.70%|   0:00:02.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.157|   -1.157|-2216.205|-2235.719|    53.70%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.157|   -1.157|-2215.969|-2235.482|    53.71%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.157|   -1.157|-2215.042|-2234.557|    53.72%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.157|   -1.157|-2214.785|-2234.299|    53.73%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.157|   -1.157|-2214.766|-2234.280|    53.73%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.157|   -1.157|-2214.403|-2233.917|    53.75%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.157|   -1.157|-2213.596|-2233.110|    53.76%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.157|   -1.157|-2213.401|-2232.915|    53.77%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.157|   -1.157|-2213.190|-2232.705|    53.77%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.157|   -1.157|-2212.322|-2231.836|    53.77%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.157|   -1.157|-2212.206|-2231.720|    53.78%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.157|   -1.157|-2212.188|-2231.702|    53.78%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.157|   -1.157|-2211.520|-2231.034|    53.78%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -1.157|   -1.157|-2211.509|-2231.023|    53.78%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -1.157|   -1.157|-2209.066|-2228.580|    53.79%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.157|   -1.157|-2208.833|-2228.347|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.157|   -1.157|-2208.718|-2228.232|    53.79%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.157|   -1.157|-2208.485|-2227.999|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.157|   -1.157|-2208.458|-2227.973|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.157|   -1.157|-2208.446|-2227.960|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.157|   -1.157|-2208.444|-2227.958|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.157|   -1.157|-2207.826|-2227.340|    53.79%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.157|   -1.157|-2207.658|-2227.173|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.157|   -1.157|-2207.643|-2227.157|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.157|   -1.157|-2205.973|-2225.488|    53.79%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.157|   -1.157|-2205.931|-2225.445|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.157|   -1.157|-2205.919|-2225.433|    53.79%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.157|   -1.157|-2205.917|-2225.432|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.157|   -1.157|-2204.166|-2223.680|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -1.157|   -1.157|-2204.007|-2223.521|    53.79%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -1.157|   -1.157|-2203.927|-2223.441|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -1.157|   -1.157|-2203.482|-2222.996|    53.79%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.157|   -1.157|-2203.343|-2222.857|    53.79%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.157|   -1.157|-2203.332|-2222.846|    53.79%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.157|   -1.157|-2203.277|-2222.792|    53.80%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.157|   -1.157|-2202.689|-2222.203|    53.80%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.157|   -1.157|-2202.169|-2221.683|    53.81%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.157|   -1.157|-2202.113|-2221.627|    53.80%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.157|   -1.157|-2202.060|-2221.574|    53.81%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.157|   -1.157|-2201.786|-2221.300|    53.81%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.157|   -1.157|-2201.666|-2221.180|    53.81%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.157|   -1.157|-2201.252|-2220.767|    53.81%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.157|   -1.157|-2201.238|-2220.752|    53.82%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.157|   -1.157|-2201.219|-2220.733|    53.82%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.157|   -1.157|-2200.977|-2220.491|    53.82%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -1.157|   -1.157|-2200.697|-2220.211|    53.82%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.157|   -1.157|-2200.233|-2219.747|    53.82%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.157|   -1.157|-2200.202|-2219.716|    53.82%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.157|   -1.157|-2199.555|-2219.069|    53.82%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.157|   -1.157|-2198.833|-2218.347|    53.82%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.157|   -1.157|-2198.522|-2218.037|    53.82%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.157|   -1.157|-2198.307|-2217.821|    53.83%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.157|   -1.157|-2198.196|-2217.710|    53.83%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.157|   -1.157|-2197.448|-2216.963|    53.83%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -1.157|   -1.157|-2197.030|-2216.544|    53.83%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.157|   -1.157|-2196.363|-2215.877|    53.84%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.157|   -1.157|-2196.357|-2215.871|    53.84%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.157|   -1.157|-2196.348|-2215.862|    53.84%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.157|   -1.157|-2196.347|-2215.861|    53.84%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.157|   -1.157|-2196.172|-2215.686|    53.84%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.157|   -1.157|-2196.008|-2215.522|    53.84%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.157|   -1.157|-2195.801|-2215.315|    53.84%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.157|   -1.157|-2195.795|-2215.309|    53.84%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.157|   -1.157|-2195.177|-2214.691|    53.84%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.157|   -1.157|-2194.994|-2214.508|    53.84%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.157|   -1.157|-2194.871|-2214.385|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.157|   -1.157|-2194.854|-2214.368|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.157|   -1.157|-2194.778|-2214.292|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.157|   -1.157|-2194.453|-2213.967|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.157|   -1.157|-2194.437|-2213.951|    53.85%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.157|   -1.157|-2194.433|-2213.948|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.157|   -1.157|-2194.195|-2213.709|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.157|   -1.157|-2193.881|-2213.396|    53.85%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.157|   -1.157|-2193.854|-2213.369|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.157|   -1.157|-2193.803|-2213.317|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.157|   -1.157|-2193.779|-2213.293|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.157|   -1.157|-2192.486|-2212.000|    53.85%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -1.157|   -1.157|-2192.120|-2211.634|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -1.157|   -1.157|-2190.797|-2210.311|    53.86%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.157|   -1.157|-2190.530|-2210.044|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -1.157|   -1.157|-2188.436|-2207.950|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.157|   -1.157|-2187.797|-2207.311|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.157|   -1.157|-2187.468|-2206.982|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.157|   -1.157|-2186.584|-2206.098|    53.86%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.157|   -1.157|-2185.850|-2205.364|    53.86%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.157|   -1.157|-2184.990|-2204.504|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.157|   -1.157|-2184.042|-2203.555|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.157|   -1.157|-2183.029|-2202.542|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.157|   -1.157|-2182.861|-2202.375|    53.86%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.157|   -1.157|-2182.618|-2202.132|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.157|   -1.157|-2182.049|-2201.562|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.157|   -1.157|-2181.658|-2201.172|    53.87%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2181.650|-2201.164|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2181.098|-2200.612|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2180.906|-2200.420|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2180.136|-2199.650|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2179.417|-2198.931|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2179.055|-2198.569|    53.87%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -1.157|   -1.157|-2178.916|-2198.430|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -1.157|   -1.157|-2178.611|-2198.125|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2177.883|-2197.397|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2177.573|-2197.087|    53.87%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2175.891|-2195.405|    53.88%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.157|   -1.157|-2175.556|-2195.071|    53.88%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.157|   -1.157|-2175.351|-2194.865|    53.88%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.157|   -1.157|-2175.081|-2194.595|    53.88%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.157|   -1.157|-2175.076|-2194.590|    53.88%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2174.724|-2194.238|    53.88%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2174.722|-2194.237|    53.88%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2174.717|-2194.231|    53.89%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.157|   -1.157|-2174.595|-2194.109|    53.89%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.157|   -1.157|-2174.568|-2194.082|    53.89%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.157|   -1.157|-2174.438|-2193.952|    53.89%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.157|   -1.157|-2174.521|-2194.035|    53.90%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.157|   -1.157|-2174.154|-2193.668|    53.90%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.157|   -1.157|-2173.637|-2193.151|    53.90%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.157|   -1.157|-2173.379|-2192.893|    53.90%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.157|   -1.157|-2172.988|-2192.502|    53.90%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.157|   -1.157|-2172.013|-2191.527|    53.90%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.157|   -1.157|-2171.742|-2191.256|    53.90%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -1.157|   -1.157|-2171.654|-2191.168|    53.90%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.157|   -1.157|-2171.180|-2190.694|    53.90%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.157|   -1.157|-2170.212|-2189.726|    53.91%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.157|   -1.157|-2169.821|-2189.335|    53.91%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.157|   -1.157|-2169.819|-2189.333|    53.91%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.157|   -1.157|-2169.543|-2189.057|    53.91%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -1.157|   -1.157|-2169.449|-2188.963|    53.91%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -1.157|   -1.157|-2169.359|-2188.873|    53.91%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -1.157|   -1.157|-2169.118|-2188.632|    53.91%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -1.157|   -1.157|-2169.070|-2188.584|    53.91%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -1.157|   -1.157|-2168.990|-2188.504|    53.91%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -1.157|   -1.157|-2168.825|-2188.339|    53.92%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.157|   -1.157|-2168.719|-2188.233|    53.92%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.157|   -1.157|-2168.692|-2188.206|    53.92%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.157|   -1.157|-2168.677|-2188.191|    53.92%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.157|   -1.157|-2168.333|-2187.847|    53.92%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.157|   -1.157|-2168.210|-2187.724|    53.92%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.157|   -1.157|-2168.135|-2187.649|    53.92%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.157|   -1.157|-2167.006|-2186.520|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.157|   -1.157|-2166.815|-2186.329|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.157|   -1.157|-2166.452|-2185.966|    53.93%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.157|   -1.157|-2166.403|-2185.917|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.157|   -1.157|-2166.355|-2185.869|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.157|   -1.157|-2166.004|-2185.518|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.157|   -1.157|-2165.799|-2185.313|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.157|   -1.157|-2165.086|-2184.600|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.157|   -1.157|-2165.000|-2184.514|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.157|   -1.157|-2164.502|-2184.016|    53.93%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.157|   -1.157|-2164.349|-2183.863|    53.93%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -1.157|   -1.157|-2163.918|-2183.432|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -1.157|   -1.157|-2163.840|-2183.354|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -1.157|   -1.157|-2163.217|-2182.731|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.157|   -1.157|-2163.057|-2182.571|    53.94%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.157|   -1.157|-2162.874|-2182.388|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.157|   -1.157|-2162.750|-2182.264|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.157|   -1.157|-2162.612|-2182.125|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.157|   -1.157|-2162.096|-2181.610|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.157|   -1.157|-2161.741|-2181.255|    53.94%|   0:00:01.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.157|   -1.157|-2161.735|-2181.249|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.157|   -1.157|-2161.695|-2181.209|    53.94%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory14_reg_1_/D  |
|  -1.157|   -1.157|-2161.610|-2181.125|    53.95%|   0:00:00.0| 1943.1M|        NA|       NA| NA                                                 |
|  -1.157|   -1.157|-2161.610|-2181.124|    53.95%|   0:00:00.0| 1943.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:23 real=0:04:22 mem=1943.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:23 real=0:04:22 mem=1943.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.534|  -19.514|
|reg2reg   |-1.157|-2161.610|
|HEPG      |-1.157|-2161.610|
|All Paths |-1.157|-2181.124|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.157 TNS Slack -2181.124 Density 53.95
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:55.0/0:25:14.7 (1.0), mem = 1943.1M
(I,S,L,T): WC_VIEW: 159.601, 52.0049, 2.31828, 213.925
Reclaim Optimization WNS Slack -1.157  TNS Slack -2181.124 Density 53.95
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    53.95%|        -|  -1.157|-2181.124|   0:00:00.0| 1943.1M|
|    53.92%|       47|  -1.157|-2182.162|   0:00:03.0| 1943.1M|
|    53.66%|     1132|  -1.150|-2188.919|   0:00:14.0| 1946.5M|
|    53.66%|        3|  -1.150|-2188.919|   0:00:00.0| 1948.7M|
|    53.66%|        0|  -1.150|-2188.919|   0:00:01.0| 1948.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.149  TNS Slack -2188.919 Density 53.66
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:20.3) (real = 0:00:21.0) **
(I,S,L,T): WC_VIEW: 159.046, 51.6262, 2.29825, 212.971
*** AreaOpt [finish] : cpu/real = 0:00:20.6/0:00:20.5 (1.0), totSession cpu/real = 0:25:15.6/0:25:35.2 (1.0), mem = 1948.7M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=1944.72M, totSessionCpu=0:25:16).
** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -2188.919 Density 53.66
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.530|  -19.511|
|reg2reg   |-1.149|-2169.408|
|HEPG      |-1.149|-2169.408|
|All Paths |-1.149|-2188.919|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:44 real=0:04:44 mem=1944.7M) ***

(I,S,L,T): WC_VIEW: 159.046, 51.6262, 2.29825, 212.971
*** SetupOpt [finish] : cpu/real = 0:04:56.9/0:04:56.6 (1.0), totSession cpu/real = 0:25:16.7/0:25:36.3 (1.0), mem = 1909.6M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1899.56 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1899.56 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=50570  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 50567 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 50567 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.070588e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-25)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        36( 0.02%)        45( 0.03%)        39( 0.03%)        15( 0.01%)   ( 0.09%) 
[NR-eGR]      M3  (3)         9( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               46( 0.00%)        45( 0.00%)        39( 0.00%)        15( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
Early Global Route congestion estimation runtime: 1.63 seconds, mem = 1916.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.7, real=0:00:07.0)***
Iteration  8: Total net bbox = 9.378e+05 (4.94e+05 4.44e+05)
              Est.  stn bbox = 1.167e+06 (5.94e+05 5.74e+05)
              cpu = 0:00:46.3 real = 0:00:47.0 mem = 2193.4M
Iteration  9: Total net bbox = 9.551e+05 (5.03e+05 4.52e+05)
              Est.  stn bbox = 1.190e+06 (6.05e+05 5.85e+05)
              cpu = 0:01:32 real = 0:01:31 mem = 2185.6M
Iteration 10: Total net bbox = 9.444e+05 (4.93e+05 4.51e+05)
              Est.  stn bbox = 1.176e+06 (5.94e+05 5.83e+05)
              cpu = 0:00:49.5 real = 0:00:49.0 mem = 2198.8M
Iteration 11: Total net bbox = 9.611e+05 (4.97e+05 4.64e+05)
              Est.  stn bbox = 1.191e+06 (5.95e+05 5.95e+05)
              cpu = 0:00:51.8 real = 0:00:52.0 mem = 2196.7M
Iteration 12: Total net bbox = 9.681e+05 (5.01e+05 4.67e+05)
              Est.  stn bbox = 1.199e+06 (6.00e+05 5.99e+05)
              cpu = 0:00:21.1 real = 0:00:21.0 mem = 2204.8M
Move report: Timing Driven Placement moves 46310 insts, mean move: 12.49 um, max move: 81.92 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_): (308.40, 145.00) --> (369.00, 123.67)

Finished Incremental Placement (cpu=0:04:44, real=0:04:44, mem=2199.7M)
*** Starting refinePlace (0:30:04 mem=2204.8M) ***
Total net bbox length = 1.162e+06 (6.151e+05 5.472e+05) (ext = 1.933e+05)
Move report: Detail placement moves 46310 insts, mean move: 0.97 um, max move: 42.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC1373_q_temp_290): (278.61, 221.59) --> (237.60, 220.60)
	Runtime: CPU: 0:00:08.2 REAL: 0:00:08.0 MEM: 2204.8MB
Summary Report:
Instances move: 46310 (out of 46310 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 42.00 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC1373_q_temp_290) (278.606, 221.591) -> (237.6, 220.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.130e+06 (5.807e+05 5.495e+05) (ext = 1.934e+05)
Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 2204.8MB
*** Finished refinePlace (0:30:12 mem=2204.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2204.84 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2204.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=50570  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 50570 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 50570 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097168e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.21 seconds, mem = 2204.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 177020
[NR-eGR]     M2  (2V) length: 4.175779e+05um, number of vias: 261760
[NR-eGR]     M3  (3H) length: 4.605239e+05um, number of vias: 13038
[NR-eGR]     M4  (4V) length: 1.421817e+05um, number of vias: 3879
[NR-eGR]     M5  (5H) length: 1.033587e+05um, number of vias: 121
[NR-eGR]     M6  (6V) length: 2.455600e+03um, number of vias: 11
[NR-eGR]     M7  (7H) length: 5.056000e+02um, number of vias: 8
[NR-eGR]     M8  (8V) length: 1.976000e+02um, number of vias: 0
[NR-eGR] Total length: 1.126801e+06um, number of vias: 455837
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.084330e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.28 seconds, mem = 2067.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:57, real=0:04:57)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2062.7M)
Extraction called for design 'fullchip' of instances=46310 and nets=50791 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2062.707M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:21:49, real = 0:21:47, mem = 1449.6M, totSessionCpu=0:30:18 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1892.82)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 50620
End delay calculation. (MEM=1971.11 CPU=0:00:07.7 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1971.11 CPU=0:00:10.0 REAL=0:00:10.0)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:34.3/0:30:53.4 (1.0), mem = 1971.1M
(I,S,L,T): WC_VIEW: 159.08, 52.7837, 2.29825, 214.162
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13|    39|    -0.34|    12|    12|    -0.02|     0|     0|     0|     0|    -1.21| -2294.39|       0|       0|       0|  53.66|          |         |
|     1|     3|    -0.01|     1|     1|    -0.00|     0|     0|     0|     0|    -1.21| -2294.33|       0|       0|      13|  53.66| 0:00:02.0|  2013.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.21| -2294.33|       0|       0|       1|  53.66| 0:00:00.0|  2013.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.21| -2294.33|       0|       0|       0|  53.66| 0:00:00.0|  2013.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=2013.4M) ***

*** Starting refinePlace (0:30:45 mem=2029.4M) ***
Total net bbox length = 1.130e+06 (5.807e+05 5.495e+05) (ext = 1.934e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2029.4MB
Summary Report:
Instances move: 0 (out of 46310 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+06 (5.807e+05 5.495e+05) (ext = 1.934e+05)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2029.4MB
*** Finished refinePlace (0:30:46 mem=2029.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2029.4M)


Density : 0.5366
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=2029.4M) ***
(I,S,L,T): WC_VIEW: 159.081, 52.7845, 2.29849, 214.164
*** DrvOpt [finish] : cpu/real = 0:00:13.3/0:00:13.2 (1.0), totSession cpu/real = 0:30:47.5/0:31:06.6 (1.0), mem = 1994.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1918.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1918.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=1928.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1928.3M

------------------------------------------------------------
     Summary (cpu=0.22min real=0.22min mem=1918.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.212  | -1.212  | -0.539  |
|           TNS (ns):| -2294.3 | -2271.6 | -22.756 |
|    Violating Paths:|  3221   |  2488   |   733   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.659%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1928.3M
**optDesign ... cpu = 0:22:20, real = 0:22:19, mem = 1509.7M, totSessionCpu=0:30:50 **
*** Timing NOT met, worst failing slack is -1.212
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:50.1/0:31:09.2 (1.0), mem = 1917.3M
(I,S,L,T): WC_VIEW: 159.081, 52.7845, 2.29849, 214.164
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.212 TNS Slack -2294.332 Density 53.66
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.539|  -22.755|
|reg2reg   |-1.212|-2271.577|
|HEPG      |-1.212|-2271.577|
|All Paths |-1.212|-2294.332|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.212|   -1.212|-2271.577|-2294.332|    53.66%|   0:00:00.0| 1952.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.203|   -1.203|-2267.753|-2290.508|    53.66%|   0:00:01.0| 1992.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.194|   -1.194|-2267.632|-2290.386|    53.66%|   0:00:00.0| 1992.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.181|   -1.181|-2265.123|-2287.877|    53.66%|   0:00:01.0| 1992.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.175|   -1.175|-2262.263|-2285.018|    53.67%|   0:00:00.0| 1992.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.166|   -1.166|-2258.934|-2281.689|    53.67%|   0:00:01.0| 1992.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.161|   -1.161|-2246.782|-2269.537|    53.67%|   0:00:03.0| 1992.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.159|   -1.159|-2241.471|-2264.225|    53.68%|   0:00:31.0| 1992.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.154|   -1.154|-2239.735|-2262.490|    53.68%|   0:00:02.0| 1992.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.154|   -1.154|-2237.152|-2259.907|    53.69%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.149|   -1.149|-2236.393|-2259.147|    53.69%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.148|   -1.148|-2232.743|-2255.497|    53.70%|   0:00:16.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.144|   -1.144|-2231.351|-2254.106|    53.70%|   0:00:03.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.144|   -1.144|-2230.659|-2253.414|    53.70%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.144|   -1.144|-2229.556|-2252.311|    53.70%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.137|   -1.137|-2228.526|-2251.281|    53.71%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -1.137|   -1.137|-2223.128|-2245.882|    53.72%|   0:00:04.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.137|   -1.137|-2222.559|-2245.313|    53.72%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.136|   -1.136|-2221.540|-2244.294|    53.73%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.134|   -1.134|-2221.424|-2244.179|    53.73%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.134|   -1.134|-2220.625|-2243.379|    53.73%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.128|   -1.128|-2220.130|-2242.885|    53.75%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -1.125|   -1.125|-2216.740|-2239.494|    53.76%|   0:00:04.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.124|   -1.124|-2213.348|-2236.103|    53.77%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.124|   -1.124|-2212.194|-2234.949|    53.77%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.124|   -1.124|-2212.178|-2234.933|    53.77%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.118|   -1.118|-2210.817|-2233.572|    53.78%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.117|   -1.117|-2204.740|-2227.495|    53.80%|   0:00:04.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.117|   -1.117|-2203.765|-2226.520|    53.81%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.119|   -1.119|-2201.436|-2224.191|    53.83%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.111|   -1.111|-2200.899|-2223.654|    53.84%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.111|   -1.111|-2198.012|-2220.767|    53.84%|   0:00:04.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.111|   -1.111|-2197.865|-2220.620|    53.84%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.109|   -1.109|-2194.466|-2217.221|    53.89%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.109|   -1.109|-2191.989|-2214.744|    53.90%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.109|   -1.109|-2191.930|-2214.684|    53.90%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.107|   -1.107|-2192.290|-2215.044|    53.92%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.107|   -1.107|-2190.670|-2213.425|    53.93%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.107|   -1.107|-2190.039|-2212.794|    53.93%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.102|   -1.102|-2190.291|-2213.046|    53.94%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.102|   -1.102|-2185.290|-2208.045|    53.96%|   0:00:06.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.102|   -1.102|-2184.867|-2207.621|    53.96%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.100|   -1.100|-2182.606|-2205.361|    54.00%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.100|   -1.100|-2181.151|-2203.905|    54.00%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.100|   -1.100|-2180.936|-2203.690|    54.00%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.099|   -1.099|-2178.731|-2201.486|    54.02%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.099|   -1.099|-2178.454|-2201.208|    54.02%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.096|   -1.096|-2177.756|-2200.510|    54.04%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.096|   -1.096|-2177.710|-2200.465|    54.05%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.096|   -1.096|-2177.503|-2200.258|    54.05%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.095|   -1.095|-2176.208|-2198.963|    54.09%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.095|   -1.095|-2175.810|-2198.565|    54.09%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.093|   -1.093|-2174.118|-2196.873|    54.11%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.093|   -1.093|-2173.614|-2196.368|    54.12%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.092|   -1.092|-2172.770|-2195.525|    54.14%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.092|   -1.092|-2172.348|-2195.103|    54.14%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.088|   -1.088|-2170.547|-2193.302|    54.16%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.088|   -1.088|-2169.603|-2192.357|    54.17%|   0:00:03.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.088|   -1.088|-2169.585|-2192.340|    54.17%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.087|   -1.087|-2168.442|-2191.197|    54.22%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.087|   -1.087|-2167.039|-2189.793|    54.22%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.086|   -1.086|-2164.837|-2187.592|    54.24%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -1.086|   -1.086|-2164.693|-2187.448|    54.24%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -1.086|   -1.086|-2164.389|-2187.144|    54.25%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -1.085|   -1.085|-2162.682|-2185.436|    54.26%|   0:00:03.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.085|   -1.085|-2162.189|-2184.944|    54.27%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.084|   -1.084|-2161.876|-2184.631|    54.27%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.084|   -1.084|-2161.692|-2184.447|    54.27%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.083|   -1.083|-2161.533|-2184.287|    54.28%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.083|   -1.083|-2161.465|-2184.219|    54.28%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.080|   -1.080|-2160.980|-2183.735|    54.29%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.080|   -1.080|-2160.636|-2183.391|    54.29%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.080|   -1.080|-2160.568|-2183.322|    54.29%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.079|   -1.079|-2159.719|-2182.473|    54.32%|   0:00:06.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -1.079|   -1.079|-2159.587|-2182.342|    54.32%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -1.079|   -1.079|-2159.365|-2182.119|    54.32%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -1.079|   -1.079|-2158.226|-2180.980|    54.33%|   0:00:07.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
|  -1.078|   -1.078|-2156.896|-2179.651|    54.34%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.078|   -1.078|-2156.831|-2179.586|    54.34%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.077|   -1.077|-2155.812|-2178.566|    54.35%|   0:00:06.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -1.076|   -1.076|-2155.048|-2177.803|    54.36%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.076|   -1.076|-2154.903|-2177.657|    54.36%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.075|   -1.075|-2153.894|-2176.649|    54.37%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.074|   -1.074|-2153.185|-2175.939|    54.38%|   0:00:07.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.074|   -1.074|-2153.178|-2175.933|    54.38%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.074|   -1.074|-2153.161|-2175.915|    54.38%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.072|   -1.072|-2152.627|-2175.382|    54.39%|   0:00:05.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.072|   -1.072|-2152.194|-2174.949|    54.39%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.071|   -1.071|-2150.856|-2173.610|    54.41%|   0:00:07.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.070|   -1.070|-2150.173|-2172.927|    54.41%|   0:00:14.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.069|   -1.069|-2147.707|-2170.462|    54.42%|   0:00:21.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.068|   -1.068|-2146.513|-2169.268|    54.41%|   0:00:06.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.068|   -1.068|-2143.931|-2166.686|    54.42%|   0:00:13.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.067|   -1.067|-2143.365|-2166.120|    54.42%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.066|   -1.066|-2142.475|-2165.230|    54.42%|   0:00:07.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.065|   -1.065|-2141.334|-2164.089|    54.42%|   0:00:10.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.064|   -1.064|-2138.953|-2161.708|    54.42%|   0:00:12.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.063|   -1.063|-2138.278|-2161.032|    54.43%|   0:00:19.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.064|   -1.064|-2137.407|-2160.162|    54.43%|   0:00:10.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.061|   -1.061|-2136.018|-2158.773|    54.46%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.060|   -1.060|-2134.576|-2157.330|    54.46%|   0:00:20.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.059|   -1.059|-2133.523|-2156.278|    54.46%|   0:00:09.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.058|   -1.058|-2132.421|-2155.176|    54.47%|   0:00:19.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.057|   -1.057|-2131.507|-2154.262|    54.47%|   0:00:36.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.056|   -1.056|-2129.870|-2152.625|    54.48%|   0:00:10.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.056|   -1.056|-2128.551|-2151.305|    54.48%|   0:00:32.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.055|   -1.055|-2126.679|-2149.433|    54.48%|   0:00:33.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.055|   -1.055|-2125.360|-2148.115|    54.48%|   0:00:11.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.055|   -1.055|-2125.287|-2148.042|    54.48%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.053|   -1.053|-2122.113|-2144.868|    54.57%|   0:00:03.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.051|   -1.051|-2120.977|-2143.731|    54.57%|   0:00:05.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.051|   -1.051|-2119.070|-2141.825|    54.57%|   0:00:37.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.050|   -1.050|-2118.494|-2141.249|    54.58%|   0:00:37.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.050|   -1.050|-2117.716|-2140.471|    54.58%|   0:00:38.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.050|   -1.050|-2115.991|-2138.745|    54.68%|   0:00:05.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.049|   -1.049|-2114.335|-2137.090|    54.71%|   0:00:04.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.048|   -1.048|-2113.883|-2136.637|    54.71%|   0:00:09.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.048|   -1.048|-2113.449|-2136.204|    54.71%|   0:00:19.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.048|   -1.048|-2112.492|-2135.247|    54.71%|   0:00:09.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.047|   -1.047|-2111.460|-2134.215|    54.76%|   0:00:03.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.047|   -1.047|-2110.938|-2133.693|    54.76%|   0:00:45.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.046|   -1.046|-2110.583|-2133.338|    54.76%|   0:00:07.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.046|   -1.046|-2110.455|-2133.209|    54.76%|   0:00:12.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.046|   -1.046|-2110.363|-2133.118|    54.77%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.045|   -1.045|-2109.876|-2132.631|    54.81%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.045|   -1.045|-2108.044|-2130.799|    54.81%|   0:00:42.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.045|   -1.045|-2107.630|-2130.385|    54.82%|   0:00:20.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.044|   -1.044|-2106.691|-2129.446|    54.86%|   0:00:03.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.044|   -1.044|-2105.129|-2127.884|    54.86%|   0:00:33.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.044|   -1.044|-2104.960|-2127.715|    54.86%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.043|   -1.043|-2104.029|-2126.784|    54.89%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.043|   -1.043|-2103.991|-2126.746|    54.89%|   0:00:18.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.043|   -1.043|-2103.616|-2126.371|    54.90%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.041|   -1.041|-2103.314|-2126.068|    54.92%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.041|   -1.041|-2102.461|-2125.216|    54.92%|   0:00:28.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.041|   -1.041|-2102.157|-2124.912|    54.92%|   0:00:03.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.041|   -1.041|-2101.116|-2123.871|    54.95%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.041|   -1.041|-2100.551|-2123.306|    54.95%|   0:00:19.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.041|   -1.041|-2100.546|-2123.300|    54.96%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.040|   -1.040|-2099.910|-2122.665|    54.99%|   0:00:04.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2098.890|-2121.644|    54.99%|   0:00:06.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2098.497|-2121.252|    55.00%|   0:00:01.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2098.484|-2121.239|    55.00%|   0:00:00.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2098.448|-2121.202|    55.01%|   0:00:02.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2098.083|-2120.838|    55.04%|   0:00:05.0| 2001.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2096.007|-2118.761|    55.17%|   0:00:24.0| 2003.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2095.888|-2118.643|    55.17%|   0:00:00.0| 2003.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2095.885|-2118.639|    55.17%|   0:00:01.0| 2003.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.040|   -1.040|-2095.851|-2118.606|    55.17%|   0:00:01.0| 2003.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.039|   -1.039|-2095.695|-2118.450|    55.18%|   0:00:01.0| 2003.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.039|   -1.039|-2095.684|-2118.439|    55.23%|   0:00:08.0| 2006.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.039|   -1.039|-2095.576|-2118.331|    55.23%|   0:00:01.0| 2006.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.039|   -1.039|-2095.554|-2118.309|    55.23%|   0:00:02.0| 2006.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.039|   -1.039|-2095.564|-2118.318|    55.24%|   0:00:02.0| 2006.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:15:34 real=0:15:33 mem=2006.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.539|   -1.039| -22.755|-2118.318|    55.24%|   0:00:00.0| 2006.1M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.450|   -1.039| -21.993|-2117.557|    55.24%|   0:00:02.0| 2006.1M|   WC_VIEW|  default| sum_out[23]                                        |
Dumping Information for Job 23 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.440|   -1.039| -21.912|-2117.476|    55.24%|   0:00:02.0| 2006.1M|   WC_VIEW|  default| sum_out[16]                                        |
|  -0.434|   -1.039| -21.805|-2117.369|    55.24%|   0:00:05.0| 2006.1M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.434|   -1.039| -21.799|-2117.363|    55.24%|   0:00:01.0| 2006.1M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.425|   -1.039| -21.576|-2117.139|    55.25%|   0:00:01.0| 2006.1M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.424|   -1.039| -21.582|-2117.146|    55.26%|   0:00:01.0| 2006.1M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.418|   -1.039| -21.536|-2117.100|    55.26%|   0:00:00.0| 2006.1M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.408|   -1.039| -21.485|-2117.049|    55.26%|   0:00:00.0| 2006.1M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.405|   -1.039| -21.341|-2116.905|    55.26%|   0:00:01.0| 2006.1M|   WC_VIEW|  default| sum_out[14]                                        |
|  -0.405|   -1.039| -21.330|-2116.894|    55.26%|   0:00:00.0| 2006.1M|   WC_VIEW|  default| sum_out[14]                                        |
|  -0.402|   -1.039| -21.367|-2116.931|    55.26%|   0:00:00.0| 2006.1M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.394|   -1.039| -21.270|-2116.834|    55.26%|   0:00:00.0| 2006.1M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.388|   -1.039| -21.156|-2116.720|    55.26%|   0:00:02.0| 2006.1M|   WC_VIEW|  default| sum_out[14]                                        |
|  -0.380|   -1.039| -21.162|-2116.726|    55.26%|   0:00:01.0| 2006.1M|   WC_VIEW|  default| sum_out[21]                                        |
Dumping Information for Job 81 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[153]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[153]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[153]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[153]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 83 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[148]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[148]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[148]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[148]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.379|   -1.039| -21.165|-2116.729|    55.27%|   0:00:08.0| 2006.1M|   WC_VIEW|  default| sum_out[21]                                        |
Dumping Information for Job 24 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.373|   -1.039| -21.066|-2116.630|    55.27%|   0:00:12.0| 2006.1M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.371|   -1.039| -21.015|-2116.579|    55.27%|   0:00:01.0| 2006.1M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.367|   -1.039| -20.955|-2116.519|    55.27%|   0:00:16.0| 2007.1M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.367|   -1.039| -20.956|-2116.520|    55.27%|   0:00:09.0| 2009.6M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.367|   -1.039| -20.956|-2116.519|    55.27%|   0:00:04.0| 2009.6M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.364|   -1.039| -20.946|-2116.510|    55.27%|   0:00:03.0| 2009.6M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.363|   -1.039| -20.944|-2116.508|    55.27%|   0:00:09.0| 2009.6M|   WC_VIEW|  default| sum_out[20]                                        |
|  -0.360|   -1.039| -20.898|-2116.462|    55.27%|   0:00:01.0| 2009.6M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.358|   -1.039| -20.875|-2116.439|    55.27%|   0:00:18.0| 2010.6M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.356|   -1.039| -20.829|-2116.393|    55.28%|   0:00:11.0| 2011.6M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.356|   -1.039| -20.823|-2116.387|    55.28%|   0:00:13.0| 2011.6M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.356|   -1.039| -20.812|-2116.376|    55.28%|   0:00:00.0| 2011.6M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.357|   -1.039| -20.833|-2116.396|    55.28%|   0:00:01.0| 2011.6M|   WC_VIEW|  default| sum_out[21]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:02 real=0:02:02 mem=2011.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:17:36 real=0:17:35 mem=2011.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.357|  -20.833|
|reg2reg   |-1.039|-2095.564|
|HEPG      |-1.039|-2095.564|
|All Paths |-1.039|-2116.396|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.039 TNS Slack -2116.396 Density 55.28
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:48:37.1/0:48:55.5 (1.0), mem = 2011.6M
(I,S,L,T): WC_VIEW: 163.103, 55.1176, 2.40789, 220.628
Reclaim Optimization WNS Slack -1.039  TNS Slack -2116.396 Density 55.28
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    55.28%|        -|  -1.039|-2116.396|   0:00:00.0| 2011.6M|
|    55.23%|       99|  -1.039|-2115.853|   0:00:04.0| 2012.8M|
|    55.03%|      898|  -1.038|-2115.819|   0:00:16.0| 2017.2M|
|    55.03%|        4|  -1.038|-2115.819|   0:00:00.0| 2019.4M|
|    55.03%|        0|  -1.038|-2115.819|   0:00:01.0| 2019.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.038  TNS Slack -2115.818 Density 55.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 402 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:22.6) (real = 0:00:23.0) **
(I,S,L,T): WC_VIEW: 162.694, 54.831, 2.38861, 219.914
*** AreaOpt [finish] : cpu/real = 0:00:22.9/0:00:22.8 (1.0), totSession cpu/real = 0:49:00.0/0:49:18.3 (1.0), mem = 2019.4M
End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:23, mem=2015.42M, totSessionCpu=0:49:00).
*** Starting refinePlace (0:49:01 mem=2015.4M) ***
Total net bbox length = 1.135e+06 (5.842e+05 5.504e+05) (ext = 1.934e+05)
Move report: Timing Driven Placement moves 545 insts, mean move: 2.68 um, max move: 16.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U760): (227.20, 413.20) --> (216.20, 407.80)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 2188.7MB
Move report: Detail placement moves 8616 insts, mean move: 0.79 um, max move: 7.00 um
	Max move on inst (core_instance/FE_RC_4285_0): (603.20, 341.20) --> (610.20, 341.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2188.7MB
Summary Report:
Instances move: 8908 (out of 46924 movable)
Instances flipped: 10
Mean displacement: 0.91 um
Max displacement: 16.40 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U760) (227.2, 413.2) -> (216.2, 407.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 1.138e+06 (5.868e+05 5.516e+05) (ext = 1.934e+05)
Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 2188.7MB
*** Finished refinePlace (0:49:07 mem=2188.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2188.7M)


Density : 0.5503
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.0 real=0:00:08.0 mem=2188.7M) ***
** GigaOpt Optimizer WNS Slack -1.038 TNS Slack -2115.818 Density 55.03
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.357|  -23.302|
|reg2reg   |-1.038|-2092.515|
|HEPG      |-1.038|-2092.515|
|All Paths |-1.038|-2115.818|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.038|   -1.038|-2092.515|-2115.818|    55.03%|   0:00:00.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.036|   -1.036|-2088.593|-2111.896|    55.06%|   0:07:26.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.036|   -1.036|-2087.596|-2110.898|    55.06%|   0:03:16.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.036|   -1.036|-2086.455|-2109.757|    55.06%|   0:00:49.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.033|   -1.033|-2083.535|-2106.837|    55.22%|   0:00:06.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.032|   -1.032|-2080.842|-2104.145|    55.23%|   0:05:53.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.033|   -1.033|-2080.342|-2103.645|    55.23%|   0:01:08.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.031|   -1.031|-2077.034|-2100.336|    55.39%|   0:00:08.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.031|   -1.031|-2075.883|-2099.186|    55.40%|   0:02:05.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.031|   -1.031|-2075.615|-2098.918|    55.40%|   0:00:03.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.028|   -1.028|-2073.941|-2097.244|    55.48%|   0:00:06.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.028|   -1.028|-2072.286|-2095.588|    55.49%|   0:02:07.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.028|   -1.028|-2072.202|-2095.504|    55.49%|   0:00:08.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.028|   -1.028|-2069.977|-2093.279|    55.57%|   0:00:04.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.028|   -1.028|-2068.905|-2092.207|    55.57%|   0:01:15.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.024|   -1.024|-2067.973|-2091.275|    55.63%|   0:00:05.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.023|   -1.023|-2065.909|-2089.212|    55.63%|   0:05:18.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.023|   -1.023|-2065.578|-2088.881|    55.63%|   0:00:59.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.023|   -1.023|-2067.281|-2090.584|    55.84%|   0:00:16.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.023|   -1.023|-2065.632|-2088.935|    55.84%|   0:00:51.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.023|   -1.023|-2065.626|-2088.928|    55.84%|   0:00:02.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.019|   -1.019|-2063.871|-2087.174|    55.91%|   0:00:06.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.021|   -1.021|-2062.082|-2085.385|    55.92%|   0:03:56.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.018|   -1.018|-2060.979|-2084.281|    55.98%|   0:00:09.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.018|   -1.018|-2060.058|-2083.361|    55.99%|   0:01:48.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.018|   -1.018|-2059.979|-2083.282|    55.99%|   0:00:14.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.017|   -1.017|-2058.919|-2082.222|    56.16%|   0:00:10.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.017|   -1.017|-2058.388|-2081.690|    56.16%|   0:00:02.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.016|   -1.016|-2057.711|-2081.014|    56.22%|   0:00:07.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.016|   -1.016|-2057.210|-2080.513|    56.23%|   0:00:02.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.016|   -1.016|-2057.164|-2080.467|    56.29%|   0:00:06.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.015|   -1.015|-2056.877|-2080.180|    56.30%|   0:00:01.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.015|   -1.015|-2056.877|-2080.180|    56.30%|   0:00:02.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.015|   -1.015|-2056.365|-2079.667|    56.35%|   0:00:10.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.014|   -1.014|-2055.967|-2079.269|    56.38%|   0:00:04.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.014|   -1.014|-2055.708|-2079.010|    56.38%|   0:00:03.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.014|   -1.014|-2055.541|-2078.843|    56.38%|   0:00:02.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.014|   -1.014|-2055.580|-2078.882|    56.49%|   0:00:12.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.013|   -1.013|-2055.200|-2078.502|    56.52%|   0:00:04.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.013|   -1.013|-2055.143|-2078.445|    56.54%|   0:00:08.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.013|   -1.013|-2054.770|-2078.072|    56.54%|   0:00:06.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.013|   -1.013|-2054.705|-2078.007|    56.56%|   0:00:01.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.013|   -1.013|-2054.598|-2077.900|    56.56%|   0:00:01.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.014|   -1.014|-2054.594|-2077.896|    56.60%|   0:00:03.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.014|   -1.014|-2054.582|-2077.885|    56.60%|   0:00:01.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.014|   -1.014|-2054.390|-2077.692|    56.61%|   0:00:00.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.014|   -1.014|-2054.390|-2077.692|    56.61%|   0:00:01.0| 2188.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:39:47 real=0:39:44 mem=2188.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.357|   -1.014| -23.302|-2077.692|    56.61%|   0:00:00.0| 2188.7M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.350|   -1.014| -23.191|-2077.581|    56.63%|   0:02:32.0| 2188.7M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.350|   -1.014| -23.169|-2077.559|    56.63%|   0:00:34.0| 2188.7M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.350|   -1.014| -23.167|-2077.557|    56.65%|   0:00:14.0| 2188.7M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.350|   -1.014| -23.167|-2077.557|    56.65%|   0:00:17.0| 2188.7M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:37 real=0:03:37 mem=2188.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:43:24 real=0:43:21 mem=2188.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.350|  -23.167|
|reg2reg   |-1.014|-2054.390|
|HEPG      |-1.014|-2054.390|
|All Paths |-1.014|-2077.557|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.014 TNS Slack -2077.557 Density 56.65
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:32:32.4/1:32:48.0 (1.0), mem = 2188.7M
(I,S,L,T): WC_VIEW: 165.783, 57.6071, 2.48526, 225.875
Reclaim Optimization WNS Slack -1.014  TNS Slack -2077.557 Density 56.65
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    56.65%|        -|  -1.014|-2077.557|   0:00:00.0| 2188.7M|
|    56.62%|       62|  -1.014|-2077.008|   0:00:05.0| 2188.7M|
|    56.41%|      992|  -1.013|-2074.013|   0:00:14.0| 2188.7M|
|    56.41%|        0|  -1.013|-2074.013|   0:00:01.0| 2188.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.013  TNS Slack -2074.013 Density 56.41
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 431 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:21.9) (real = 0:00:22.0) **
(I,S,L,T): WC_VIEW: 165.345, 57.2991, 2.46786, 225.112
*** AreaOpt [finish] : cpu/real = 0:00:22.2/0:00:22.2 (1.0), totSession cpu/real = 1:32:54.6/1:33:10.2 (1.0), mem = 2188.7M
End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=2141.68M, totSessionCpu=1:32:55).
*** Starting refinePlace (1:32:55 mem=2141.7M) ***
Total net bbox length = 1.150e+06 (5.934e+05 5.562e+05) (ext = 1.934e+05)
Move report: Timing Driven Placement moves 14270 insts, mean move: 3.52 um, max move: 39.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6146_0): (352.20, 632.80) --> (366.40, 658.00)
	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2330.8MB
Move report: Detail placement moves 11740 insts, mean move: 0.67 um, max move: 7.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_5253_0): (220.00, 409.60) --> (223.40, 406.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2330.8MB
Summary Report:
Instances move: 19678 (out of 48966 movable)
Instances flipped: 128
Mean displacement: 2.83 um
Max displacement: 39.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6146_0) (352.2, 632.8) -> (366.2, 658)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.162e+06 (6.038e+05 5.584e+05) (ext = 1.934e+05)
Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 2330.8MB
*** Finished refinePlace (1:33:08 mem=2330.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2330.8M)


Density : 0.5641
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.5 real=0:00:15.0 mem=2330.8M) ***
** GigaOpt Optimizer WNS Slack -1.024 TNS Slack -2077.645 Density 56.41
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.350|  -23.160|
|reg2reg   |-1.024|-2054.485|
|HEPG      |-1.024|-2054.485|
|All Paths |-1.024|-2077.645|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.024|   -1.024|-2054.485|-2077.645|    56.41%|   0:00:01.0| 2330.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.019|   -1.019|-2052.740|-2075.900|    56.42%|   0:00:09.0| 2330.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.016|   -1.016|-2052.395|-2075.555|    56.42%|   0:01:07.0| 2330.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.016|   -1.016|-2050.974|-2074.135|    56.42%|   0:01:48.0| 2330.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.016|   -1.016|-2050.832|-2073.992|    56.42%|   0:00:07.0| 2330.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.015|   -1.015|-2049.509|-2072.669|    56.46%|   0:00:07.0| 2330.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.015|   -1.015|-2049.334|-2072.494|    56.46%|   0:02:03.0| 2330.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.014|   -1.014|-2048.854|-2072.014|    56.49%|   0:00:10.0| 2328.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.014|   -1.014|-2048.341|-2071.501|    56.49%|   0:01:08.0| 2328.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.012|   -1.012|-2048.304|-2071.464|    56.52%|   0:00:04.0| 2328.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.012|   -1.012|-2047.744|-2070.904|    56.52%|   0:02:44.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -1.010|   -1.010|-2047.515|-2070.676|    56.52%|   0:00:21.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.010|   -1.010|-2046.335|-2069.495|    56.52%|   0:03:55.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.010|   -1.010|-2045.407|-2068.568|    56.52%|   0:00:30.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.010|   -1.010|-2043.987|-2067.147|    56.68%|   0:00:09.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.007|   -1.007|-2042.391|-2065.552|    56.73%|   0:00:27.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.008|   -1.008|-2040.608|-2063.768|    56.73%|   0:03:55.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.008|   -1.008|-2040.500|-2063.661|    56.74%|   0:00:27.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.006|   -1.006|-2040.024|-2063.185|    56.82%|   0:00:06.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.006|   -1.006|-2038.846|-2062.007|    56.82%|   0:01:20.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.006|   -1.006|-2038.833|-2061.993|    56.82%|   0:00:03.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.006|   -1.006|-2038.783|-2061.943|    56.86%|   0:00:04.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.006|   -1.006|-2038.604|-2061.765|    56.89%|   0:00:08.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.006|   -1.006|-2038.369|-2061.530|    56.89%|   0:00:01.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.006|   -1.006|-2038.304|-2061.464|    56.94%|   0:01:57.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.005|   -1.005|-2037.734|-2060.894|    56.99%|   0:00:23.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.005|   -1.005|-2037.756|-2060.916|    57.00%|   0:00:02.0| 2324.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.005|   -1.005|-2037.682|-2060.842|    57.00%|   0:00:33.0| 2304.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.005|   -1.005|-2037.429|-2060.590|    57.02%|   0:00:02.0| 2304.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.005|   -1.005|-2037.372|-2060.532|    57.02%|   0:00:01.0| 2304.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.006|   -1.006|-2037.163|-2060.323|    57.07%|   0:00:26.0| 2304.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.006|   -1.006|-2037.013|-2060.174|    57.11%|   0:00:17.0| 2304.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.006|   -1.006|-2036.886|-2060.046|    57.13%|   0:00:02.0| 2304.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.006|   -1.006|-2036.895|-2060.056|    57.14%|   0:00:00.0| 2304.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:24:39 real=0:24:37 mem=2304.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.350|   -1.006| -23.160|-2060.056|    57.14%|   0:00:01.0| 2304.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.348|   -1.006| -23.126|-2060.021|    57.16%|   0:02:34.0| 2304.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.348|   -1.006| -23.126|-2060.021|    57.16%|   0:00:00.0| 2304.8M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:34 real=0:02:35 mem=2304.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:27:13 real=0:27:12 mem=2304.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.348|  -23.126|
|reg2reg   |-1.006|-2036.895|
|HEPG      |-1.006|-2036.895|
|All Paths |-1.006|-2060.021|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.006 TNS Slack -2060.021 Density 57.16
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:23.4/2:00:37.1 (1.0), mem = 2304.8M
(I,S,L,T): WC_VIEW: 166.612, 58.6096, 2.50845, 227.73
Reclaim Optimization WNS Slack -1.006  TNS Slack -2060.021 Density 57.16
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    57.16%|        -|  -1.006|-2060.021|   0:00:00.0| 2304.8M|
|    57.12%|       98|  -1.006|-2060.701|   0:00:05.0| 2304.8M|
|    56.94%|      938|  -1.006|-2059.439|   0:00:15.0| 2304.8M|
|    56.94%|        2|  -1.006|-2059.439|   0:00:01.0| 2304.8M|
|    56.94%|        0|  -1.006|-2059.439|   0:00:00.0| 2304.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.006  TNS Slack -2059.439 Density 56.94
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 448 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:23.6) (real = 0:00:23.0) **
(I,S,L,T): WC_VIEW: 166.183, 58.3232, 2.49259, 226.999
*** AreaOpt [finish] : cpu/real = 0:00:23.9/0:00:23.9 (1.0), totSession cpu/real = 2:00:47.3/2:01:01.0 (1.0), mem = 2304.8M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=2223.75M, totSessionCpu=2:00:47).
*** Starting refinePlace (2:00:48 mem=2223.8M) ***
Total net bbox length = 1.168e+06 (6.070e+05 5.609e+05) (ext = 1.934e+05)
Move report: Timing Driven Placement moves 9004 insts, mean move: 4.87 um, max move: 50.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC2898_q_temp_764): (208.80, 571.60) --> (250.00, 580.60)
	Runtime: CPU: 0:00:09.9 REAL: 0:00:09.0 MEM: 2409.1MB
Move report: Detail placement moves 7712 insts, mean move: 0.66 um, max move: 6.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7924_0): (390.40, 100.00) --> (393.00, 96.40)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2409.1MB
Summary Report:
Instances move: 13134 (out of 49986 movable)
Instances flipped: 21
Mean displacement: 3.63 um
Max displacement: 50.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC2898_q_temp_764) (208.8, 571.6) -> (250, 580.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 1.176e+06 (6.133e+05 5.626e+05) (ext = 1.933e+05)
Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 2409.1MB
*** Finished refinePlace (2:01:00 mem=2409.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2409.1M)


Density : 0.5694
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.3 real=0:00:14.0 mem=2409.1M) ***
** GigaOpt Optimizer WNS Slack -1.025 TNS Slack -2071.168 Density 56.94
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.348|  -23.120|
|reg2reg   |-1.025|-2048.047|
|HEPG      |-1.025|-2048.047|
|All Paths |-1.025|-2071.168|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.025|   -1.025|-2048.047|-2071.168|    56.94%|   0:00:00.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.017|   -1.017|-2047.201|-2070.322|    56.94%|   0:00:00.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.017|   -1.017|-2044.198|-2067.318|    56.94%|   0:00:50.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.017|   -1.017|-2044.196|-2067.316|    56.94%|   0:00:01.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.014|   -1.014|-2043.828|-2066.949|    56.95%|   0:00:00.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.014|   -1.014|-2043.205|-2066.326|    56.95%|   0:00:43.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.010|   -1.010|-2042.598|-2065.719|    56.95%|   0:00:05.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.010|   -1.010|-2039.767|-2062.888|    56.96%|   0:01:34.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.005|   -1.005|-2038.734|-2061.855|    57.00%|   0:00:02.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.005|   -1.005|-2037.021|-2060.142|    57.00%|   0:02:23.0| 2409.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.005|   -1.005|-2036.725|-2059.846|    57.00%|   0:00:30.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.006|   -1.006|-2035.118|-2058.238|    57.03%|   0:00:05.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.004|   -1.004|-2034.898|-2058.018|    57.04%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.004|   -1.004|-2034.450|-2057.571|    57.04%|   0:02:27.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.004|   -1.004|-2034.395|-2057.516|    57.04%|   0:00:05.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.001|   -1.001|-2033.002|-2056.122|    57.09%|   0:00:03.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.001|   -1.001|-2031.704|-2054.824|    57.10%|   0:05:20.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.001|   -1.001|-2030.896|-2054.017|    57.22%|   0:00:22.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.001|   -1.001|-2030.847|-2053.967|    57.26%|   0:00:11.0| 2407.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.997|   -0.997|-2030.701|-2053.821|    57.26%|   0:00:02.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.997|   -0.997|-2027.270|-2050.390|    57.27%|   0:12:04.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.997|   -0.997|-2026.532|-2049.653|    57.27%|   0:00:42.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.997|   -0.997|-2026.518|-2049.638|    57.27%|   0:00:00.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.997|   -0.997|-2023.739|-2046.859|    57.45%|   0:00:20.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.997|   -0.997|-2022.431|-2045.551|    57.49%|   0:00:14.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.997|   -0.997|-2021.773|-2044.894|    57.50%|   0:00:01.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.998|   -0.998|-2020.557|-2043.677|    57.55%|   0:02:07.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.999|   -0.999|-2020.400|-2043.520|    57.60%|   0:00:19.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.997|   -0.997|-2020.815|-2043.935|    57.61%|   0:00:00.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.996|   -0.996|-2020.145|-2043.266|    57.61%|   0:00:01.0| 2405.1M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_75_/Q                             |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.515254)
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.991|   -0.991|-2019.054|-2043.698|    57.62%|   0:14:35.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.990|   -0.990|-2017.966|-2042.610|    57.62%|   0:00:27.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.990|   -0.990|-2017.827|-2042.471|    57.62%|   0:00:10.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.993|   -0.993|-2016.419|-2041.063|    57.88%|   0:00:30.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.990|   -0.990|-2013.946|-2038.590|    57.91%|   0:00:06.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.989|   -0.989|-2013.108|-2037.752|    57.93%|   0:00:04.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.989|   -0.989|-2011.910|-2036.553|    57.93%|   0:00:04.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.989|   -0.989|-2010.939|-2035.583|    57.99%|   0:00:02.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.989|   -0.989|-2010.594|-2035.238|    57.99%|   0:00:01.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.991|   -0.991|-2010.349|-2034.993|    58.07%|   0:00:05.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.982|   -0.982|-2010.848|-2038.474|    58.08%|   0:03:18.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.982|   -0.982|-2010.223|-2037.848|    58.08%|   0:00:06.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.981|   -0.981|-2008.785|-2036.410|    58.27%|   0:00:09.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.981|   -0.981|-2006.717|-2034.342|    58.35%|   0:00:07.0| 2405.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.981|   -0.981|-2005.904|-2033.530|    58.35%|   0:00:22.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.982|   -0.982|-2004.552|-2032.177|    58.41%|   0:00:03.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.981|   -0.981|-2004.250|-2031.875|    58.42%|   0:00:01.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.981|   -0.981|-2004.214|-2031.839|    58.42%|   0:00:00.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.981|   -0.981|-2003.702|-2031.327|    58.48%|   0:00:06.0| 2393.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.981|   -0.981|-2003.229|-2030.855|    58.52%|   0:00:03.0| 2396.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.980|   -0.980|-2003.216|-2030.841|    58.52%|   0:00:01.0| 2396.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.980|   -0.980|-2003.196|-2030.822|    58.53%|   0:00:00.0| 2396.1M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_125_/Q                            |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.979|   -0.979|-2006.071|-2037.672|    58.52%|   0:01:05.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.976|   -0.976|-2005.780|-2037.381|    58.52%|   0:00:01.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.976|   -0.976|-2005.756|-2037.357|    58.52%|   0:00:01.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.975|   -0.975|-2004.965|-2036.566|    58.63%|   0:00:04.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.974|   -0.974|-2003.442|-2035.043|    58.72%|   0:00:09.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.974|   -0.974|-2002.722|-2034.323|    58.72%|   0:00:46.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.974|   -0.974|-2002.576|-2034.177|    58.72%|   0:00:04.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.973|   -0.973|-2002.218|-2033.819|    58.80%|   0:00:03.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.973|   -0.973|-2001.662|-2033.263|    58.80%|   0:00:37.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.973|   -0.973|-2001.167|-2032.767|    58.84%|   0:00:03.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.972|   -0.972|-1999.956|-2031.557|    58.90%|   0:00:14.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.971|   -0.971|-1998.918|-2030.519|    58.90%|   0:00:23.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.971|   -0.971|-1998.544|-2030.145|    58.90%|   0:00:22.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.971|   -0.971|-1998.220|-2029.821|    58.97%|   0:00:04.0| 2412.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.971|   -0.971|-1997.796|-2029.397|    59.01%|   0:00:13.0| 2414.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.971|   -0.971|-1997.427|-2029.028|    59.01%|   0:00:17.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.970|   -0.970|-1997.024|-2028.625|    59.02%|   0:00:02.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.970|   -0.970|-1996.609|-2028.209|    59.02%|   0:01:05.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.970|   -0.970|-1996.529|-2028.130|    59.02%|   0:00:00.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.970|   -0.970|-1996.350|-2027.950|    59.05%|   0:00:03.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.970|   -0.970|-1996.277|-2027.878|    59.06%|   0:00:01.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.970|   -0.970|-1995.776|-2027.377|    59.07%|   0:00:03.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.971|   -0.971|-1994.290|-2025.891|    59.18%|   0:00:14.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.971|   -0.971|-1994.076|-2025.677|    59.22%|   0:00:02.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.971|   -0.971|-1994.070|-2025.671|    59.22%|   0:00:00.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.970|   -0.970|-1999.694|-2035.104|    59.21%|   0:01:48.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.967|   -0.967|-1999.318|-2034.728|    59.22%|   0:00:01.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.966|   -0.966|-1996.992|-2032.402|    59.32%|   0:00:05.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.966|   -0.966|-1996.258|-2031.668|    59.35%|   0:00:02.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.965|   -0.965|-1995.522|-2030.932|    59.37%|   0:00:04.0| 2439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.974|   -0.974|-1991.813|-2027.224|    59.62%|   0:00:41.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.968|   -0.968|-1991.445|-2026.855|    59.62%|   0:00:00.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.968|   -0.968|-1991.406|-2026.816|    59.63%|   0:00:00.0| 2448.8M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_49_/Q                             |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.963|   -0.963|-1992.748|-2030.466|    59.62%|   0:01:14.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.963|   -0.963|-1992.536|-2030.254|    59.62%|   0:00:01.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.963|   -0.963|-1992.472|-2030.190|    59.62%|   0:00:12.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.964|   -0.964|-1991.718|-2029.437|    59.72%|   0:00:04.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.963|   -0.963|-1991.759|-2029.477|    59.73%|   0:00:02.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.963|   -0.963|-1991.543|-2029.262|    59.74%|   0:00:03.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.963|   -0.963|-1991.431|-2029.150|    59.78%|   0:00:05.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.963|   -0.963|-1990.778|-2028.496|    59.80%|   0:00:01.0| 2448.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.960|   -0.960|-1992.989|-2032.696|    59.79%|   0:01:17.0| 2452.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.960|   -0.960|-1992.803|-2032.510|    59.79%|   0:00:02.0| 2452.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.961|   -0.961|-1992.061|-2031.768|    59.86%|   0:00:05.0| 2452.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.959|   -0.959|-1991.085|-2030.793|    59.88%|   0:00:01.0| 2452.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.959|   -0.959|-1989.684|-2029.391|    59.88%|   0:00:37.0| 2452.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.959|   -0.959|-1989.635|-2029.342|    59.88%|   0:00:08.0| 2452.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.959|   -0.959|-1988.936|-2028.643|    59.92%|   0:00:03.0| 2452.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.958|   -0.958|-1988.095|-2027.803|    59.96%|   0:00:16.0| 2456.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.958|   -0.958|-1987.303|-2027.011|    59.95%|   0:00:52.0| 2458.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.958|   -0.958|-1986.758|-2026.465|    60.00%|   0:00:06.0| 2461.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.957|   -0.957|-1985.962|-2025.669|    60.03%|   0:00:10.0| 2461.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.959|   -0.959|-1985.725|-2025.432|    60.02%|   0:00:29.0| 2461.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.957|   -0.957|-1985.362|-2025.069|    60.02%|   0:00:00.0| 2461.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.957|   -0.957|-1985.106|-2024.813|    60.05%|   0:00:02.0| 2462.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.957|   -0.957|-1984.888|-2024.595|    60.06%|   0:00:01.0| 2463.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.957|   -0.957|-1984.881|-2024.589|    60.07%|   0:00:03.0| 2463.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.957|   -0.957|-1984.857|-2024.564|    60.08%|   0:00:01.0| 2465.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.953|   -0.953|-1990.840|-2033.620|    60.06%|   0:01:29.0| 2477.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.954|   -0.954|-1990.726|-2033.506|    60.06%|   0:00:01.0| 2477.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.954|   -0.954|-1990.011|-2032.791|    60.14%|   0:00:07.0| 2477.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.953|   -0.953|-1989.699|-2032.479|    60.16%|   0:00:01.0| 2477.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.953|   -0.953|-1988.775|-2031.555|    60.17%|   0:00:06.0| 2477.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.953|   -0.953|-1988.238|-2031.018|    60.18%|   0:00:01.0| 2477.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.950|   -0.950|-1991.493|-2038.217|    60.17%|   0:01:00.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.950|   -0.950|-1991.299|-2038.024|    60.17%|   0:00:03.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.950|   -0.950|-1991.246|-2037.971|    60.17%|   0:00:00.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.950|   -0.950|-1990.218|-2036.943|    60.26%|   0:00:04.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.951|   -0.951|-1989.554|-2036.279|    60.30%|   0:00:13.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.949|   -0.949|-1989.421|-2036.146|    60.30%|   0:00:00.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.951|   -0.951|-1988.056|-2034.781|    60.29%|   0:00:37.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.949|   -0.949|-1987.873|-2034.598|    60.30%|   0:00:02.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.949|   -0.949|-1987.335|-2034.060|    60.34%|   0:00:12.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.949|   -0.949|-1987.277|-2034.002|    60.35%|   0:00:01.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.949|   -0.949|-1986.948|-2033.673|    60.42%|   0:00:09.0| 2482.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.949|   -0.949|-1986.781|-2033.505|    60.45%|   0:00:05.0| 2486.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.949|   -0.949|-1986.670|-2033.395|    60.46%|   0:00:03.0| 2486.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.949|   -0.949|-1986.659|-2033.384|    60.46%|   0:00:00.0| 2486.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_33_/Q                             |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.946|   -0.946|-1991.634|-2041.676|    60.45%|   0:01:26.0| 2495.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.946|   -0.946|-1991.501|-2041.543|    60.45%|   0:00:10.0| 2495.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.946|   -0.946|-1991.485|-2041.527|    60.45%|   0:00:00.0| 2495.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.946|   -0.946|-1990.565|-2040.608|    60.51%|   0:00:04.0| 2495.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.946|   -0.946|-1990.387|-2040.429|    60.53%|   0:00:01.0| 2495.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.946|   -0.946|-1990.328|-2040.370|    60.57%|   0:00:06.0| 2495.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.946|   -0.946|-1990.319|-2040.361|    60.60%|   0:00:04.0| 2495.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.944|   -0.944|-1995.151|-2048.883|    60.59%|   0:01:38.0| 2501.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.943|   -0.943|-1994.704|-2048.436|    60.59%|   0:00:04.0| 2501.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.943|   -0.943|-1994.630|-2048.361|    60.59%|   0:00:01.0| 2501.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.945|   -0.945|-1993.929|-2047.661|    60.64%|   0:00:04.0| 2501.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.942|   -0.942|-1993.622|-2047.353|    60.65%|   0:00:02.0| 2501.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.942|   -0.942|-1994.722|-2048.454|    60.67%|   0:00:13.0| 2501.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.942|   -0.942|-1992.584|-2046.315|    60.67%|   0:00:30.0| 2502.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.942|   -0.942|-1992.397|-2046.129|    60.69%|   0:00:02.0| 2502.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.942|   -0.942|-1992.199|-2045.931|    60.71%|   0:00:05.0| 2502.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.942|   -0.942|-1992.159|-2045.890|    60.72%|   0:00:01.0| 2502.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.939|   -0.939|-1995.715|-2053.155|    60.71%|   0:00:49.0| 2511.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1995.331|-2052.771|    60.71%|   0:00:02.0| 2511.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1995.324|-2052.764|    60.70%|   0:00:00.0| 2511.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1994.702|-2052.142|    60.76%|   0:00:03.0| 2511.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.939|   -0.939|-1994.375|-2051.815|    60.78%|   0:00:07.0| 2511.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.939|   -0.939|-1994.365|-2051.805|    60.78%|   0:00:00.0| 2511.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.935|   -0.935|-1995.767|-2058.326|    60.79%|   0:01:29.0| 2515.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.935|   -0.935|-1995.545|-2058.104|    60.78%|   0:00:13.0| 2515.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.935|   -0.935|-1994.894|-2057.453|    60.86%|   0:00:04.0| 2515.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.935|   -0.935|-1994.877|-2057.436|    60.89%|   0:00:03.0| 2515.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.935|   -0.935|-1994.535|-2057.094|    60.91%|   0:00:03.0| 2515.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.935|   -0.935|-1994.437|-2056.996|    60.92%|   0:00:01.0| 2515.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.935|   -0.935|-1994.427|-2056.986|    60.92%|   0:00:00.0| 2515.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.932|   -0.932|-1995.916|-2063.249|    60.92%|   0:01:01.0| 2520.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.932|   -0.932|-1995.801|-2063.134|    60.91%|   0:00:02.0| 2520.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.932|   -0.932|-1995.771|-2063.104|    60.91%|   0:00:00.0| 2520.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.932|   -0.932|-1995.276|-2062.609|    60.97%|   0:00:04.0| 2520.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.932|   -0.932|-1995.017|-2062.351|    60.99%|   0:00:06.0| 2520.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.932|   -0.932|-1995.003|-2062.337|    60.99%|   0:00:00.0| 2520.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.932|   -0.932|-1994.646|-2061.979|    61.00%|   0:00:01.0| 2520.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.932|   -0.932|-1994.642|-2061.975|    61.00%|   0:00:00.0| 2520.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.928|   -0.928|-1994.693|-2067.252|    60.99%|   0:00:59.0| 2525.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.928|   -0.928|-1994.586|-2067.145|    60.99%|   0:00:01.0| 2525.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.928|   -0.928|-1993.371|-2065.929|    61.03%|   0:00:02.0| 2525.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.928|   -0.928|-1992.802|-2065.360|    61.05%|   0:00:06.0| 2525.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.929|   -0.929|-1992.307|-2064.865|    61.08%|   0:00:07.0| 2525.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.929|   -0.929|-1992.178|-2064.736|    61.11%|   0:00:02.0| 2525.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.929|   -0.929|-1992.136|-2064.694|    61.12%|   0:00:01.0| 2525.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.929|   -0.929|-1991.928|-2064.486|    61.12%|   0:00:00.0| 2525.8M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_2_/Q                              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.924|   -0.924|-1990.032|-2067.344|    61.11%|   0:00:36.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.924|   -0.924|-1989.639|-2066.950|    61.11%|   0:00:01.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.923|   -0.923|-1988.900|-2066.211|    61.15%|   0:00:02.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.923|   -0.923|-1988.402|-2065.713|    61.15%|   0:00:19.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.923|   -0.923|-1988.247|-2065.559|    61.15%|   0:00:01.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.923|   -0.923|-1987.165|-2064.476|    61.17%|   0:00:04.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.922|   -0.922|-1986.819|-2064.130|    61.17%|   0:00:02.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.922|   -0.922|-1986.728|-2064.039|    61.17%|   0:00:16.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.922|   -0.922|-1987.425|-2064.736|    61.18%|   0:00:02.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.922|   -0.922|-1984.625|-2061.937|    61.20%|   0:00:08.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.922|   -0.922|-1984.589|-2061.900|    61.20%|   0:00:01.0| 2529.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.922|   -0.922|-1983.206|-2060.517|    61.22%|   0:00:03.0| 2531.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.922|   -0.922|-1983.184|-2060.496|    61.23%|   0:00:01.0| 2531.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.922|   -0.922|-1983.133|-2060.444|    61.23%|   0:00:00.0| 2531.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.916|   -0.916|-1981.600|-2063.893|    61.22%|   0:01:14.0| 2538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.916|   -0.916|-1981.303|-2063.596|    61.22%|   0:00:06.0| 2538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.916|   -0.916|-1981.198|-2063.490|    61.22%|   0:00:00.0| 2538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.916|   -0.916|-1979.497|-2061.790|    61.25%|   0:00:03.0| 2538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.916|   -0.916|-1979.247|-2061.540|    61.26%|   0:00:01.0| 2538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.916|   -0.916|-1979.069|-2061.362|    61.27%|   0:00:01.0| 2538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.916|   -0.916|-1978.660|-2060.953|    61.27%|   0:00:01.0| 2538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.916|   -0.916|-1978.657|-2060.950|    61.28%|   0:00:00.0| 2538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.911|   -0.911|-1973.770|-2061.104|    61.27%|   0:00:38.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.911|   -0.911|-1973.503|-2060.838|    61.27%|   0:00:00.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.911|   -0.911|-1971.552|-2058.887|    61.30%|   0:00:03.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.910|   -0.910|-1971.032|-2058.366|    61.31%|   0:00:01.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.910|   -0.910|-1969.491|-2056.826|    61.31%|   0:00:18.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.910|   -0.910|-1969.484|-2056.819|    61.31%|   0:00:00.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.910|   -0.910|-1969.427|-2056.761|    61.31%|   0:00:00.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.912|   -0.912|-1967.947|-2055.281|    61.32%|   0:00:02.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.910|   -0.910|-1967.993|-2055.327|    61.32%|   0:00:00.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.909|   -0.909|-1967.214|-2054.548|    61.32%|   0:00:01.0| 2541.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.909|   -0.909|-1966.950|-2054.284|    61.32%|   0:00:34.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.908|   -0.908|-1966.265|-2053.599|    61.33%|   0:00:01.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.908|   -0.908|-1965.485|-2052.819|    61.34%|   0:00:02.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.908|   -0.908|-1965.550|-2052.885|    61.38%|   0:00:08.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.908|   -0.908|-1965.121|-2052.456|    61.38%|   0:00:02.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.908|   -0.908|-1965.106|-2052.440|    61.38%|   0:00:00.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.908|   -0.908|-1964.928|-2052.263|    61.38%|   0:00:01.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.908|   -0.908|-1964.903|-2052.238|    61.38%|   0:00:00.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.908|   -0.908|-1964.702|-2052.037|    61.40%|   0:00:02.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.908|   -0.908|-1964.696|-2052.030|    61.40%|   0:00:01.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.901|   -0.901|-1955.745|-2046.941|    61.40%|   0:00:42.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.901|   -0.901|-1955.412|-2046.608|    61.40%|   0:00:06.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.901|   -0.901|-1955.411|-2046.607|    61.40%|   0:00:00.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.901|   -0.901|-1953.078|-2044.274|    61.42%|   0:00:02.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.900|   -0.900|-1951.547|-2042.744|    61.44%|   0:00:10.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.900|   -0.900|-1951.321|-2042.517|    61.43%|   0:00:18.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.900|   -0.900|-1951.277|-2042.473|    61.43%|   0:00:00.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.899|   -0.899|-1950.290|-2041.487|    61.45%|   0:00:02.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.899|   -0.899|-1950.176|-2041.372|    61.48%|   0:00:09.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.899|   -0.899|-1949.880|-2041.076|    61.48%|   0:00:02.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.899|   -0.899|-1949.872|-2041.068|    61.48%|   0:00:00.0| 2551.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.891|   -0.891|-1933.373|-2031.941|    61.48%|   0:00:18.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.891|   -0.891|-1932.964|-2031.533|    61.48%|   0:00:01.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.891|   -0.891|-1932.782|-2031.350|    61.48%|   0:00:00.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.891|   -0.891|-1931.024|-2029.593|    61.50%|   0:00:01.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.891|   -0.891|-1930.175|-2028.743|    61.50%|   0:00:01.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.891|   -0.891|-1929.845|-2028.414|    61.50%|   0:00:00.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.891|   -0.891|-1928.973|-2027.541|    61.51%|   0:00:02.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.891|   -0.891|-1927.806|-2026.375|    61.53%|   0:00:06.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.891|   -0.891|-1926.927|-2025.495|    61.53%|   0:00:00.0| 2554.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.870|   -0.870|-1845.322|-1947.936|    61.53%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.870|   -0.870|-1841.894|-1944.508|    61.53%|   0:00:03.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.867|   -0.867|-1838.331|-1940.945|    61.53%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.866|   -0.866|-1836.943|-1939.557|    61.53%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.865|   -0.865|-1830.561|-1933.176|    61.53%|   0:00:02.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.862|   -0.862|-1830.121|-1932.736|    61.53%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.862|   -0.862|-1830.004|-1932.618|    61.54%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.861|   -0.861|-1829.481|-1932.095|    61.54%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.860|   -0.860|-1827.914|-1930.528|    61.54%|   0:00:05.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.858|   -0.858|-1826.198|-1928.812|    61.54%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.858|   -0.858|-1821.617|-1924.231|    61.54%|   0:00:02.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.858|   -0.858|-1819.675|-1922.290|    61.54%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.857|   -0.857|-1818.646|-1921.260|    61.54%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.857|   -0.857|-1816.664|-1919.278|    61.54%|   0:00:02.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.853|   -0.853|-1816.165|-1918.779|    61.54%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.853|   -0.853|-1813.604|-1916.218|    61.54%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.852|   -0.852|-1811.902|-1914.517|    61.55%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.852|   -0.852|-1811.155|-1913.769|    61.55%|   0:00:02.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.848|   -0.848|-1809.006|-1911.620|    61.55%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.847|   -0.847|-1808.527|-1911.141|    61.55%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.847|   -0.847|-1808.252|-1910.866|    61.55%|   0:00:02.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.847|   -0.847|-1807.030|-1909.644|    61.55%|   0:00:02.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.847|   -0.847|-1807.004|-1909.618|    61.55%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.847|   -0.847|-1806.878|-1909.492|    61.56%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.845|   -0.845|-1771.596|-1874.466|    61.56%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.845|   -0.845|-1764.344|-1867.214|    61.56%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.845|   -0.845|-1764.014|-1866.884|    61.56%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.845|   -0.845|-1763.290|-1866.160|    61.56%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.845|   -0.845|-1763.288|-1866.158|    61.56%|   0:00:00.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.845|   -0.845|-1763.288|-1866.158|    61.56%|   0:00:01.0| 2557.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=1:27:12 real=1:27:05 mem=2557.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.348|   -0.845|-221.070|-1866.158|    61.56%|   0:00:00.0| 2557.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.346|   -0.845|-221.057|-1866.145|    61.57%|   0:01:40.0| 2557.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_146_/Q       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.316|   -0.845|-228.437|-1873.525|    61.57%|   0:01:02.0| 2557.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.316|   -0.845|-228.417|-1873.505|    61.57%|   0:00:24.0| 2555.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.314|   -0.845|-228.333|-1873.420|    61.59%|   0:00:08.0| 2555.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.312|   -0.845|-228.357|-1873.444|    61.61%|   0:00:25.0| 2552.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.312|   -0.845|-228.326|-1873.413|    61.62%|   0:00:15.0| 2552.3M|   WC_VIEW|  default| sum_out[23]                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.280|   -0.845|-234.393|-1879.480|    61.63%|   0:01:15.0| 2554.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.280|   -0.845|-234.393|-1879.480|    61.63%|   0:00:11.0| 2555.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.278|   -0.845|-234.294|-1879.381|    61.64%|   0:00:05.0| 2555.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.275|   -0.845|-234.304|-1879.391|    61.67%|   0:00:36.0| 2558.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.274|   -0.845|-234.297|-1879.384|    61.67%|   0:00:07.0| 2558.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.269|   -0.845|-234.213|-1879.301|    61.67%|   0:00:04.0| 2558.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.268|   -0.845|-234.188|-1879.275|    61.67%|   0:00:06.0| 2558.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.268|   -0.845|-234.179|-1879.267|    61.67%|   0:00:01.0| 2558.8M|   WC_VIEW|  default| sum_out[23]                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.238|   -0.845|-240.568|-1885.656|    61.68%|   0:00:18.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.233|   -0.845|-240.471|-1885.558|    61.68%|   0:00:00.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.233|   -0.845|-240.460|-1885.547|    61.68%|   0:00:05.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.231|   -0.845|-240.414|-1885.501|    61.68%|   0:00:01.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.229|   -0.845|-240.398|-1885.486|    61.68%|   0:00:13.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.229|   -0.845|-240.398|-1885.485|    61.68%|   0:00:03.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.227|   -0.845|-240.332|-1885.419|    61.69%|   0:00:01.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.225|   -0.845|-240.286|-1885.374|    61.69%|   0:00:03.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.224|   -0.845|-240.262|-1885.349|    61.69%|   0:00:08.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.223|   -0.845|-240.261|-1885.348|    61.69%|   0:00:02.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.223|   -0.845|-240.257|-1885.344|    61.69%|   0:00:02.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.222|   -0.845|-240.257|-1885.345|    61.70%|   0:00:01.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.219|   -0.845|-240.209|-1885.296|    61.70%|   0:00:07.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.220|   -0.845|-240.207|-1885.295|    61.70%|   0:00:08.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.219|   -0.845|-240.205|-1885.292|    61.71%|   0:00:12.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.203|   -0.845|-242.229|-1887.317|    61.72%|   0:00:02.0| 2563.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_115_/D       |
|  -0.194|   -0.845|-241.260|-1886.348|    61.72%|   0:00:00.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.193|   -0.845|-221.262|-1865.748|    61.72%|   0:00:10.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.193|   -0.845|-213.504|-1861.199|    61.72%|   0:00:06.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.191|   -0.845|-213.479|-1861.174|    61.72%|   0:00:00.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.191|   -0.845|-213.253|-1860.948|    61.72%|   0:00:07.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.191|   -0.845|-212.542|-1860.238|    61.73%|   0:00:01.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.191|   -0.845|-212.535|-1860.230|    61.73%|   0:00:00.0| 2563.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.191|   -0.845|-212.416|-1860.111|    61.73%|   0:00:00.0| 2563.8M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.189|   -0.845|-215.517|-1863.212|    61.73%|   0:00:03.0| 2566.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.189|   -0.845|-215.184|-1862.879|    61.73%|   0:00:05.0| 2566.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.189|   -0.845|-215.178|-1862.873|    61.73%|   0:00:00.0| 2566.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.189|   -0.845|-215.069|-1862.765|    61.73%|   0:00:00.0| 2566.8M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.182|   -0.845|-188.541|-1838.051|    61.73%|   0:00:01.0| 2566.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.177|   -0.845|-188.327|-1837.837|    61.73%|   0:00:00.0| 2566.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.177|   -0.845|-187.850|-1837.360|    61.73%|   0:00:00.0| 2566.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.177|   -0.845|-187.844|-1837.354|    61.73%|   0:00:00.0| 2566.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.177|   -0.845|-187.596|-1837.105|    61.73%|   0:00:00.0| 2566.8M|   WC_VIEW|  default| sum_out[23]                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.175|   -0.845|-188.400|-1837.910|    61.73%|   0:00:04.0| 2562.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.175|   -0.845|-188.397|-1837.907|    61.73%|   0:00:00.0| 2562.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.175|   -0.845|-188.083|-1837.593|    61.74%|   0:00:00.0| 2562.3M|   WC_VIEW|  default| sum_out[23]                                        |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.174|   -0.845|-179.415|-1830.729|    61.74%|   0:00:01.0| 2567.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.172|   -0.845|-179.350|-1830.665|    61.76%|   0:00:00.0| 2567.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.171|   -0.845|-179.072|-1830.387|    61.76%|   0:00:04.0| 2567.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.171|   -0.845|-179.033|-1830.347|    61.76%|   0:00:14.0| 2567.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.171|   -0.845|-178.937|-1830.251|    61.76%|   0:00:00.0| 2567.3M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.167|   -0.845|-169.111|-1820.426|    61.76%|   0:00:00.0| 2567.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.167|   -0.845|-168.832|-1820.146|    61.76%|   0:00:01.0| 2567.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.167|   -0.845|-168.735|-1820.050|    61.76%|   0:00:00.0| 2567.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.167|   -0.845|-168.583|-1819.898|    61.77%|   0:00:00.0| 2567.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_146_/D       |
|  -0.167|   -0.845|-167.975|-1819.290|    61.77%|   0:00:00.0| 2567.3M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.164|   -0.845|-161.718|-1816.891|    61.77%|   0:00:01.0| 2567.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.164|   -0.845|-161.308|-1816.481|    61.77%|   0:00:00.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.164|   -0.845|-160.976|-1816.149|    61.77%|   0:00:00.0| 2586.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_125_/D       |
|  -0.164|   -0.845|-160.902|-1816.075|    61.77%|   0:00:00.0| 2586.4M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.162|   -0.845|-161.232|-1816.405|    61.77%|   0:00:01.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.156|   -0.845|-161.169|-1816.343|    61.79%|   0:00:00.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.153|   -0.845|-161.109|-1816.282|    61.79%|   0:00:00.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.151|   -0.845|-146.997|-1803.557|    61.79%|   0:00:01.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.150|   -0.845|-146.839|-1803.400|    61.79%|   0:00:02.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.149|   -0.845|-146.817|-1803.378|    61.80%|   0:00:01.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.149|   -0.845|-146.816|-1803.377|    61.80%|   0:00:00.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.149|   -0.845|-146.510|-1803.071|    61.81%|   0:00:00.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.149|   -0.845|-146.363|-1802.924|    61.81%|   0:00:01.0| 2586.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_112_/D       |
|  -0.149|   -0.845|-146.333|-1802.894|    61.81%|   0:00:00.0| 2586.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_112_/D       |
|  -0.149|   -0.845|-146.319|-1802.880|    61.81%|   0:00:00.0| 2586.4M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.149|   -0.845|-147.065|-1803.626|    61.81%|   0:00:00.0| 2586.4M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:50 real=0:08:49 mem=2586.4M) ***

*** Finished Optimize Step Cumulative (cpu=1:36:02 real=1:35:54 mem=2586.4M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.149| -147.065|
|reg2reg   |-0.845|-1745.528|
|HEPG      |-0.845|-1745.528|
|All Paths |-0.845|-1803.626|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.845 TNS Slack -1803.626 Density 61.81
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:37:04.2/3:37:10.4 (1.0), mem = 2586.4M
(I,S,L,T): WC_VIEW: 173.524, 64.6314, 2.79071, 240.946
Reclaim Optimization WNS Slack -0.845  TNS Slack -1803.626 Density 61.81
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.81%|        -|  -0.845|-1803.626|   0:00:00.0| 2586.4M|
|    61.71%|      152|  -0.845|-1803.647|   0:00:05.0| 2586.4M|
|    60.51%|     4235|  -0.831|-1782.314|   0:00:30.0| 2586.4M|
|    60.50%|       16|  -0.831|-1782.309|   0:00:01.0| 2586.4M|
|    60.50%|        0|  -0.831|-1782.309|   0:00:01.0| 2586.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.832  TNS Slack -1782.309 Density 60.50
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1251 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.5) (real = 0:00:40.0) **
(I,S,L,T): WC_VIEW: 171.637, 63.5178, 2.69739, 237.852
*** AreaOpt [finish] : cpu/real = 0:00:39.9/0:00:39.8 (1.0), totSession cpu/real = 3:37:44.1/3:37:50.2 (1.0), mem = 2586.4M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:40, mem=2560.39M, totSessionCpu=3:37:44).
*** Starting refinePlace (3:37:45 mem=2560.4M) ***
Total net bbox length = 1.207e+06 (6.298e+05 5.771e+05) (ext = 1.934e+05)
Move report: Timing Driven Placement moves 37349 insts, mean move: 5.80 um, max move: 90.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC2982_q_temp_700): (249.80, 501.40) --> (271.60, 569.80)
	Runtime: CPU: 0:00:29.6 REAL: 0:00:29.0 MEM: 2781.4MB
Move report: Detail placement moves 19947 insts, mean move: 0.59 um, max move: 6.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2273): (353.00, 184.60) --> (359.40, 184.60)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2781.4MB
Summary Report:
Instances move: 37957 (out of 55211 movable)
Instances flipped: 102
Mean displacement: 5.78 um
Max displacement: 90.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC2982_q_temp_700) (249.8, 501.4) -> (271.8, 569.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 1.214e+06 (6.366e+05 5.769e+05) (ext = 1.932e+05)
Runtime: CPU: 0:00:31.5 REAL: 0:00:31.0 MEM: 2781.4MB
*** Finished refinePlace (3:38:16 mem=2781.4M) ***
Finished re-routing un-routed nets (0:00:00.3 2781.4M)


Density : 0.6050
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:36.8 real=0:00:37.0 mem=2781.4M) ***
** GigaOpt Optimizer WNS Slack -0.839 TNS Slack -1803.735 Density 60.50
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.161| -150.511|
|reg2reg   |-0.839|-1744.861|
|HEPG      |-0.839|-1744.861|
|All Paths |-0.839|-1803.735|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.839|   -0.839|-1744.861|-1803.735|    60.50%|   0:00:00.0| 2781.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -0.833|   -0.833|-1738.999|-1797.873|    60.51%|   0:00:03.0| 2781.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.827|   -0.827|-1734.354|-1793.228|    60.51%|   0:00:27.0| 2781.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.832|   -0.832|-1730.497|-1789.371|    60.52%|   0:00:29.0| 2781.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.827|   -0.827|-1729.782|-1788.656|    60.52%|   0:00:00.0| 2781.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.824|   -0.824|-1729.172|-1788.046|    60.52%|   0:00:01.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.824|   -0.824|-1727.446|-1786.320|    60.52%|   0:00:16.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.824|   -0.824|-1727.100|-1785.974|    60.52%|   0:00:00.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.824|   -0.824|-1726.788|-1785.662|    60.52%|   0:00:01.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.818|   -0.818|-1726.295|-1785.169|    60.52%|   0:00:00.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.815|   -0.815|-1718.926|-1777.800|    60.53%|   0:00:58.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.815|   -0.815|-1714.805|-1773.679|    60.53%|   0:00:56.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.815|   -0.815|-1714.106|-1772.980|    60.53%|   0:00:12.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.810|   -0.810|-1711.559|-1770.433|    60.55%|   0:00:01.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.810|   -0.810|-1707.832|-1766.706|    60.55%|   0:01:03.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.804|   -0.804|-1706.398|-1765.272|    60.57%|   0:00:05.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.803|   -0.803|-1701.901|-1760.775|    60.57%|   0:03:29.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.803|   -0.803|-1700.019|-1758.893|    60.58%|   0:01:01.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.803|   -0.803|-1699.754|-1758.628|    60.58%|   0:00:00.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.804|   -0.804|-1698.777|-1757.651|    60.61%|   0:00:03.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.799|   -0.799|-1697.904|-1756.778|    60.62%|   0:00:01.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.799|   -0.799|-1695.942|-1754.816|    60.62%|   0:00:02.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.799|   -0.799|-1695.929|-1754.803|    60.62%|   0:00:00.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.797|   -0.797|-1693.358|-1752.232|    60.66%|   0:00:05.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.797|   -0.797|-1692.877|-1751.751|    60.66%|   0:00:02.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.796|   -0.796|-1690.715|-1749.589|    60.70%|   0:00:07.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.796|   -0.796|-1690.510|-1749.384|    60.70%|   0:00:02.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.794|   -0.794|-1688.161|-1747.035|    60.73%|   0:00:02.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.794|   -0.794|-1687.595|-1746.469|    60.73%|   0:00:01.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.793|   -0.793|-1686.568|-1745.442|    60.76%|   0:00:08.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.793|   -0.793|-1685.529|-1744.403|    60.76%|   0:00:03.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.793|   -0.793|-1685.492|-1744.366|    60.76%|   0:00:00.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.793|   -0.793|-1683.557|-1742.431|    60.81%|   0:00:07.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.790|   -0.790|-1683.114|-1741.988|    60.82%|   0:00:01.0| 2779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.790|   -0.790|-1682.564|-1741.438|    60.82%|   0:00:06.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.790|   -0.790|-1682.501|-1741.375|    60.82%|   0:00:00.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.789|   -0.789|-1680.766|-1739.641|    60.90%|   0:00:14.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.789|   -0.789|-1680.360|-1739.235|    60.90%|   0:00:04.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.788|   -0.788|-1679.036|-1737.910|    60.95%|   0:00:08.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.788|   -0.788|-1678.627|-1737.501|    60.95%|   0:00:05.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.788|   -0.788|-1676.288|-1735.162|    61.02%|   0:00:05.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.787|   -0.787|-1675.666|-1734.540|    61.04%|   0:00:04.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.787|   -0.787|-1676.003|-1734.877|    61.07%|   0:00:12.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.787|   -0.787|-1675.661|-1734.535|    61.08%|   0:00:01.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.787|   -0.787|-1675.636|-1734.510|    61.08%|   0:00:00.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.787|   -0.787|-1675.594|-1734.469|    61.12%|   0:00:04.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.788|   -0.788|-1675.475|-1734.350|    61.15%|   0:00:02.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.788|   -0.788|-1675.338|-1734.212|    61.16%|   0:00:01.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.788|   -0.788|-1675.191|-1734.065|    61.18%|   0:00:02.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.788|   -0.788|-1675.178|-1734.053|    61.19%|   0:00:00.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.788|   -0.788|-1675.178|-1734.053|    61.19%|   0:00:00.0| 2776.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:55 real=0:10:54 mem=2776.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -0.788|-150.511|-1734.053|    61.19%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.153|   -0.788|-145.935|-1729.634|    61.19%|   0:00:05.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.148|   -0.788|-145.872|-1729.571|    61.19%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.146|   -0.788|-145.811|-1729.510|    61.19%|   0:00:18.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.142|   -0.788|-133.969|-1717.668|    61.19%|   0:00:05.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.142|   -0.788|-123.561|-1707.727|    61.19%|   0:00:02.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.142|   -0.788|-123.557|-1707.723|    61.19%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.141|   -0.788|-123.525|-1707.692|    61.19%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.141|   -0.788|-123.216|-1707.382|    61.19%|   0:00:09.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.138|   -0.788|-123.176|-1707.342|    61.22%|   0:00:02.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.138|   -0.788|-122.902|-1707.068|    61.23%|   0:00:11.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.138|   -0.788|-122.558|-1706.724|    61.23%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.138|   -0.788|-122.269|-1706.436|    61.23%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.138|   -0.788|-122.268|-1706.434|    61.23%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.138|   -0.788|-122.028|-1706.194|    61.24%|   0:00:37.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.138|   -0.788|-121.923|-1706.089|    61.25%|   0:00:09.0| 2765.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_146_/D       |
|  -0.138|   -0.788|-121.305|-1705.471|    61.25%|   0:00:00.0| 2765.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_146_/D       |
|  -0.138|   -0.788|-120.982|-1705.149|    61.25%|   0:00:00.0| 2765.4M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.138|   -0.788|-122.175|-1706.341|    61.27%|   0:00:06.0| 2765.4M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:48 real=0:01:49 mem=2765.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:44 real=0:12:43 mem=2765.4M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.138| -122.175|
|reg2reg   |-0.788|-1662.029|
|HEPG      |-0.788|-1662.029|
|All Paths |-0.788|-1706.341|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.788 TNS Slack -1706.341 Density 61.27
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:51:06.0/3:51:11.0 (1.0), mem = 2765.4M
(I,S,L,T): WC_VIEW: 173.017, 65.0096, 2.7393, 240.765
Reclaim Optimization WNS Slack -0.788  TNS Slack -1706.341 Density 61.27
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.27%|        -|  -0.788|-1706.341|   0:00:00.0| 2765.4M|
|    61.20%|      176|  -0.790|-1706.535|   0:00:06.0| 2765.4M|
|    60.75%|     2191|  -0.787|-1701.532|   0:00:21.0| 2765.4M|
|    60.75%|        7|  -0.787|-1701.532|   0:00:01.0| 2765.4M|
|    60.75%|        0|  -0.787|-1701.532|   0:00:01.0| 2765.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.787  TNS Slack -1701.532 Density 60.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1256 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:31.3) (real = 0:00:31.0) **
(I,S,L,T): WC_VIEW: 172.106, 64.3915, 2.70165, 239.199
*** AreaOpt [finish] : cpu/real = 0:00:31.6/0:00:31.6 (1.0), totSession cpu/real = 3:51:37.6/3:51:42.6 (1.0), mem = 2765.4M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:31, mem=2609.36M, totSessionCpu=3:51:38).
*** Starting refinePlace (3:51:38 mem=2609.4M) ***
Total net bbox length = 1.218e+06 (6.389e+05 5.794e+05) (ext = 1.932e+05)
Move report: Timing Driven Placement moves 23717 insts, mean move: 3.67 um, max move: 38.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OCPC3319_q_temp_530): (301.40, 424.00) --> (299.40, 460.00)
	Runtime: CPU: 0:00:15.7 REAL: 0:00:16.0 MEM: 2812.8MB
Move report: Detail placement moves 14931 insts, mean move: 0.57 um, max move: 6.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_18107_0): (368.80, 60.40) --> (366.00, 64.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2812.8MB
Summary Report:
Instances move: 27363 (out of 55762 movable)
Instances flipped: 11
Mean displacement: 3.32 um
Max displacement: 38.00 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OCPC3319_q_temp_530) (301.4, 424) -> (299.4, 460)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 1.227e+06 (6.455e+05 5.811e+05) (ext = 1.932e+05)
Runtime: CPU: 0:00:17.7 REAL: 0:00:18.0 MEM: 2812.8MB
*** Finished refinePlace (3:51:56 mem=2812.8M) ***
Finished re-routing un-routed nets (0:00:00.2 2812.8M)


Density : 0.6075
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.5 real=0:00:22.0 mem=2812.8M) ***
** GigaOpt Optimizer WNS Slack -0.797 TNS Slack -1719.752 Density 60.75
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.148| -124.660|
|reg2reg   |-0.797|-1674.079|
|HEPG      |-0.797|-1674.079|
|All Paths |-0.797|-1719.752|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.797|   -0.797|-1674.079|-1719.752|    60.75%|   0:00:00.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -0.791|   -0.791|-1669.134|-1714.807|    60.76%|   0:00:11.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.790|   -0.790|-1664.099|-1709.772|    60.76%|   0:01:41.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.790|   -0.790|-1662.863|-1708.536|    60.76%|   0:01:17.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.790|   -0.790|-1662.860|-1708.533|    60.76%|   0:00:11.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.785|   -0.785|-1662.372|-1708.045|    60.79%|   0:00:03.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.786|   -0.786|-1660.628|-1706.301|    60.79%|   0:06:41.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.786|   -0.786|-1659.386|-1705.060|    60.79%|   0:00:19.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.784|   -0.784|-1657.361|-1703.035|    60.88%|   0:00:03.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.784|   -0.784|-1655.545|-1701.218|    60.93%|   0:00:46.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.784|   -0.784|-1655.501|-1701.174|    60.93%|   0:00:02.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.781|   -0.781|-1654.318|-1699.991|    60.93%|   0:00:29.0| 2812.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.781|   -0.781|-1653.454|-1699.128|    60.93%|   0:03:25.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.781|   -0.781|-1653.332|-1699.005|    60.93%|   0:00:07.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.780|   -0.780|-1652.332|-1698.005|    61.01%|   0:00:10.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.780|   -0.780|-1652.106|-1697.780|    61.01%|   0:01:17.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.780|   -0.780|-1650.764|-1696.437|    61.05%|   0:00:08.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.780|   -0.780|-1650.292|-1695.965|    61.05%|   0:00:10.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.780|   -0.780|-1650.202|-1695.875|    61.05%|   0:00:00.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.780|   -0.780|-1649.034|-1694.708|    61.10%|   0:01:54.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.781|   -0.781|-1648.939|-1694.613|    61.15%|   0:00:37.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.781|   -0.781|-1648.888|-1694.562|    61.15%|   0:00:01.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.781|   -0.781|-1648.833|-1694.507|    61.18%|   0:00:25.0| 2810.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.781|   -0.781|-1648.919|-1694.593|    61.20%|   0:00:15.0| 2796.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:20:14 real=0:20:12 mem=2796.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.148|   -0.781|-124.660|-1694.593|    61.20%|   0:00:01.0| 2796.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.132|   -0.781|-119.060|-1689.452|    61.22%|   0:01:05.0| 2796.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.781|-119.032|-1689.425|    61.23%|   0:00:05.0| 2796.8M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.781|-112.462|-1687.176|    61.23%|   0:00:06.0| 2677.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.781|-112.458|-1687.172|    61.23%|   0:00:01.0| 2677.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.781|-112.457|-1687.171|    61.25%|   0:00:01.0| 2677.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.781|-111.715|-1686.428|    61.26%|   0:00:29.0| 2753.6M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.781|-111.356|-1686.070|    61.27%|   0:00:05.0| 2753.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_109_/D       |
|  -0.130|   -0.781|-111.284|-1685.998|    61.27%|   0:00:00.0| 2753.6M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.130|   -0.781|-111.986|-1686.700|    61.28%|   0:00:02.0| 2753.6M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:55 real=0:01:55 mem=2753.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:22:09 real=0:22:07 mem=2753.6M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.130| -111.986|
|reg2reg   |-0.781|-1644.026|
|HEPG      |-0.781|-1644.026|
|All Paths |-0.781|-1686.700|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1686.700 Density 61.28
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:14:09.2/4:14:12.2 (1.0), mem = 2753.6M
(I,S,L,T): WC_VIEW: 172.982, 65.6417, 2.72709, 241.351
Reclaim Optimization WNS Slack -0.781  TNS Slack -1686.700 Density 61.28
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.28%|        -|  -0.781|-1686.700|   0:00:00.0| 2753.6M|
|    61.23%|       98|  -0.781|-1686.667|   0:00:06.0| 2753.6M|
|    60.96%|     1418|  -0.779|-1685.174|   0:00:20.0| 2753.6M|
|    60.96%|        2|  -0.779|-1685.174|   0:00:01.0| 2753.6M|
|    60.96%|        0|  -0.779|-1685.174|   0:00:00.0| 2753.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.779  TNS Slack -1685.174 Density 60.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1251 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:30.4) (real = 0:00:30.0) **
(I,S,L,T): WC_VIEW: 172.43, 65.2499, 2.70532, 240.385
*** AreaOpt [finish] : cpu/real = 0:00:30.8/0:00:30.7 (1.0), totSession cpu/real = 4:14:39.9/4:14:42.9 (1.0), mem = 2753.6M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2680.60M, totSessionCpu=4:14:40).
*** Starting refinePlace (4:14:41 mem=2680.6M) ***
Total net bbox length = 1.231e+06 (6.479e+05 5.835e+05) (ext = 1.931e+05)
Move report: Timing Driven Placement moves 15851 insts, mean move: 2.72 um, max move: 45.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_19727_0): (362.60, 611.20) --> (382.80, 636.40)
	Runtime: CPU: 0:00:12.5 REAL: 0:00:12.0 MEM: 2873.5MB
Move report: Detail placement moves 17125 insts, mean move: 1.33 um, max move: 9.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7977_0): (300.80, 56.80) --> (309.80, 56.80)
	Runtime: CPU: 0:00:08.7 REAL: 0:00:09.0 MEM: 2873.5MB
Summary Report:
Instances move: 23437 (out of 56486 movable)
Instances flipped: 11980
Mean displacement: 2.54 um
Max displacement: 45.60 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_19727_0) (362.6, 611.2) -> (383, 636.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.203e+06 (6.194e+05 5.840e+05) (ext = 1.929e+05)
Runtime: CPU: 0:00:21.4 REAL: 0:00:21.0 MEM: 2873.5MB
*** Finished refinePlace (4:15:02 mem=2873.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2873.5M)


Density : 0.6096
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:24.8 real=0:00:25.0 mem=2873.5M) ***
** GigaOpt Optimizer WNS Slack -0.785 TNS Slack -1692.937 Density 60.96
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.785|   -0.785|-1649.983|-1692.937|    60.96%|   0:00:00.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.786|   -0.786|-1647.567|-1690.521|    60.96%|   0:00:10.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.783|   -0.783|-1646.959|-1689.913|    60.97%|   0:00:02.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.782|   -0.782|-1646.271|-1689.225|    60.97%|   0:00:06.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.782|   -0.782|-1646.157|-1689.111|    60.97%|   0:00:02.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.781|   -0.781|-1645.408|-1688.362|    60.99%|   0:00:01.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.781|   -0.781|-1645.311|-1688.265|    60.98%|   0:00:05.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.780|   -0.780|-1645.235|-1688.189|    61.00%|   0:00:01.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.780|   -0.780|-1645.402|-1688.356|    61.01%|   0:00:03.0| 2873.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.2 real=0:00:30.0 mem=2873.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.130|   -0.780|-112.523|-1688.356|    61.01%|   0:00:00.0| 2873.5M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.780|-112.524|-1688.357|    61.01%|   0:00:02.0| 2873.5M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=2873.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.2 real=0:00:32.0 mem=2873.5M) ***
*** Starting refinePlace (4:15:39 mem=2873.5M) ***
Total net bbox length = 1.204e+06 (6.197e+05 5.844e+05) (ext = 1.929e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2873.5MB
Summary Report:
Instances move: 0 (out of 56572 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.204e+06 (6.197e+05 5.844e+05) (ext = 1.929e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2873.5MB
*** Finished refinePlace (4:15:40 mem=2873.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2873.5M)


Density : 0.6101
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2873.5M) ***
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -1688.357 Density 61.01
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.130| -112.524|
|reg2reg   |-0.780|-1645.402|
|HEPG      |-0.780|-1645.402|
|All Paths |-0.780|-1688.357|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=3:44:42 real=3:44:26 mem=2873.5M) ***

(I,S,L,T): WC_VIEW: 172.505, 65.2911, 2.7082, 240.504
*** SetupOpt [finish] : cpu/real = 3:44:52.9/3:44:36.8 (1.0), totSession cpu/real = 4:15:43.0/4:15:46.0 (1.0), mem = 2838.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.780
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:15:43.9/4:15:46.9 (1.0), mem = 2629.5M
(I,S,L,T): WC_VIEW: 172.505, 65.2911, 2.7082, 240.504
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -1688.357 Density 61.01
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.130| -112.524|
|reg2reg   |-0.780|-1645.402|
|HEPG      |-0.780|-1645.402|
|All Paths |-0.780|-1688.357|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.780|   -0.780|-1645.402|-1688.357|    61.01%|   0:00:00.0| 2666.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.776|   -0.776|-1640.158|-1683.114|    61.02%|   0:07:48.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.776|   -0.776|-1636.530|-1679.485|    61.02%|   0:05:10.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.776|   -0.776|-1636.218|-1679.173|    61.02%|   0:00:38.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.775|   -0.775|-1632.692|-1675.647|    61.11%|   0:00:38.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.775|   -0.775|-1631.374|-1674.329|    61.11%|   0:03:30.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.775|   -0.775|-1630.153|-1673.108|    61.19%|   0:00:43.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.775|   -0.775|-1628.790|-1671.745|    61.19%|   0:00:53.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.775|   -0.775|-1627.803|-1670.759|    61.22%|   0:00:18.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.775|   -0.775|-1627.763|-1670.719|    61.22%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.775|   -0.775|-1626.365|-1669.320|    61.23%|   0:01:40.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.775|   -0.775|-1626.259|-1669.215|    61.24%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.775|   -0.775|-1623.632|-1666.587|    61.27%|   0:00:25.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.775|   -0.775|-1622.789|-1665.744|    61.29%|   0:00:12.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.775|   -0.775|-1621.935|-1664.891|    61.29%|   0:02:09.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.775|   -0.775|-1621.081|-1664.037|    61.33%|   0:00:14.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.775|   -0.775|-1620.999|-1663.954|    61.33%|   0:00:29.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.775|   -0.775|-1620.425|-1663.380|    61.34%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.775|   -0.775|-1620.333|-1663.289|    61.34%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.775|   -0.775|-1620.156|-1663.111|    61.36%|   0:00:55.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.775|   -0.775|-1620.033|-1662.988|    61.36%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.775|   -0.775|-1619.918|-1662.874|    61.36%|   0:00:28.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.775|   -0.775|-1619.698|-1662.653|    61.38%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.775|   -0.775|-1619.585|-1662.541|    61.38%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.775|   -0.775|-1619.572|-1662.528|    61.38%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.775|   -0.775|-1619.510|-1662.466|    61.39%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.775|   -0.775|-1616.354|-1659.310|    61.39%|   0:00:09.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.775|   -0.775|-1616.272|-1659.227|    61.39%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.775|   -0.775|-1615.361|-1658.317|    61.43%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.775|   -0.775|-1615.283|-1658.239|    61.43%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.775|   -0.775|-1615.268|-1658.223|    61.43%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.775|   -0.775|-1615.039|-1657.995|    61.45%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.775|   -0.775|-1614.896|-1657.852|    61.45%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.775|   -0.775|-1614.786|-1657.741|    61.45%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.775|   -0.775|-1614.414|-1657.370|    61.46%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.775|   -0.775|-1614.364|-1657.320|    61.46%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.775|   -0.775|-1614.244|-1657.199|    61.47%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.775|   -0.775|-1611.181|-1654.137|    61.47%|   0:00:11.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.775|   -0.775|-1610.962|-1653.918|    61.47%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.775|   -0.775|-1609.660|-1652.616|    61.52%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.775|   -0.775|-1609.611|-1652.567|    61.52%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.775|   -0.775|-1609.584|-1652.540|    61.52%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.775|   -0.775|-1609.479|-1652.435|    61.54%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.775|   -0.775|-1609.322|-1652.278|    61.54%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.775|   -0.775|-1609.317|-1652.273|    61.54%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.775|   -0.775|-1607.755|-1650.711|    61.54%|   0:00:06.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.775|   -0.775|-1607.569|-1650.525|    61.55%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.775|   -0.775|-1607.179|-1650.135|    61.54%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.775|   -0.775|-1606.896|-1649.852|    61.54%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.775|   -0.775|-1606.699|-1649.655|    61.56%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.775|   -0.775|-1606.689|-1649.645|    61.56%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.775|   -0.775|-1606.508|-1649.464|    61.56%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.775|   -0.775|-1606.193|-1649.149|    61.57%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.775|   -0.775|-1606.184|-1649.140|    61.57%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.775|   -0.775|-1606.163|-1649.119|    61.57%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.775|   -0.775|-1606.159|-1649.115|    61.57%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.775|   -0.775|-1605.985|-1648.941|    61.58%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.775|   -0.775|-1605.977|-1648.933|    61.58%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.775|   -0.775|-1605.896|-1648.852|    61.58%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.775|   -0.775|-1605.889|-1648.845|    61.59%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.775|   -0.775|-1604.522|-1647.478|    61.59%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.775|   -0.775|-1604.473|-1647.429|    61.59%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.775|   -0.775|-1604.277|-1647.233|    61.60%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.775|   -0.775|-1604.103|-1647.059|    61.60%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.775|   -0.775|-1604.040|-1646.996|    61.60%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.775|   -0.775|-1603.981|-1646.937|    61.60%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.775|   -0.775|-1602.953|-1645.909|    61.60%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.775|   -0.775|-1602.883|-1645.839|    61.60%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.775|   -0.775|-1602.577|-1645.533|    61.60%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.775|   -0.775|-1602.341|-1645.297|    61.61%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.775|   -0.775|-1602.339|-1645.295|    61.61%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.775|   -0.775|-1602.333|-1645.289|    61.61%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.775|   -0.775|-1601.417|-1644.372|    61.62%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1601.325|-1644.281|    61.62%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1600.899|-1643.855|    61.63%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1600.782|-1643.738|    61.63%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.775|   -0.775|-1600.605|-1643.561|    61.62%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1600.525|-1643.482|    61.63%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.775|   -0.775|-1600.242|-1643.198|    61.63%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1600.195|-1643.151|    61.63%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1599.915|-1642.871|    61.63%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1599.913|-1642.869|    61.63%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1599.882|-1642.838|    61.63%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.775|   -0.775|-1598.116|-1641.072|    61.63%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.775|   -0.775|-1597.952|-1640.908|    61.63%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.775|   -0.775|-1597.604|-1640.561|    61.63%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.775|   -0.775|-1596.534|-1639.490|    61.63%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.992|-1638.948|    61.64%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.818|-1638.774|    61.64%|   0:00:05.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.689|-1638.645|    61.65%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.609|-1638.565|    61.65%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.431|-1638.388|    61.65%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.248|-1638.204|    61.65%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.117|-1638.073|    61.65%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.063|-1638.019|    61.65%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.062|-1638.018|    61.65%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1595.015|-1637.971|    61.66%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.775|   -0.775|-1593.229|-1636.185|    61.66%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.775|   -0.775|-1593.110|-1636.066|    61.67%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.775|   -0.775|-1592.897|-1635.854|    61.67%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.775|   -0.775|-1592.885|-1635.841|    61.67%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.775|   -0.775|-1591.860|-1634.816|    61.67%|   0:00:07.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.775|   -0.775|-1591.656|-1634.612|    61.67%|   0:00:11.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.775|   -0.775|-1591.474|-1634.430|    61.68%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.775|   -0.775|-1591.167|-1634.123|    61.68%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.775|   -0.775|-1591.118|-1634.074|    61.68%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.775|   -0.775|-1590.928|-1633.884|    61.69%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.775|   -0.775|-1590.090|-1633.046|    61.69%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.775|   -0.775|-1589.848|-1632.804|    61.69%|   0:00:09.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.804|-1632.760|    61.69%|   0:00:05.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.562|-1632.518|    61.70%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.460|-1632.416|    61.70%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.290|-1632.246|    61.71%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.269|-1632.225|    61.71%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.260|-1632.216|    61.71%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.231|-1632.187|    61.71%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.099|-1632.055|    61.71%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.010|-1631.967|    61.71%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.775|   -0.775|-1589.006|-1631.962|    61.71%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.775|   -0.775|-1588.997|-1631.953|    61.71%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.775|   -0.775|-1587.401|-1630.357|    61.71%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.775|   -0.775|-1587.300|-1630.256|    61.71%|   0:00:06.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.775|   -0.775|-1587.112|-1630.069|    61.72%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.775|   -0.775|-1586.865|-1629.821|    61.72%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.775|   -0.775|-1586.820|-1629.776|    61.72%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.775|   -0.775|-1586.774|-1629.730|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.775|   -0.775|-1585.951|-1628.907|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.775|   -0.775|-1585.730|-1628.686|    61.72%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.775|   -0.775|-1585.244|-1628.200|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.775|   -0.775|-1585.108|-1628.064|    61.72%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1584.709|-1627.665|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1584.298|-1627.254|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.775|   -0.775|-1584.188|-1627.144|    61.72%|   0:00:05.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.775|   -0.775|-1583.587|-1626.543|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.775|   -0.775|-1583.271|-1626.227|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1583.170|-1626.126|    61.72%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.775|   -0.775|-1582.853|-1625.809|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1582.693|-1625.649|    61.72%|   0:00:11.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1582.548|-1625.504|    61.72%|   0:00:05.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1582.473|-1625.429|    61.72%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1582.127|-1625.083|    61.73%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1582.020|-1624.976|    61.73%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1581.986|-1624.942|    61.73%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.775|   -0.775|-1580.702|-1623.658|    61.73%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.775|   -0.775|-1580.459|-1623.415|    61.73%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.775|   -0.775|-1580.222|-1623.178|    61.73%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.775|   -0.775|-1579.492|-1622.448|    61.74%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.775|   -0.775|-1579.439|-1622.395|    61.74%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.775|   -0.775|-1579.412|-1622.368|    61.74%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.775|   -0.775|-1578.686|-1621.642|    61.74%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.775|   -0.775|-1578.497|-1621.453|    61.74%|   0:00:06.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.775|   -0.775|-1578.374|-1621.330|    61.74%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.775|   -0.775|-1577.941|-1620.898|    61.75%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1577.755|-1620.711|    61.75%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.775|   -0.775|-1577.730|-1620.687|    61.75%|   0:00:05.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.775|   -0.775|-1577.718|-1620.675|    61.75%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.775|   -0.775|-1577.706|-1620.662|    61.75%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1577.693|-1620.649|    61.75%|   0:00:11.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1577.517|-1620.473|    61.76%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.775|   -0.775|-1577.401|-1620.357|    61.76%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.775|   -0.775|-1577.121|-1620.077|    61.77%|   0:00:06.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.775|   -0.775|-1577.108|-1620.065|    61.77%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.775|   -0.775|-1577.082|-1620.038|    61.77%|   0:00:07.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.775|   -0.775|-1576.958|-1619.914|    61.77%|   0:00:05.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.775|   -0.775|-1576.841|-1619.797|    61.77%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.775|   -0.775|-1576.710|-1619.667|    61.77%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.775|   -0.775|-1576.502|-1619.459|    61.77%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.775|   -0.775|-1576.302|-1619.259|    61.77%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.775|   -0.775|-1576.286|-1619.242|    61.78%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.775|   -0.775|-1575.568|-1618.524|    61.78%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.775|   -0.775|-1575.150|-1618.106|    61.78%|   0:00:05.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.775|   -0.775|-1574.927|-1617.883|    61.78%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.775|   -0.775|-1574.883|-1617.839|    61.79%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.775|   -0.775|-1574.878|-1617.834|    61.79%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.775|   -0.775|-1574.861|-1617.817|    61.79%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.775|   -0.775|-1573.914|-1616.870|    61.79%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.775|   -0.775|-1573.907|-1616.864|    61.79%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.775|   -0.775|-1573.770|-1616.726|    61.79%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.775|   -0.775|-1573.462|-1616.418|    61.79%|   0:00:01.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.775|   -0.775|-1573.350|-1616.306|    61.79%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.775|   -0.775|-1573.079|-1616.036|    61.79%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.775|   -0.775|-1573.078|-1616.035|    61.79%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.775|   -0.775|-1572.550|-1615.506|    61.79%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.775|   -0.775|-1572.500|-1615.456|    61.79%|   0:00:00.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.775|   -0.775|-1572.439|-1615.395|    61.79%|   0:00:02.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.775|   -0.775|-1572.282|-1615.238|    61.80%|   0:00:04.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.775|   -0.775|-1571.490|-1614.447|    61.80%|   0:00:06.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.775|   -0.775|-1570.272|-1613.228|    61.80%|   0:00:04.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.775|   -0.775|-1569.990|-1612.946|    61.80%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.775|   -0.775|-1569.516|-1612.472|    61.80%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.775|   -0.775|-1569.448|-1612.405|    61.81%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.775|   -0.775|-1568.916|-1611.872|    61.81%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1568.401|-1611.357|    61.81%|   0:00:05.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.775|   -0.775|-1568.091|-1611.048|    61.81%|   0:00:04.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
|  -0.775|   -0.775|-1567.711|-1610.667|    61.81%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1567.678|-1610.634|    61.81%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1567.529|-1610.485|    61.81%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1567.464|-1610.421|    61.82%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1567.444|-1610.400|    61.82%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1567.165|-1610.121|    61.82%|   0:00:02.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.775|   -0.775|-1567.147|-1610.103|    61.82%|   0:00:07.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.775|   -0.775|-1567.046|-1610.002|    61.82%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.775|   -0.775|-1566.766|-1609.722|    61.83%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.775|   -0.775|-1566.749|-1609.705|    61.83%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.775|   -0.775|-1566.352|-1609.308|    61.83%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.775|   -0.775|-1566.291|-1609.247|    61.83%|   0:00:08.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.775|   -0.775|-1566.140|-1609.096|    61.83%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.775|   -0.775|-1566.015|-1608.971|    61.84%|   0:00:03.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.775|   -0.775|-1565.803|-1608.759|    61.84%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.775|   -0.775|-1565.737|-1608.693|    61.84%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.775|   -0.775|-1565.626|-1608.583|    61.84%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.775|   -0.775|-1565.584|-1608.540|    61.84%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.775|   -0.775|-1565.392|-1608.348|    61.84%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.775|   -0.775|-1564.682|-1607.638|    61.84%|   0:00:06.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.775|   -0.775|-1564.417|-1607.373|    61.85%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.775|   -0.775|-1564.399|-1607.355|    61.85%|   0:00:00.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.775|   -0.775|-1564.389|-1607.345|    61.85%|   0:00:01.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.775|   -0.775|-1564.372|-1607.328|    61.85%|   0:00:06.0| 2705.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.775|   -0.775|-1564.504|-1607.460|    61.85%|   0:00:08.0| 2706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.775|   -0.775|-1564.149|-1607.106|    61.85%|   0:00:01.0| 2706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.775|   -0.775|-1564.083|-1607.039|    61.86%|   0:00:01.0| 2706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.775|   -0.775|-1563.806|-1606.762|    61.86%|   0:00:01.0| 2706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -0.775|   -0.775|-1563.578|-1606.534|    61.86%|   0:00:02.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1563.099|-1606.056|    61.86%|   0:00:00.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.775|   -0.775|-1562.954|-1605.911|    61.86%|   0:00:00.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.775|   -0.775|-1562.780|-1605.736|    61.86%|   0:00:02.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.775|   -0.775|-1562.599|-1605.556|    61.86%|   0:00:01.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.775|   -0.775|-1562.137|-1605.094|    61.86%|   0:00:07.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.775|   -0.775|-1562.132|-1605.088|    61.86%|   0:00:01.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.775|   -0.775|-1562.106|-1605.062|    61.86%|   0:00:01.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1561.817|-1604.773|    61.86%|   0:00:03.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1561.559|-1604.515|    61.87%|   0:00:00.0| 2707.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.775|   -0.775|-1561.436|-1604.392|    61.87%|   0:00:03.0| 2709.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.775|   -0.775|-1561.428|-1604.384|    61.87%|   0:00:04.0| 2708.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.775|   -0.775|-1561.154|-1604.110|    61.87%|   0:00:04.0| 2708.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.775|   -0.775|-1560.942|-1603.898|    61.87%|   0:00:02.0| 2708.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.775|   -0.775|-1560.870|-1603.826|    61.87%|   0:00:03.0| 2708.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.775|   -0.775|-1560.856|-1603.813|    61.87%|   0:00:01.0| 2708.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.775|   -0.775|-1560.136|-1603.092|    61.87%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.775|   -0.775|-1559.967|-1602.923|    61.87%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.775|   -0.775|-1559.689|-1602.645|    61.87%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.775|   -0.775|-1559.164|-1602.120|    61.87%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.775|   -0.775|-1559.051|-1602.007|    61.88%|   0:00:02.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.775|   -0.775|-1559.018|-1601.974|    61.88%|   0:00:00.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1558.817|-1601.773|    61.88%|   0:00:07.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1558.778|-1601.735|    61.89%|   0:00:00.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1558.732|-1601.688|    61.89%|   0:00:00.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1558.655|-1601.611|    61.89%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1558.180|-1601.136|    61.89%|   0:00:04.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.775|   -0.775|-1557.974|-1600.930|    61.89%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.775|   -0.775|-1557.845|-1600.802|    61.89%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1557.750|-1600.706|    61.89%|   0:00:00.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1557.745|-1600.701|    61.89%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.775|   -0.775|-1556.893|-1599.849|    61.89%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1556.578|-1599.534|    61.90%|   0:00:01.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1556.378|-1599.335|    61.90%|   0:00:04.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1556.255|-1599.211|    61.90%|   0:00:00.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1556.080|-1599.036|    61.90%|   0:00:03.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1556.078|-1599.034|    61.90%|   0:00:00.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1555.822|-1598.778|    61.90%|   0:00:04.0| 2710.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.775|   -0.775|-1555.360|-1598.316|    61.90%|   0:00:06.0| 2713.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1555.029|-1597.985|    61.90%|   0:00:03.0| 2713.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1555.014|-1597.971|    61.90%|   0:00:00.0| 2713.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1554.939|-1597.895|    61.90%|   0:00:02.0| 2713.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.775|   -0.775|-1554.296|-1597.252|    61.91%|   0:00:01.0| 2713.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1553.142|-1596.098|    61.91%|   0:00:00.0| 2713.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.775|   -0.775|-1552.650|-1595.606|    61.91%|   0:00:01.0| 2713.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.775|   -0.775|-1552.352|-1595.308|    61.91%|   0:00:00.0| 2713.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.775|   -0.775|-1552.295|-1595.251|    61.91%|   0:00:01.0| 2713.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1552.207|-1595.163|    61.91%|   0:00:10.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1552.186|-1595.142|    61.91%|   0:00:02.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1552.128|-1595.084|    61.92%|   0:00:02.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1552.073|-1595.029|    61.92%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1551.834|-1594.790|    61.92%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1551.766|-1594.723|    61.92%|   0:00:00.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1551.736|-1594.692|    61.92%|   0:00:01.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1551.566|-1594.523|    61.92%|   0:00:00.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.775|   -0.775|-1551.426|-1594.382|    61.92%|   0:00:01.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.775|   -0.775|-1551.377|-1594.334|    61.92%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1551.291|-1594.247|    61.92%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1551.183|-1594.139|    61.93%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.775|   -0.775|-1550.975|-1593.931|    61.93%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.775|   -0.775|-1550.907|-1593.863|    61.93%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1550.762|-1593.718|    61.93%|   0:00:01.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1550.548|-1593.504|    61.93%|   0:00:01.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1550.485|-1593.441|    61.94%|   0:00:00.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1550.411|-1593.368|    61.94%|   0:00:00.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -0.775|   -0.775|-1549.695|-1592.652|    61.94%|   0:00:01.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.775|   -0.775|-1549.285|-1592.241|    61.94%|   0:00:06.0| 2714.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.775|   -0.775|-1549.247|-1592.203|    61.94%|   0:00:02.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1549.078|-1592.035|    61.94%|   0:00:02.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.775|   -0.775|-1549.036|-1591.992|    61.94%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.817|-1591.774|    61.94%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.337|-1591.293|    61.95%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.589|-1591.546|    61.95%|   0:00:08.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.585|-1591.541|    61.95%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.560|-1591.517|    61.95%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.456|-1591.413|    61.95%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.452|-1591.408|    61.95%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.443|-1591.400|    61.95%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.775|   -0.775|-1548.380|-1591.337|    61.95%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.775|   -0.775|-1548.329|-1591.285|    61.95%|   0:00:06.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.314|-1591.271|    61.95%|   0:00:02.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.313|-1591.269|    61.95%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.297|-1591.253|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.295|-1591.251|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.294|-1591.251|    61.96%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.282|-1591.239|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.268|-1591.225|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1548.228|-1591.184|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1539.421|-1582.378|    61.96%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1539.082|-1582.038|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1526.574|-1569.531|    61.96%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.775|   -0.775|-1526.053|-1569.009|    61.96%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.775|   -0.775|-1525.458|-1568.414|    61.96%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.775|   -0.775|-1525.319|-1568.275|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.775|   -0.775|-1522.263|-1565.219|    61.96%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.775|   -0.775|-1521.921|-1564.877|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.775|   -0.775|-1521.779|-1564.736|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.775|   -0.775|-1521.037|-1563.994|    61.96%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.775|   -0.775|-1520.749|-1563.706|    61.96%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.775|   -0.775|-1518.190|-1561.147|    61.97%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1502.283|-1545.240|    61.97%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1502.274|-1545.231|    61.97%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1502.015|-1544.972|    61.97%|   0:00:00.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1501.656|-1544.613|    61.97%|   0:00:01.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1501.383|-1544.339|    61.97%|   0:00:01.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.775|   -0.775|-1494.277|-1537.233|    61.97%|   0:00:01.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1494.231|-1537.188|    61.97%|   0:00:01.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1493.790|-1536.746|    61.97%|   0:00:01.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1493.773|-1536.730|    61.97%|   0:00:00.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1493.668|-1536.625|    61.97%|   0:00:00.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1493.468|-1536.425|    61.97%|   0:00:01.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1493.457|-1536.413|    61.98%|   0:00:01.0| 2715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1493.203|-1536.160|    61.98%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.775|   -0.775|-1492.958|-1535.915|    61.98%|   0:00:00.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.775|   -0.775|-1492.816|-1535.773|    61.98%|   0:00:00.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.775|   -0.775|-1488.152|-1531.109|    61.98%|   0:00:03.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.775|   -0.775|-1488.139|-1531.096|    61.98%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.775|   -0.775|-1483.887|-1526.843|    61.99%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.775|   -0.775|-1478.991|-1521.947|    61.99%|   0:00:03.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.775|   -0.775|-1475.280|-1518.236|    61.99%|   0:00:00.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.775|   -0.775|-1475.265|-1518.222|    61.99%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.775|   -0.775|-1475.117|-1518.074|    61.99%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.775|   -0.775|-1453.680|-1496.710|    61.99%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.775|   -0.775|-1453.530|-1496.561|    61.99%|   0:00:02.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.775|   -0.775|-1453.437|-1496.468|    61.99%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.775|   -0.775|-1453.421|-1496.452|    62.00%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.775|   -0.775|-1453.402|-1496.433|    62.00%|   0:00:00.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.775|   -0.775|-1448.199|-1491.230|    62.00%|   0:00:04.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.775|   -0.775|-1447.995|-1491.025|    62.00%|   0:00:02.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.775|   -0.775|-1447.990|-1491.020|    62.00%|   0:00:00.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.775|   -0.775|-1447.986|-1491.016|    62.00%|   0:00:00.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.775|   -0.775|-1439.230|-1482.269|    62.00%|   0:00:00.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.775|   -0.775|-1439.219|-1482.258|    62.00%|   0:00:01.0| 2717.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.775|   -0.775|-1439.123|-1482.162|    62.00%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.775|   -0.775|-1439.112|-1482.151|    62.00%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.775|   -0.775|-1439.072|-1482.110|    62.00%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.775|   -0.775|-1436.528|-1479.567|    62.00%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.775|   -0.775|-1429.482|-1472.520|    62.01%|   0:00:01.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.775|   -0.775|-1429.478|-1472.516|    62.01%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.775|   -0.775|-1425.503|-1468.468|    62.01%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.775|   -0.775|-1425.492|-1468.457|    62.01%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.775|   -0.775|-1420.751|-1464.422|    62.01%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.775|   -0.775|-1420.737|-1464.408|    62.01%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.775|   -0.775|-1420.598|-1464.268|    62.01%|   0:00:01.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.775|   -0.775|-1420.595|-1464.265|    62.01%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.775|   -0.775|-1413.173|-1453.637|    62.01%|   0:00:01.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
|  -0.775|   -0.775|-1412.526|-1453.055|    62.01%|   0:00:01.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_79_/E                           |
|  -0.775|   -0.775|-1412.034|-1452.562|    62.01%|   0:00:00.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.775|   -0.775|-1411.936|-1452.144|    62.01%|   0:00:03.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.775|   -0.775|-1411.840|-1452.048|    62.02%|   0:00:01.0| 2719.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.775|   -0.775|-1411.840|-1452.048|    62.02%|   0:00:04.0| 2738.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -0.775|   -0.775|-1411.835|-1452.044|    62.02%|   0:00:00.0| 2738.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
|  -0.775|   -0.775|-1411.835|-1452.044|    62.02%|   0:00:02.0| 2738.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:35:53 real=0:35:50 mem=2738.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.130|   -0.775| -40.225|-1452.044|    62.02%|   0:00:00.0| 2738.3M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.775| -38.893|-1450.711|    62.03%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.775| -37.948|-1449.766|    62.03%|   0:00:02.0| 2776.4M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.130|   -0.775| -37.694|-1449.512|    62.03%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.130|   -0.775| -37.676|-1449.494|    62.03%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[19]                                        |
|  -0.130|   -0.775| -35.061|-1446.880|    62.03%|   0:00:03.0| 2776.4M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.130|   -0.775| -34.313|-1446.131|    62.04%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.130|   -0.775| -34.120|-1445.939|    62.04%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.130|   -0.775| -34.076|-1445.894|    62.04%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.130|   -0.775| -34.073|-1445.891|    62.04%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.130|   -0.775| -34.010|-1445.828|    62.04%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.130|   -0.775| -28.918|-1440.736|    62.04%|   0:00:03.0| 2776.4M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.130|   -0.775| -26.608|-1438.426|    62.04%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.130|   -0.775| -26.584|-1438.402|    62.04%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.130|   -0.775| -26.191|-1438.009|    62.04%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.130|   -0.775| -26.174|-1437.993|    62.04%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.130|   -0.775| -26.152|-1437.970|    62.05%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.130|   -0.775| -21.436|-1433.254|    62.05%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[9]                                         |
|  -0.130|   -0.775| -21.326|-1433.144|    62.05%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[9]                                         |
|  -0.130|   -0.775| -20.680|-1432.498|    62.05%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[9]                                         |
|  -0.130|   -0.775| -20.600|-1432.418|    62.05%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[9]                                         |
|  -0.130|   -0.775| -20.499|-1432.317|    62.05%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[9]                                         |
|  -0.130|   -0.775| -20.490|-1432.308|    62.05%|   0:00:01.0| 2776.4M|   WC_VIEW|  default| sum_out[9]                                         |
|  -0.130|   -0.775| -20.476|-1432.294|    62.05%|   0:00:00.0| 2776.4M|   WC_VIEW|  default| sum_out[9]                                         |
|  -0.130|   -0.775|  -9.095|-1420.913|    62.06%|   0:00:03.0| 2776.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_133_/D       |
|  -0.130|   -0.775|  -7.698|-1419.516|    62.06%|   0:00:02.0| 2776.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_87_/D        |
|  -0.130|   -0.775|  -7.105|-1418.923|    62.06%|   0:00:02.0| 2833.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_133_/D       |
|  -0.130|   -0.775|  -6.828|-1418.646|    62.06%|   0:00:02.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_133_/D       |
|  -0.130|   -0.775|  -6.740|-1418.558|    62.06%|   0:00:00.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_108_/D       |
|  -0.130|   -0.775|  -5.372|-1417.201|    62.06%|   0:00:02.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_62_/D        |
|  -0.130|   -0.775|  -5.107|-1416.936|    62.07%|   0:00:02.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_108_/D       |
|  -0.130|   -0.775|  -3.833|-1415.662|    62.07%|   0:00:01.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_105_/D       |
|  -0.130|   -0.775|  -3.201|-1415.031|    62.07%|   0:00:00.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_47_/D        |
|  -0.130|   -0.775|  -3.164|-1414.993|    62.07%|   0:00:02.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_47_/D        |
|  -0.130|   -0.775|  -3.051|-1414.881|    62.07%|   0:00:00.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_122_/D       |
|  -0.130|   -0.775|  -2.829|-1414.658|    62.07%|   0:00:01.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_122_/D       |
|  -0.130|   -0.775|  -2.767|-1414.596|    62.07%|   0:00:00.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_147_/D       |
|  -0.130|   -0.775|  -2.671|-1414.501|    62.07%|   0:00:01.0| 2871.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_152_/D       |
|  -0.130|   -0.775|  -2.584|-1414.413|    62.07%|   0:00:04.0| 2872.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_152_/D       |
|  -0.130|   -0.775|  -2.292|-1414.121|    62.07%|   0:00:05.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_105_/D       |
|  -0.130|   -0.775|  -2.249|-1414.078|    62.07%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
|  -0.130|   -0.775|  -2.230|-1414.059|    62.07%|   0:00:02.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_84_/D        |
|  -0.130|   -0.775|  -2.196|-1414.025|    62.07%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_108_/D       |
|  -0.130|   -0.775|  -2.135|-1413.965|    62.07%|   0:00:02.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_150_/D       |
|  -0.130|   -0.775|  -2.094|-1413.923|    62.07%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_62_/D        |
|  -0.130|   -0.775|  -2.092|-1413.921|    62.07%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_87_/D        |
|  -0.130|   -0.775|  -1.961|-1413.790|    62.07%|   0:00:04.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_147_/D       |
|  -0.130|   -0.775|  -1.952|-1413.782|    62.08%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
|  -0.130|   -0.775|  -1.944|-1413.774|    62.08%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
|  -0.130|   -0.775|  -1.885|-1413.715|    62.08%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_107_/D       |
|  -0.130|   -0.775|  -1.839|-1413.668|    62.08%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_91_/D        |
|  -0.130|   -0.775|  -1.822|-1413.651|    62.08%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_114_/D       |
|  -0.130|   -0.775|  -1.812|-1413.641|    62.08%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_114_/D       |
|  -0.130|   -0.775|  -1.787|-1413.616|    62.08%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_52_/D        |
|  -0.130|   -0.775|  -1.739|-1413.568|    62.08%|   0:00:04.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_150_/D       |
|  -0.130|   -0.775|  -1.731|-1413.561|    62.08%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_123_/D       |
|  -0.130|   -0.775|  -1.720|-1413.549|    62.08%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_138_/D       |
|  -0.130|   -0.775|  -1.709|-1413.538|    62.08%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_103_/D       |
|  -0.130|   -0.775|  -1.703|-1413.532|    62.08%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_115_/D       |
|  -0.130|   -0.775|  -1.694|-1413.523|    62.09%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_152_/D       |
|  -0.130|   -0.775|  -1.678|-1413.507|    62.09%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_156_/D       |
|  -0.130|   -0.775|  -1.671|-1413.500|    62.09%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_146_/D       |
|  -0.130|   -0.775|  -1.668|-1413.497|    62.09%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_114_/D       |
|  -0.130|   -0.775|  -1.662|-1413.492|    62.09%|   0:00:03.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_127_/D       |
|  -0.130|   -0.775|  -1.661|-1413.491|    62.09%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_45_/D        |
|  -0.130|   -0.775|  -1.661|-1413.490|    62.10%|   0:00:01.0| 2933.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_150_/D       |
|  -0.130|   -0.775|  -1.661|-1413.490|    62.11%|   0:00:05.0| 2933.1M|   WC_VIEW|  default| sum_out[7]                                         |
|  -0.130|   -0.775|  -1.661|-1413.490|    62.11%|   0:00:00.0| 2933.1M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:09 real=0:01:09 mem=2933.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:37:02 real=0:36:59 mem=2933.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.130|   -1.661|
|reg2reg   |-0.775|-1411.829|
|HEPG      |-0.775|-1411.829|
|All Paths |-0.775|-1413.490|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.775 TNS Slack -1413.490 Density 62.11
*** Starting refinePlace (4:52:59 mem=2933.1M) ***
Total net bbox length = 1.211e+06 (6.242e+05 5.867e+05) (ext = 1.929e+05)
Move report: Timing Driven Placement moves 23656 insts, mean move: 2.66 um, max move: 38.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_20179_0): (196.20, 352.00) --> (192.20, 386.20)
	Runtime: CPU: 0:00:15.5 REAL: 0:00:15.0 MEM: 2954.7MB
Move report: Detail placement moves 23662 insts, mean move: 1.04 um, max move: 9.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1771): (315.40, 659.80) --> (306.40, 659.80)
	Runtime: CPU: 0:00:08.7 REAL: 0:00:09.0 MEM: 2954.7MB
Summary Report:
Instances move: 32358 (out of 57789 movable)
Instances flipped: 905
Mean displacement: 2.35 um
Max displacement: 39.40 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_20179_0) (196.2, 352) -> (191, 386.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.210e+06 (6.227e+05 5.875e+05) (ext = 1.929e+05)
Runtime: CPU: 0:00:24.5 REAL: 0:00:24.0 MEM: 2954.7MB
*** Finished refinePlace (4:53:23 mem=2954.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2954.7M)


Density : 0.6211
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:27.8 real=0:00:28.0 mem=2954.7M) ***
** GigaOpt Optimizer WNS Slack -0.799 TNS Slack -1423.508 Density 62.11
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.799|   -0.799|-1421.847|-1423.508|    62.11%|   0:00:00.0| 2954.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.788|   -0.788|-1420.455|-1422.115|    62.11%|   0:00:01.0| 2954.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.786|   -0.786|-1420.001|-1421.662|    62.11%|   0:00:03.0| 2954.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.786|   -0.786|-1419.917|-1421.578|    62.11%|   0:00:01.0| 2954.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.780|   -0.780|-1419.530|-1421.191|    62.11%|   0:00:00.0| 2954.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.780|   -0.780|-1418.967|-1420.628|    62.11%|   0:00:08.0| 2954.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.780|   -0.780|-1419.637|-1421.298|    62.12%|   0:00:01.0| 2954.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.779|   -0.779|-1420.079|-1421.740|    62.12%|   0:00:01.0| 2954.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.1 real=0:00:15.0 mem=2954.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.130|   -0.779|  -1.661|-1421.740|    62.12%|   0:00:00.0| 2954.7M|   WC_VIEW|  default| sum_out[23]                                        |
|  -0.130|   -0.779|  -1.661|-1421.740|    62.12%|   0:00:02.0| 2954.7M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2954.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.0 real=0:00:17.0 mem=2954.7M) ***
** GigaOpt Optimizer WNS Slack -0.779 TNS Slack -1421.740 Density 62.12
*** Starting refinePlace (4:53:45 mem=2954.7M) ***
Total net bbox length = 1.210e+06 (6.228e+05 5.876e+05) (ext = 1.929e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2954.7MB
Summary Report:
Instances move: 0 (out of 57820 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.210e+06 (6.228e+05 5.876e+05) (ext = 1.929e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2954.7MB
*** Finished refinePlace (4:53:47 mem=2954.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2954.7M)


Density : 0.6212
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2954.7M) ***
** GigaOpt Optimizer WNS Slack -0.779 TNS Slack -1421.740 Density 62.12
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.130|   -1.661|
|reg2reg   |-0.779|-1420.079|
|HEPG      |-0.779|-1420.079|
|All Paths |-0.779|-1421.740|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1678 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:37:53 real=0:37:50 mem=2954.7M) ***

(I,S,L,T): WC_VIEW: 174.584, 66.7508, 2.77908, 244.114
*** SetupOpt [finish] : cpu/real = 0:38:05.0/0:38:02.0 (1.0), totSession cpu/real = 4:53:48.9/4:53:48.9 (1.0), mem = 2919.6M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:53:50.5/4:53:50.5 (1.0), mem = 2753.7M
(I,S,L,T): WC_VIEW: 174.584, 66.7508, 2.77908, 244.114
Reclaim Optimization WNS Slack -0.779  TNS Slack -1421.740 Density 62.12
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    62.12%|        -|  -0.779|-1421.740|   0:00:00.0| 2753.7M|
|    62.12%|       96|  -0.780|-1421.488|   0:00:03.0| 2791.9M|
|    62.06%|      143|  -0.780|-1421.061|   0:00:07.0| 2791.9M|
|    61.69%|     1946|  -0.776|-1424.018|   0:00:24.0| 2810.9M|
|    61.68%|       26|  -0.776|-1424.054|   0:00:02.0| 2810.9M|
|    61.68%|        0|  -0.776|-1424.054|   0:00:01.0| 2810.9M|
|    61.68%|        2|  -0.776|-1424.054|   0:00:01.0| 2810.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.776  TNS Slack -1424.054 Density 61.68
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1578 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.2) (real = 0:00:41.0) **
*** Starting refinePlace (4:54:32 mem=2826.9M) ***
Total net bbox length = 1.211e+06 (6.232e+05 5.873e+05) (ext = 1.929e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2826.9MB
Summary Report:
Instances move: 0 (out of 57666 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.211e+06 (6.232e+05 5.873e+05) (ext = 1.929e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2826.9MB
*** Finished refinePlace (4:54:34 mem=2826.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2826.9M)


Density : 0.6168
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=2826.9M) ***
(I,S,L,T): WC_VIEW: 173.763, 66.1583, 2.74737, 242.669
*** AreaOpt [finish] : cpu/real = 0:00:45.3/0:00:45.3 (1.0), totSession cpu/real = 4:54:35.9/4:54:35.8 (1.0), mem = 2826.9M
End: Area Reclaim Optimization (cpu=0:00:46, real=0:00:46, mem=2734.85M, totSessionCpu=4:54:36).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:54:37.5/4:54:37.4 (1.0), mem = 2734.9M
(I,S,L,T): WC_VIEW: 173.763, 66.1583, 2.74737, 242.669
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.78| -1424.32|       0|       0|       0|  61.68|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.78| -1424.32|       0|       0|       0|  61.68| 0:00:00.0|  2773.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1578 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=2773.0M) ***

(I,S,L,T): WC_VIEW: 173.763, 66.1583, 2.74737, 242.669
*** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 4:54:45.5/4:54:45.3 (1.0), mem = 2753.9M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 4:46:20, real = 4:45:59, mem = 2323.7M, totSessionCpu=4:54:49 **
**optDesign ... cpu = 4:46:20, real = 4:45:59, mem = 2323.7M, totSessionCpu=4:54:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=2734.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=2734.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2744.9M
** Profile ** DRVs :  cpu=0:00:01.9, mem=2744.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.776  | -0.776  | -0.130  |
|           TNS (ns):| -1424.3 | -1422.7 | -1.661  |
|    Violating Paths:|  2336   |  2320   |   16    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.682%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2744.9M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2326.76MB/3887.87MB/2583.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2327.77MB/3887.87MB/2583.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2327.77MB/3887.87MB/2583.59MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 16:38:33 (2022-Mar-14 23:38:33 GMT)
2022-Mar-14 16:38:33 (2022-Mar-14 23:38:33 GMT): 10%
2022-Mar-14 16:38:33 (2022-Mar-14 23:38:33 GMT): 20%
2022-Mar-14 16:38:33 (2022-Mar-14 23:38:33 GMT): 30%
2022-Mar-14 16:38:33 (2022-Mar-14 23:38:33 GMT): 40%
2022-Mar-14 16:38:34 (2022-Mar-14 23:38:34 GMT): 50%
2022-Mar-14 16:38:34 (2022-Mar-14 23:38:34 GMT): 60%
2022-Mar-14 16:38:34 (2022-Mar-14 23:38:34 GMT): 70%
2022-Mar-14 16:38:34 (2022-Mar-14 23:38:34 GMT): 80%
2022-Mar-14 16:38:34 (2022-Mar-14 23:38:34 GMT): 90%

Finished Levelizing
2022-Mar-14 16:38:34 (2022-Mar-14 23:38:34 GMT)

Starting Activity Propagation
2022-Mar-14 16:38:34 (2022-Mar-14 23:38:34 GMT)
2022-Mar-14 16:38:35 (2022-Mar-14 23:38:35 GMT): 10%
2022-Mar-14 16:38:35 (2022-Mar-14 23:38:35 GMT): 20%

Finished Activity Propagation
2022-Mar-14 16:38:37 (2022-Mar-14 23:38:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2330.32MB/3887.87MB/2583.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 16:38:37 (2022-Mar-14 23:38:37 GMT)
 ... Calculating switching power
2022-Mar-14 16:38:37 (2022-Mar-14 23:38:37 GMT): 10%
2022-Mar-14 16:38:37 (2022-Mar-14 23:38:37 GMT): 20%
2022-Mar-14 16:38:37 (2022-Mar-14 23:38:37 GMT): 30%
2022-Mar-14 16:38:38 (2022-Mar-14 23:38:38 GMT): 40%
2022-Mar-14 16:38:38 (2022-Mar-14 23:38:38 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 16:38:39 (2022-Mar-14 23:38:39 GMT): 60%
2022-Mar-14 16:38:40 (2022-Mar-14 23:38:40 GMT): 70%
2022-Mar-14 16:38:41 (2022-Mar-14 23:38:41 GMT): 80%
2022-Mar-14 16:38:42 (2022-Mar-14 23:38:42 GMT): 90%

Finished Calculating power
2022-Mar-14 16:38:43 (2022-Mar-14 23:38:43 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2330.32MB/3887.87MB/2583.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2330.32MB/3887.87MB/2583.59MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=2330.32MB/3887.87MB/2583.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2330.32MB/3887.87MB/2583.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 16:38:43 (2022-Mar-14 23:38:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.56745396 	   71.2682%
Total Switching Power:      67.95476608 	   27.5849%
Total Leakage Power:         2.82527625 	    1.1469%
Total Power:               246.34749615
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         103.5       5.982       0.802       110.3       44.77
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      72.06       61.97       2.023       136.1       55.23
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.6       67.95       2.825       246.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.6       67.95       2.825       246.3         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U11 (FA1D4):           0.1188
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1397 (FA1D4):        0.0002671
*                Total Cap:      4.24617e-10 F
*                Total instances in design: 57666
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2346.56MB/3894.87MB/2583.59MB)


Phase 1 finished in (cpu = 0:00:10.7) (real = 0:00:10.0) **
Finished Timing Update in (cpu = 0:00:15.7) (real = 0:00:16.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (4:55:27 mem=2825.2M) ***
Total net bbox length = 1.211e+06 (6.233e+05 5.873e+05) (ext = 1.929e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 2825.2MB
Summary Report:
Instances move: 0 (out of 57666 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.211e+06 (6.233e+05 5.873e+05) (ext = 1.929e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2825.2MB
*** Finished refinePlace (4:55:28 mem=2825.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2825.2M)


Density : 0.6164
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:55:29.2/4:55:29.0 (1.0), mem = 2825.2M
(I,S,L,T): WC_VIEW: 176.397, 67.9284, 2.74318, 247.069
Reclaim Optimization WNS Slack -0.776  TNS Slack -1425.213 Density 61.64
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.64%|        -|  -0.776|-1425.213|   0:00:00.0| 2825.2M|
|    61.64%|        0|  -0.776|-1425.213|   0:00:01.0| 2825.2M|
|    61.64%|      239|  -0.776|-1425.425|   0:00:21.0| 2863.3M|
|    61.59%|      173|  -0.776|-1425.368|   0:00:33.0| 2863.3M|
|    61.59%|        4|  -0.776|-1425.368|   0:00:02.0| 2863.3M|
|    61.59%|        0|  -0.776|-1425.368|   0:00:14.0| 2863.3M|
|    61.59%|        1|  -0.776|-1425.368|   0:00:14.0| 2872.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.776  TNS Slack -1425.368 Density 61.59
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1578 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:29) (real = 0:01:28) **
(I,S,L,T): WC_VIEW: 176.363, 67.825, 2.7417, 246.93
*** PowerOpt [finish] : cpu/real = 0:01:29.1/0:01:29.0 (1.0), totSession cpu/real = 4:56:58.3/4:56:58.0 (1.0), mem = 2872.0M
*** Starting refinePlace (4:56:59 mem=2872.0M) ***
Total net bbox length = 1.210e+06 (6.234e+05 5.868e+05) (ext = 1.929e+05)
Move report: Detail placement moves 204 insts, mean move: 1.71 um, max move: 9.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1017): (365.80, 622.00) --> (365.80, 631.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2872.0MB
Summary Report:
Instances move: 204 (out of 57446 movable)
Instances flipped: 0
Mean displacement: 1.71 um
Max displacement: 9.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1017) (365.8, 622) -> (365.8, 631)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D0
Total net bbox length = 1.210e+06 (6.235e+05 5.869e+05) (ext = 1.929e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2872.0MB
*** Finished refinePlace (4:57:00 mem=2872.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2872.0M)


Density : 0.6159
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2872.0M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:57:04.6/4:57:04.3 (1.0), mem = 2872.0M
(I,S,L,T): WC_VIEW: 176.363, 67.8264, 2.7417, 246.931
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.776|   -0.776|-1425.368|-1425.368|    61.59%|   0:00:00.0| 2881.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=2900.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2900.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1578 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 176.363, 67.8264, 2.7417, 246.931
*** SetupOpt [finish] : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 4:57:16.5/4:57:16.2 (1.0), mem = 2891.0M
Executing incremental physical updates
*** Starting refinePlace (4:57:17 mem=2891.0M) ***
Total net bbox length = 1.210e+06 (6.235e+05 5.869e+05) (ext = 1.929e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2891.0MB
Summary Report:
Instances move: 0 (out of 57446 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.210e+06 (6.235e+05 5.869e+05) (ext = 1.929e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2891.0MB
*** Finished refinePlace (4:57:19 mem=2891.0M) ***
Finished re-routing un-routed nets (0:00:00.1 2891.0M)


Density : 0.6159
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2891.0M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2386.57MB/4034.04MB/2583.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2386.57MB/4034.04MB/2583.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2386.57MB/4034.04MB/2583.59MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT)
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 10%
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 20%
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 30%
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 40%
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 50%
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 60%
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 70%
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 80%
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT): 90%

Finished Levelizing
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT)

Starting Activity Propagation
2022-Mar-14 16:41:01 (2022-Mar-14 23:41:01 GMT)
2022-Mar-14 16:41:02 (2022-Mar-14 23:41:02 GMT): 10%
2022-Mar-14 16:41:02 (2022-Mar-14 23:41:02 GMT): 20%

Finished Activity Propagation
2022-Mar-14 16:41:04 (2022-Mar-14 23:41:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2387.35MB/4034.04MB/2583.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 16:41:04 (2022-Mar-14 23:41:04 GMT)
 ... Calculating switching power
2022-Mar-14 16:41:04 (2022-Mar-14 23:41:04 GMT): 10%
2022-Mar-14 16:41:04 (2022-Mar-14 23:41:04 GMT): 20%
2022-Mar-14 16:41:04 (2022-Mar-14 23:41:04 GMT): 30%
2022-Mar-14 16:41:05 (2022-Mar-14 23:41:05 GMT): 40%
2022-Mar-14 16:41:05 (2022-Mar-14 23:41:05 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 16:41:06 (2022-Mar-14 23:41:06 GMT): 60%
2022-Mar-14 16:41:07 (2022-Mar-14 23:41:07 GMT): 70%
2022-Mar-14 16:41:08 (2022-Mar-14 23:41:08 GMT): 80%
2022-Mar-14 16:41:09 (2022-Mar-14 23:41:09 GMT): 90%

Finished Calculating power
2022-Mar-14 16:41:10 (2022-Mar-14 23:41:10 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:06, mem(process/total/peak)=2387.35MB/4034.04MB/2583.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2387.35MB/4034.04MB/2583.59MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2387.35MB/4034.04MB/2583.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2387.35MB/4034.04MB/2583.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 16:41:10 (2022-Mar-14 23:41:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.38668269 	   71.2910%
Total Switching Power:      67.80926812 	   27.5630%
Total Leakage Power:         2.81918835 	    1.1459%
Total Power:               246.01513905
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         103.4       5.986      0.7998       110.2       44.81
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      71.95       61.82       2.019       135.8       55.19
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.4       67.81       2.819         246         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.4       67.81       2.819         246         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U11 (FA1D4):           0.1188
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1397 (FA1D4):        0.0002671
*                Total Cap:      4.23879e-10 F
*                Total instances in design: 57446
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2389.41MB/4034.04MB/2583.59MB)

** Power Reclaim End WNS Slack -0.776  TNS Slack -1425.368 
End: Power Optimization (cpu=0:02:26, real=0:02:27, mem=2735.95M, totSessionCpu=4:57:33).
**optDesign ... cpu = 4:49:04, real = 4:48:43, mem = 2323.7M, totSessionCpu=4:57:33 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=57446 and nets=61433 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2715.438M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:2205   (Analysis view: WC_VIEW)
 Advancing count:2205, Max:-200.0(ps) Min:-50.5(ps) Total:-434622.5(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2748.84 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61212  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61212 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1578 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.11% V. EstWL: 1.074114e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 59634 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.177150e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         7( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       285( 0.19%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]      M8  (8)       161( 0.11%)         2( 0.00%)   ( 0.11%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              467( 0.04%)         5( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.82 sec, Real: 1.82 sec, Curr Mem: 2768.38 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2758.38)
Total number of fetched objects 61262
End delay calculation. (MEM=2827.12 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2827.12 CPU=0:00:11.8 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=4:57:54 mem=2827.1M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2418.09MB/3970.12MB/2583.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2418.09MB/3970.12MB/2583.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2418.09MB/3970.12MB/2583.59MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT)
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 10%
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 20%
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 30%
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 40%
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 50%
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 60%
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 70%
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 80%
2022-Mar-14 16:41:35 (2022-Mar-14 23:41:35 GMT): 90%

Finished Levelizing
2022-Mar-14 16:41:36 (2022-Mar-14 23:41:36 GMT)

Starting Activity Propagation
2022-Mar-14 16:41:36 (2022-Mar-14 23:41:36 GMT)
2022-Mar-14 16:41:36 (2022-Mar-14 23:41:36 GMT): 10%
2022-Mar-14 16:41:37 (2022-Mar-14 23:41:37 GMT): 20%

Finished Activity Propagation
2022-Mar-14 16:41:38 (2022-Mar-14 23:41:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2420.36MB/3970.12MB/2583.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 16:41:38 (2022-Mar-14 23:41:38 GMT)
 ... Calculating switching power
2022-Mar-14 16:41:38 (2022-Mar-14 23:41:38 GMT): 10%
2022-Mar-14 16:41:39 (2022-Mar-14 23:41:39 GMT): 20%
2022-Mar-14 16:41:39 (2022-Mar-14 23:41:39 GMT): 30%
2022-Mar-14 16:41:39 (2022-Mar-14 23:41:39 GMT): 40%
2022-Mar-14 16:41:39 (2022-Mar-14 23:41:39 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 16:41:40 (2022-Mar-14 23:41:40 GMT): 60%
2022-Mar-14 16:41:42 (2022-Mar-14 23:41:42 GMT): 70%
2022-Mar-14 16:41:43 (2022-Mar-14 23:41:43 GMT): 80%
2022-Mar-14 16:41:44 (2022-Mar-14 23:41:44 GMT): 90%

Finished Calculating power
2022-Mar-14 16:41:45 (2022-Mar-14 23:41:45 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2420.37MB/3970.12MB/2583.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2420.37MB/3970.12MB/2583.59MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=2420.37MB/3970.12MB/2583.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2420.37MB/3970.12MB/2583.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 16:41:45 (2022-Mar-14 23:41:45 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.38669845 	   71.2910%
Total Switching Power:      67.80926812 	   27.5630%
Total Leakage Power:         2.81918835 	    1.1459%
Total Power:               246.01515481
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         103.4       5.986      0.7998       110.2       44.81
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      71.95       61.82       2.019       135.8       55.19
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.4       67.81       2.819         246         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.4       67.81       2.819         246         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2424.14MB/3970.12MB/2583.59MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 4:49:38, real = 4:49:16, mem = 2326.6M, totSessionCpu=4:58:07 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 4:49:38, real = 4:49:16, mem = 2319.5M, totSessionCpu=4:58:07 **
** Profile ** Start :  cpu=0:00:00.0, mem=2727.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2727.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2737.1M
** Profile ** Total reports :  cpu=0:00:00.4, mem=2729.1M
** Profile ** DRVs :  cpu=0:00:03.1, mem=2727.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.775  | -0.775  | -0.131  |
|           TNS (ns):| -1424.8 | -1422.7 | -2.139  |
|    Violating Paths:|  2413   |  2350   |   63    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.591%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2727.1M
**optDesign ... cpu = 4:49:42, real = 4:49:22, mem = 2305.8M, totSessionCpu=4:58:12 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.31669' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 4:57:27, real = 4:57:06, mem = 2657.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPESI-3014        536  The RC network is incomplete for net %s....
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 866 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 10588 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1675 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 3009 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 6189 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 17949 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 39410 filler insts added - prefix FILLER (CPU: 0:00:01.4).
For 39410 new insts, 39410 new pwr-pin connections were made to global net 'VDD'.
39410 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/14 16:41:54, mem=2224.1M)
% Begin Save ccopt configuration ... (date=03/14 16:41:54, mem=2224.1M)
% End Save ccopt configuration ... (date=03/14 16:41:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2224.4M, current mem=2224.4M)
% Begin Save netlist data ... (date=03/14 16:41:54, mem=2224.4M)
Writing Binary DB to placement.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 16:41:54, total cpu=0:00:00.2, real=0:00:01.0, peak res=2224.4M, current mem=2224.4M)
Saving congestion map file placement.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 16:41:55, mem=2225.8M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 16:41:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2225.8M, current mem=2225.8M)
Saving scheduling_file.cts.31669 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 16:41:56, mem=2226.1M)
% End Save clock tree data ... (date=03/14 16:41:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2226.1M, current mem=2226.1M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 16:41:56, mem=2226.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 16:41:57, total cpu=0:00:00.2, real=0:00:01.0, peak res=2226.2M, current mem=2226.2M)
Saving PG file placement.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2657.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 16:41:57, mem=2226.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 16:41:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2226.2M, current mem=2226.2M)
% Begin Save routing data ... (date=03/14 16:41:57, mem=2226.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2657.0M) ***
% End Save routing data ... (date=03/14 16:41:58, total cpu=0:00:00.6, real=0:00:01.0, peak res=2226.4M, current mem=2226.4M)
Saving property file placement.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2660.0M) ***
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/14 16:41:58, mem=2226.5M)
% End Save power constraints data ... (date=03/14 16:41:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2226.5M, current mem=2226.5M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/14 16:42:00, total cpu=0:00:04.3, real=0:00:06.0, peak res=2227.3M, current mem=2227.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/14 16:42:05, mem=2189.8M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 11824 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 11824 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2658.7M, init mem=2663.8M)
*info: Placed = 96856         
*info: Unplaced = 0           
Placement Density:98.45%(450291/457380)
Placement Density (including fixed std cells):98.45%(450291/457380)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=2658.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.8 real=0:00:00.8)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 457380.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11824
  Delay constrained sinks:     11824
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11824 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.6)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.4 real=0:00:03.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.4 real=0:00:03.4)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2022-Mar-14 16:42:18 (2022-Mar-14 23:42:18 GMT)
2022-Mar-14 16:42:19 (2022-Mar-14 23:42:19 GMT): 10%
2022-Mar-14 16:42:19 (2022-Mar-14 23:42:19 GMT): 20%

Finished Activity Propagation
2022-Mar-14 16:42:20 (2022-Mar-14 23:42:20 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 2205 advancing pin insertion delay (18.649% of 11824 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 11824 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2741.56 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2741.56 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61212  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61212 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1578 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.11% V. EstWL: 1.074114e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 59634 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.177150e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         7( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       285( 0.19%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]      M8  (8)       161( 0.11%)         2( 0.00%)   ( 0.11%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              467( 0.04%)         5( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 209816
[NR-eGR]     M2  (2V) length: 3.953963e+05um, number of vias: 295059
[NR-eGR]     M3  (3H) length: 4.588084e+05um, number of vias: 23512
[NR-eGR]     M4  (4V) length: 1.522356e+05um, number of vias: 11959
[NR-eGR]     M5  (5H) length: 9.436280e+04um, number of vias: 8635
[NR-eGR]     M6  (6V) length: 5.320075e+03um, number of vias: 8497
[NR-eGR]     M7  (7H) length: 5.567100e+04um, number of vias: 10204
[NR-eGR]     M8  (8V) length: 5.308315e+04um, number of vias: 0
[NR-eGR] Total length: 1.214877e+06um, number of vias: 567682
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.027470e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.38 sec, Real: 3.38 sec, Curr Mem: 2704.11 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.6 real=0:00:03.6)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 457380.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11824
  Delay constrained sinks:     11824
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11824 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:08.9 real=0:00:08.9)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
      hp wire lengths  : top=0.000um, trunk=4085.200um, leaf=12577.100um, total=16662.300um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
    Bottom-up phase done. (took cpu=0:00:07.1 real=0:00:07.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (4:58:57 mem=2782.3M) ***
Total net bbox length = 1.226e+06 (6.315e+05 5.946e+05) (ext = 1.932e+05)
Move report: Detail placement moves 19383 insts, mean move: 0.86 um, max move: 11.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_17827_0): (282.20, 467.20) --> (289.60, 470.80)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:04.0 MEM: 2782.3MB
Summary Report:
Instances move: 11640 (out of 57590 movable)
Instances flipped: 0
Mean displacement: 0.83 um
Max displacement: 11.00 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_17827_0) (282.2, 467.2) -> (289.6, 470.8)
	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
Total net bbox length = 1.230e+06 (6.342e+05 5.958e+05) (ext = 1.931e+05)
Runtime: CPU: 0:00:04.9 REAL: 0:00:04.0 MEM: 2782.3MB
*** Finished refinePlace (4:59:02 mem=2782.3M) ***
    Moved 3850, flipped 289 and cell swapped 0 of 11968 clock instance(s) during refinement.
    The largest move was 9.2 microns for core_instance/psum_mem_instance/memory7_reg_95_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.0 real=0:00:06.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.2,1.44)              1
    [1.44,1.68)             0
    [1.68,1.92)             1
    [1.92,2.16)             0
    [2.16,2.4)              1
    [2.4,2.64)              0
    [2.64,2.88)             0
    [2.88,3.12)             0
    [3.12,3.36)             0
    [3.36,3.6)              9
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (130.800,307.000)    (130.800,303.400)    CTS_ccl_a_buf_00286 (a lib_cell CKBD16) at (130.800,303.400), in power domain auto-default
         3.6         (135.600,274.600)    (135.600,271.000)    CTS_ccl_a_buf_00276 (a lib_cell CKBD16) at (135.600,271.000), in power domain auto-default
         3.6         (503.800,346.600)    (503.800,350.200)    CTS_ccl_a_buf_00101 (a lib_cell CKBD16) at (503.800,350.200), in power domain auto-default
         3.6         (503.200,382.600)    (503.200,379.000)    CTS_ccl_a_buf_00109 (a lib_cell CKBD16) at (503.200,379.000), in power domain auto-default
         3.6         (132.200,217.000)    (132.200,213.400)    CTS_ccl_a_buf_00456 (a lib_cell CKBD16) at (132.200,213.400), in power domain auto-default
         3.6         (132.200,159.400)    (132.200,155.800)    CTS_ccl_a_buf_00454 (a lib_cell CKBD16) at (132.200,155.800), in power domain auto-default
         3.6         (502.200,231.400)    (502.200,227.800)    CTS_ccl_a_buf_00458 (a lib_cell CKBD16) at (502.200,227.800), in power domain auto-default
         3.6         (502.200,346.600)    (502.200,343.000)    CTS_ccl_a_buf_00465 (a lib_cell CKBD16) at (502.200,343.000), in power domain auto-default
         3.6         (260.800,346.600)    (260.800,343.000)    CTS_ccl_buf_00488 (a lib_cell CKBD16) at (260.800,343.000), in power domain auto-default
         2.2         (137.600,159.400)    (139.800,159.400)    CTS_ccl_a_buf_00250 (a lib_cell CKBD16) at (139.800,159.400), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.3 real=0:00:07.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
      cell capacitance : b=0.785pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.785pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.875pF, leaf=7.309pF, total=8.184pF
      wire lengths     : top=0.000um, trunk=5692.796um, leaf=43227.006um, total=48919.803um
      hp wire lengths  : top=0.000um, trunk=4094.000um, leaf=12679.300um, total=16773.300um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.091ns sd=0.005ns min=0.063ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 107 <= 0.094ns, 8 <= 0.100ns, 9 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483, avg=0.406, sd=0.026], skew [0.115 vs 0.057*], 81.3% {0.368, 0.425} (wid=0.042 ws=0.028) (gid=0.432 gs=0.095)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483, avg=0.406, sd=0.026], skew [0.115 vs 0.057*], 81.3% {0.368, 0.425} (wid=0.042 ws=0.028) (gid=0.432 gs=0.095)
    Legalizer API calls during this step: 2263 succeeded with high effort: 2263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:14.9 real=0:00:14.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       145 (unrouted=145, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65416 (unrouted=4205, trialRouted=61211, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4177, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 145 nets for routing of which 145 have one or more fixed wires.
(ccopt eGR): Start to route 145 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2777.17 MB )
[NR-eGR] Read 7688 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2777.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7688
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61356  numIgnoredNets=61211
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 145 clock nets ( 145 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 145 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 145 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.714740e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 85 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 85 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.485300e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 74 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 74 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.904140e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 33 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.203858e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210104
[NR-eGR]     M2  (2V) length: 3.844567e+05um, number of vias: 287660
[NR-eGR]     M3  (3H) length: 4.618486e+05um, number of vias: 29371
[NR-eGR]     M4  (4V) length: 1.666982e+05um, number of vias: 12208
[NR-eGR]     M5  (5H) length: 9.617990e+04um, number of vias: 8667
[NR-eGR]     M6  (6V) length: 5.386275e+03um, number of vias: 8497
[NR-eGR]     M7  (7H) length: 5.567100e+04um, number of vias: 10204
[NR-eGR]     M8  (8V) length: 5.308315e+04um, number of vias: 0
[NR-eGR] Total length: 1.223324e+06um, number of vias: 566711
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.872120e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12113
[NR-eGR]     M2  (2V) length: 1.113970e+04um, number of vias: 14356
[NR-eGR]     M3  (3H) length: 2.119880e+04um, number of vias: 6047
[NR-eGR]     M4  (4V) length: 1.449940e+04um, number of vias: 249
[NR-eGR]     M5  (5H) length: 1.817100e+03um, number of vias: 32
[NR-eGR]     M6  (6V) length: 6.620000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.872120e+04um, number of vias: 32797
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.872120e+04um, number of vias: 32797
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 1.65 sec, Curr Mem: 2718.17 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/.rgfrDc81T
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:01.9)
    Routing using eGR only done.
Net route status summary:
  Clock:       145 (unrouted=0, trialRouted=0, noStatus=0, routed=145, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65416 (unrouted=4205, trialRouted=61211, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4177, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2758.05 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2758.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 145  Num Prerouted Wires = 32509
[NR-eGR] Read numTotalNets=61356  numIgnoredNets=145
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 61211 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1578 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.15% V. EstWL: 1.075014e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 59633 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.144868e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       318( 0.21%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M8  (8)       216( 0.14%)         2( 0.00%)   ( 0.15%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              558( 0.05%)         5( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.80 seconds, mem = 2777.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210104
[NR-eGR]     M2  (2V) length: 3.739500e+05um, number of vias: 286746
[NR-eGR]     M3  (3H) length: 4.451468e+05um, number of vias: 31968
[NR-eGR]     M4  (4V) length: 1.771882e+05um, number of vias: 13432
[NR-eGR]     M5  (5H) length: 1.163765e+05um, number of vias: 8735
[NR-eGR]     M6  (6V) length: 6.349995e+03um, number of vias: 8503
[NR-eGR]     M7  (7H) length: 5.576260e+04um, number of vias: 10216
[NR-eGR]     M8  (8V) length: 5.316354e+04um, number of vias: 0
[NR-eGR] Total length: 1.227938e+06um, number of vias: 569704
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.40 seconds, mem = 2735.6M
End of congRepair (cpu=0:00:03.3, real=0:00:04.0)
    Congestion Repair done. (took cpu=0:00:03.4 real=0:00:03.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.2 real=0:00:06.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=97000 and nets=65561 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2740.707M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
    cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
    cell capacitance : b=0.785pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.785pF
    sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.899pF, leaf=7.539pF, total=8.438pF
    wire lengths     : top=0.000um, trunk=5692.796um, leaf=43227.006um, total=48919.803um
    hp wire lengths  : top=0.000um, trunk=4094.000um, leaf=12679.300um, total=16773.300um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=16 avg=0.070ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 107 <= 0.094ns, 9 <= 0.100ns, 9 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.368, max=0.483, avg=0.409, sd=0.026], skew [0.115 vs 0.057*], 81.2% {0.369, 0.426} (wid=0.043 ws=0.029) (gid=0.433 gs=0.094)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.368, max=0.483, avg=0.409, sd=0.026], skew [0.115 vs 0.057*], 81.2% {0.369, 0.426} (wid=0.043 ws=0.029) (gid=0.433 gs=0.094)
  CongRepair After Initial Clustering done. (took cpu=0:00:08.4 real=0:00:08.4)
  Stage::Clustering done. (took cpu=0:00:23.4 real=0:00:23.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
      cell capacitance : b=0.785pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.785pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.900pF, leaf=7.535pF, total=8.434pF
      wire lengths     : top=0.000um, trunk=5696.796um, leaf=43200.906um, total=48897.703um
      hp wire lengths  : top=0.000um, trunk=4092.200um, leaf=12679.300um, total=16771.500um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=16 avg=0.070ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 107 <= 0.094ns, 9 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
      cell capacitance : b=0.785pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.785pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.900pF, leaf=7.535pF, total=8.434pF
      wire lengths     : top=0.000um, trunk=5696.796um, leaf=43200.906um, total=48897.703um
      hp wire lengths  : top=0.000um, trunk=4092.200um, leaf=12679.300um, total=16771.500um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=16 avg=0.070ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 107 <= 0.094ns, 9 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483, avg=0.409, sd=0.026], skew [0.115 vs 0.057*], 81.2% {0.369, 0.426} (wid=0.043 ws=0.029) (gid=0.432 gs=0.094)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483, avg=0.409, sd=0.026], skew [0.115 vs 0.057*], 81.2% {0.369, 0.426} (wid=0.043 ws=0.029) (gid=0.432 gs=0.094)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
      cell capacitance : b=0.785pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.785pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.900pF, leaf=7.535pF, total=8.434pF
      wire lengths     : top=0.000um, trunk=5696.796um, leaf=43200.906um, total=48897.703um
      hp wire lengths  : top=0.000um, trunk=4092.200um, leaf=12679.300um, total=16771.500um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=16 avg=0.070ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 107 <= 0.094ns, 9 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
      cell capacitance : b=0.785pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.785pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.900pF, leaf=7.535pF, total=8.434pF
      wire lengths     : top=0.000um, trunk=5696.796um, leaf=43200.906um, total=48897.703um
      hp wire lengths  : top=0.000um, trunk=4092.200um, leaf=12679.300um, total=16771.500um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=16 avg=0.070ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 107 <= 0.094ns, 9 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
      cell capacitance : b=0.785pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.785pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.900pF, leaf=7.535pF, total=8.434pF
      wire lengths     : top=0.000um, trunk=5696.796um, leaf=43200.906um, total=48897.703um
      hp wire lengths  : top=0.000um, trunk=4092.200um, leaf=12679.300um, total=16771.500um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=16 avg=0.070ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 107 <= 0.094ns, 9 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1438.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1438.560um^2
      cell capacitance : b=0.785pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.785pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.900pF, leaf=7.535pF, total=8.434pF
      wire lengths     : top=0.000um, trunk=5696.796um, leaf=43200.906um, total=48897.703um
      hp wire lengths  : top=0.000um, trunk=4092.200um, leaf=12679.300um, total=16771.500um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=16 avg=0.070ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 107 <= 0.094ns, 9 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 139 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.368, max=0.483], skew [0.115 vs 0.057*]
    Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1440.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1440.720um^2
      cell capacitance : b=0.786pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.786pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.896pF, leaf=7.538pF, total=8.434pF
      wire lengths     : top=0.000um, trunk=5677.496um, leaf=43224.907um, total=48902.403um
      hp wire lengths  : top=0.000um, trunk=4093.800um, leaf=12692.600um, total=16786.400um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 108 <= 0.094ns, 8 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 140 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.369, max=0.473, avg=0.410, sd=0.025], skew [0.104 vs 0.057*], 81.2% {0.370, 0.427} (wid=0.043 ws=0.028) (gid=0.432 gs=0.094)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.369, max=0.473, avg=0.410, sd=0.025], skew [0.104 vs 0.057*], 81.2% {0.370, 0.427} (wid=0.043 ws=0.028) (gid=0.432 gs=0.094)
    Legalizer API calls during this step: 193 succeeded with high effort: 193 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.0 real=0:00:02.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.5 real=0:00:03.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:27.8 real=0:00:27.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1440.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1440.720um^2
      cell capacitance : b=0.786pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.786pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.896pF, leaf=7.538pF, total=8.434pF
      wire lengths     : top=0.000um, trunk=5677.496um, leaf=43224.907um, total=48902.403um
      hp wire lengths  : top=0.000um, trunk=4093.800um, leaf=12692.600um, total=16786.400um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.024ns min=0.012ns max=0.094ns {5 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.065ns max=0.105ns {0 <= 0.063ns, 2 <= 0.084ns, 108 <= 0.094ns, 8 <= 0.100ns, 11 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 140 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.369, max=0.473], skew [0.104 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.369, max=0.473], skew [0.104 vs 0.057*]
    Legalizer API calls during this step: 53 succeeded with high effort: 53 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1415.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1415.880um^2
      cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.895pF, leaf=7.538pF, total=8.433pF
      wire lengths     : top=0.000um, trunk=5668.995um, leaf=43225.307um, total=48894.303um
      hp wire lengths  : top=0.000um, trunk=4093.800um, leaf=12692.600um, total=16786.400um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=16 avg=0.079ns sd=0.023ns min=0.011ns max=0.104ns {2 <= 0.063ns, 5 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.081ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 108 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 132 CKBD12: 9 CKBD8: 2 CKBD3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.390, max=0.484], skew [0.094 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.390, max=0.484], skew [0.094 vs 0.057*]
    Legalizer API calls during this step: 303 succeeded with high effort: 303 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.2 real=0:00:02.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
      cell areas       : b=1415.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1415.880um^2
      cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.895pF, leaf=7.540pF, total=8.435pF
      wire lengths     : top=0.000um, trunk=5693.096um, leaf=43233.507um, total=48926.603um
      hp wire lengths  : top=0.000um, trunk=4128.800um, leaf=12692.600um, total=16821.400um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=16 avg=0.080ns sd=0.023ns min=0.011ns max=0.104ns {2 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.005ns min=0.082ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 108 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 132 CKBD12: 9 CKBD8: 2 CKBD3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.397, max=0.484, avg=0.450, sd=0.015], skew [0.087 vs 0.057*], 99% {0.426, 0.483} (wid=0.049 ws=0.035) (gid=0.461 gs=0.102)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.397, max=0.484, avg=0.450, sd=0.015], skew [0.087 vs 0.057*], 99% {0.426, 0.483} (wid=0.049 ws=0.035) (gid=0.461 gs=0.102)
    Legalizer API calls during this step: 90 succeeded with high effort: 90 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Reducing Power done. (took cpu=0:00:03.6 real=0:00:03.6)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.4 real=0:00:01.4)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.104ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 146 Succeeded: 1
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=144, i=0, icg=0, nicg=0, l=0, total=144
          cell areas       : b=1415.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1415.880um^2
          cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.894pF, leaf=7.544pF, total=8.438pF
          wire lengths     : top=0.000um, trunk=5690.496um, leaf=43260.307um, total=48950.803um
          hp wire lengths  : top=0.000um, trunk=4128.800um, leaf=12692.600um, total=16821.400um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=16 avg=0.080ns sd=0.023ns min=0.011ns max=0.104ns {2 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=129 avg=0.092ns sd=0.004ns min=0.082ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 108 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 132 CKBD12: 9 CKBD8: 2 CKBD3: 1 
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          cell areas       : b=1425.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1425.960um^2
          cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.894pF, leaf=7.556pF, total=8.450pF
          wire lengths     : top=0.000um, trunk=5690.496um, leaf=43331.707um, total=49022.203um
          hp wire lengths  : top=0.000um, trunk=4128.800um, leaf=12760.900um, total=16889.700um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=16 avg=0.080ns sd=0.023ns min=0.011ns max=0.104ns {2 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.007ns min=0.025ns max=0.105ns {1 <= 0.063ns, 1 <= 0.084ns, 108 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 133 CKBD12: 9 CKBD8: 2 CKBD3: 1 
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.6 real=0:00:01.6)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
          cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
          wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
          hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
          cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
          wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
          hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.8 real=0:00:01.8)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
      wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
      hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Legalizer API calls during this step: 261 succeeded with high effort: 261 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:05.7 real=0:00:05.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
    cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
    cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
    sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
    wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
    hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.427, max=0.484], skew [0.057 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.427, max=0.484], skew [0.057 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
      wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
      hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484], skew [0.057 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
          cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
          wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
          hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
      wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
      hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484], skew [0.057 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484], skew [0.057 vs 0.057]
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {clk/CON,WC: 0.484 -> 0.485}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.2 real=0:00:01.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
      wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
      hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484], skew [0.057 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
      wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
      hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484, avg=0.455, sd=0.014], skew [0.057 vs 0.057], 100% {0.427, 0.484} (wid=0.049 ws=0.035) (gid=0.461 gs=0.076)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484, avg=0.455, sd=0.014], skew [0.057 vs 0.057], 100% {0.427, 0.484} (wid=0.049 ws=0.035) (gid=0.461 gs=0.076)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Balancing done. (took cpu=0:00:08.3 real=0:00:08.3)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Tried: 153 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.937pF, leaf=7.556pF, total=8.493pF
      wire lengths     : top=0.000um, trunk=5953.797um, leaf=43331.908um, total=49285.705um
      hp wire lengths  : top=0.000um, trunk=4454.800um, leaf=12760.900um, total=17215.700um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.428, max=0.486], skew [0.058 vs 0.057*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.428, max=0.486], skew [0.058 vs 0.057*]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.485 -> 0.486}Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.7 real=0:00:01.7)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.940pF, leaf=7.556pF, total=8.496pF
      wire lengths     : top=0.000um, trunk=5976.397um, leaf=43331.908um, total=49308.305um
      hp wire lengths  : top=0.000um, trunk=4482.800um, leaf=12760.900um, total=17243.700um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.024ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.428, max=0.485, avg=0.455, sd=0.014], skew [0.057 vs 0.057], 100% {0.428, 0.485} (wid=0.048 ws=0.034) (gid=0.462 gs=0.075)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.428, max=0.485, avg=0.455, sd=0.014], skew [0.057 vs 0.057], 100% {0.428, 0.485} (wid=0.048 ws=0.034) (gid=0.462 gs=0.075)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.485 -> 0.485}Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:01.2 real=0:00:01.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=12.159pF fall=11.914pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=12.157pF fall=11.913pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1456.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1456.920um^2
      cell capacitance : b=0.797pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.797pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.940pF, leaf=7.556pF, total=8.496pF
      wire lengths     : top=0.000um, trunk=5976.397um, leaf=43330.708um, total=49307.105um
      hp wire lengths  : top=0.000um, trunk=4482.800um, leaf=12760.900um, total=17243.700um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.029ns min=0.011ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.008ns min=0.027ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 134 CKBD12: 10 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.428, max=0.485, avg=0.455, sd=0.014], skew [0.057 vs 0.057], 100% {0.428, 0.485} (wid=0.048 ws=0.034) (gid=0.462 gs=0.075)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.428, max=0.485, avg=0.455, sd=0.014], skew [0.057 vs 0.057], 100% {0.428, 0.485} (wid=0.048 ws=0.034) (gid=0.462 gs=0.075)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.485 -> 0.485}Legalizer API calls during this step: 328 succeeded with high effort: 328 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:02.7 real=0:00:02.7)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.962pF, leaf=7.556pF, total=8.517pF
      wire lengths     : top=0.000um, trunk=6119.497um, leaf=43330.708um, total=49450.205um
      hp wire lengths  : top=0.000um, trunk=4515.400um, leaf=12760.900um, total=17276.300um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=22 avg=0.066ns sd=0.028ns min=0.019ns max=0.104ns {9 <= 0.063ns, 3 <= 0.084ns, 8 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.008ns min=0.027ns max=0.105ns {2 <= 0.063ns, 2 <= 0.084ns, 106 <= 0.094ns, 8 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484, avg=0.455, sd=0.014], skew [0.057 vs 0.057], 100% {0.427, 0.484} (wid=0.057 ws=0.032) (gid=0.452 gs=0.075)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.427, max=0.484, avg=0.455, sd=0.014], skew [0.057 vs 0.057], 100% {0.427, 0.484} (wid=0.057 ws=0.032) (gid=0.452 gs=0.075)
    Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.5 real=0:00:00.5)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=152, filtered=152, permitted=151, cannotCompute=0, computed=151, moveTooSmall=15, resolved=136, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=99, accepted=21
        Max accepted move=46.000um, total accepted move=438.800um, average move=20.895um
        Move for wirelength. considered=152, filtered=152, permitted=151, cannotCompute=0, computed=151, moveTooSmall=24, resolved=123, predictFail=12, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=22, ignoredLeafDriver=0, worse=71, accepted=18
        Max accepted move=14.600um, total accepted move=138.400um, average move=7.688um
        Move for wirelength. considered=152, filtered=152, permitted=151, cannotCompute=0, computed=151, moveTooSmall=52, resolved=84, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=27, ignoredLeafDriver=0, worse=34, accepted=22
        Max accepted move=32.800um, total accepted move=218.600um, average move=9.936um
        Legalizer API calls during this step: 331 succeeded with high effort: 331 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.8 real=0:00:04.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=152, filtered=152, permitted=151, cannotCompute=0, computed=151, moveTooSmall=30, resolved=6, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=2
        Max accepted move=5.400um, total accepted move=9.400um, average move=4.700um
        Move for wirelength. considered=152, filtered=152, permitted=151, cannotCompute=0, computed=151, moveTooSmall=25, resolved=6, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=3.200um, total accepted move=3.200um, average move=3.200um
        Move for wirelength. considered=152, filtered=152, permitted=151, cannotCompute=0, computed=151, moveTooSmall=14, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.6 real=0:00:01.6)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 652 succeeded with high effort: 652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.1 real=0:00:01.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=152, filtered=152, permitted=151, cannotCompute=0, computed=151, moveTooSmall=0, resolved=18, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=14, accepted=4
        Max accepted move=0.400um, total accepted move=1.400um, average move=0.350um
        Move for wirelength. considered=152, filtered=152, permitted=151, cannotCompute=0, computed=151, moveTooSmall=0, resolved=18, predictFail=13, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
        cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
        cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
        sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.873pF, leaf=7.566pF, total=8.439pF
        wire lengths     : top=0.000um, trunk=5551.497um, leaf=43402.001um, total=48953.498um
        hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=12990.300um, total=17242.300um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=22 avg=0.063ns sd=0.027ns min=0.019ns max=0.097ns {10 <= 0.063ns, 4 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 100 <= 0.094ns, 11 <= 0.100ns, 14 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.428, max=0.484, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.428, 0.484} (wid=0.057 ws=0.032) (gid=0.447 gs=0.067)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.428, max=0.484, avg=0.449, sd=0.013], skew [0.056 vs 0.057], 100% {0.428, 0.484} (wid=0.057 ws=0.032) (gid=0.447 gs=0.067)
      Legalizer API calls during this step: 1171 succeeded with high effort: 1171 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:08.7 real=0:00:08.7)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 153 , Succeeded = 37 , Wirelength increased = 114 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
      cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.860pF, leaf=7.563pF, total=8.423pF
      wire lengths     : top=0.000um, trunk=5467.197um, leaf=43385.998um, total=48853.196um
      hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=12990.300um, total=17242.300um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=22 avg=0.063ns sd=0.027ns min=0.019ns max=0.096ns {10 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 3 <= 0.084ns, 100 <= 0.094ns, 11 <= 0.100ns, 14 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057*], 100% {0.426, 0.483} (wid=0.058 ws=0.033) (gid=0.447 gs=0.070)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057*], 100% {0.426, 0.483} (wid=0.058 ws=0.033) (gid=0.447 gs=0.070)
    Legalizer API calls during this step: 1171 succeeded with high effort: 1171 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:10.0 real=0:00:10.0)
  Total capacitance is (rise=20.582pF fall=20.337pF), of which (rise=8.423pF fall=8.423pF) is wire, and (rise=12.159pF fall=11.914pF) is gate.
  Stage::Polishing done. (took cpu=0:00:16.1 real=0:00:16.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (4:59:46 mem=2768.9M) ***
Total net bbox length = 1.231e+06 (6.345e+05 5.961e+05) (ext = 1.932e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2768.9MB
Summary Report:
Instances move: 0 (out of 57597 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.231e+06 (6.345e+05 5.961e+05) (ext = 1.932e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2768.9MB
*** Finished refinePlace (4:59:46 mem=2768.9M) ***
  Moved 0, flipped 0 and cell swapped 0 of 11975 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Updating netlist done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::Implementation done. (took cpu=0:00:29.4 real=0:00:29.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       152 (unrouted=152, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65414 (unrouted=4203, trialRouted=61211, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4175, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 152 nets for routing of which 152 have one or more fixed wires.
(ccopt eGR): Start to route 152 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2768.86 MB )
[NR-eGR] Read 7688 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2768.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7688
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61363  numIgnoredNets=61211
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 152 clock nets ( 152 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 152 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 152 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.726980e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 79 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 79 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.300800e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 68 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 68 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.516600e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 29 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 29 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.142910e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210118
[NR-eGR]     M2  (2V) length: 3.739788e+05um, number of vias: 286787
[NR-eGR]     M3  (3H) length: 4.454336e+05um, number of vias: 31999
[NR-eGR]     M4  (4V) length: 1.773436e+05um, number of vias: 13407
[NR-eGR]     M5  (5H) length: 1.159629e+05um, number of vias: 8736
[NR-eGR]     M6  (6V) length: 6.351195e+03um, number of vias: 8503
[NR-eGR]     M7  (7H) length: 5.576260e+04um, number of vias: 10216
[NR-eGR]     M8  (8V) length: 5.316354e+04um, number of vias: 0
[NR-eGR] Total length: 1.227996e+06um, number of vias: 569766
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.877980e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12127
[NR-eGR]     M2  (2V) length: 1.116850e+04um, number of vias: 14397
[NR-eGR]     M3  (3H) length: 2.148560e+04um, number of vias: 6078
[NR-eGR]     M4  (4V) length: 1.465480e+04um, number of vias: 224
[NR-eGR]     M5  (5H) length: 1.403500e+03um, number of vias: 33
[NR-eGR]     M6  (6V) length: 6.740000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.877980e+04um, number of vias: 32859
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.877980e+04um, number of vias: 32859
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 1.71 sec, Curr Mem: 2727.85 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/.rgfMr55Og
        Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:02.0)
Set FIXED routing status on 152 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=152, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65414 (unrouted=4203, trialRouted=61211, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4175, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.3 real=0:00:02.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=97007 and nets=65566 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2727.848M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.4)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
          cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.854pF, leaf=7.659pF, total=8.514pF
          wire lengths     : top=0.000um, trunk=5476.900um, leaf=43302.900um, total=48779.800um
          hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=12990.300um, total=17242.300um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 98 <= 0.094ns, 10 <= 0.100ns, 14 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
          cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.854pF, leaf=7.659pF, total=8.514pF
          wire lengths     : top=0.000um, trunk=5476.900um, leaf=43302.900um, total=48779.800um
          hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=12990.300um, total=17242.300um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 98 <= 0.094ns, 10 <= 0.100ns, 14 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Moving buffers done. (took cpu=0:00:00.5 real=0:00:00.5)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 465 long paths. The largest offset applied was 0.009ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       11824      465        3.933%      0.009ns       0.483ns         0.474ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000         5
            0.000        0.005       422
            0.005      and above      38
          -------------------------------
          
          Mean=0.003ns Median=0.002ns Std.Dev=0.002ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 126, numSkippedDueToCloseToSkewTarget = 21
        CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
          cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.854pF, leaf=7.659pF, total=8.514pF
          wire lengths     : top=0.000um, trunk=5476.900um, leaf=43302.900um, total=48779.800um
          hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=12990.300um, total=17242.300um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 98 <= 0.094ns, 10 <= 0.100ns, 14 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.9 real=0:00:00.9)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 152, tested: 152, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
          cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.854pF, leaf=7.659pF, total=8.514pF
          wire lengths     : top=0.000um, trunk=5476.900um, leaf=43302.900um, total=48779.800um
          hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=12990.300um, total=17242.300um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 98 <= 0.094ns, 10 <= 0.100ns, 14 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 8 insts, 16 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
          cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
          cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
          sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.854pF, leaf=7.659pF, total=8.514pF
          wire lengths     : top=0.000um, trunk=5476.900um, leaf=43302.900um, total=48779.800um
          hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=12990.300um, total=17242.300um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 98 <= 0.094ns, 10 <= 0.100ns, 14 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.057 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (4:59:55 mem=2775.5M) ***
Total net bbox length = 1.231e+06 (6.345e+05 5.961e+05) (ext = 1.932e+05)
Move report: Detail placement moves 13006 insts, mean move: 0.74 um, max move: 22.40 um
	Max move on inst (FILLER__6_3644): (607.00, 154.00) --> (602.60, 172.00)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 2797.7MB
Summary Report:
Instances move: 7699 (out of 57597 movable)
Instances flipped: 0
Mean displacement: 0.66 um
Max displacement: 7.20 um (Instance: core_instance/psum_mem_instance/memory1_reg_31_) (527.2, 226) -> (529, 231.4)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 1.232e+06 (6.359e+05 5.965e+05) (ext = 1.932e+05)
Runtime: CPU: 0:00:05.3 REAL: 0:00:05.0 MEM: 2797.7MB
*** Finished refinePlace (5:00:00 mem=2797.7M) ***
  Moved 2450, flipped 82 and cell swapped 0 of 11975 clock instance(s) during refinement.
  The largest move was 7.2 microns for core_instance/psum_mem_instance/memory1_reg_31_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.0 real=0:00:06.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:13.6 real=0:00:13.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=152, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65414 (unrouted=4203, trialRouted=61211, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4175, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 152 nets for routing of which 152 have one or more fixed wires.
(ccopt eGR): Start to route 152 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2788.18 MB )
[NR-eGR] Read 7688 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2788.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7688
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=61363  numIgnoredNets=61211
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 152 clock nets ( 152 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 152 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 152 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.735980e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 85 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 85 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.506900e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 75 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 75 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.952560e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 28 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 28 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.180602e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210118
[NR-eGR]     M2  (2V) length: 3.739092e+05um, number of vias: 286810
[NR-eGR]     M3  (3H) length: 4.452512e+05um, number of vias: 32054
[NR-eGR]     M4  (4V) length: 1.774566e+05um, number of vias: 13457
[NR-eGR]     M5  (5H) length: 1.161967e+05um, number of vias: 8738
[NR-eGR]     M6  (6V) length: 6.353595e+03um, number of vias: 8503
[NR-eGR]     M7  (7H) length: 5.576260e+04um, number of vias: 10216
[NR-eGR]     M8  (8V) length: 5.316354e+04um, number of vias: 0
[NR-eGR] Total length: 1.228093e+06um, number of vias: 569896
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.887700e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12127
[NR-eGR]     M2  (2V) length: 1.109890e+04um, number of vias: 14420
[NR-eGR]     M3  (3H) length: 2.130320e+04um, number of vias: 6133
[NR-eGR]     M4  (4V) length: 1.476780e+04um, number of vias: 274
[NR-eGR]     M5  (5H) length: 1.637300e+03um, number of vias: 35
[NR-eGR]     M6  (6V) length: 6.980000e+01um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.887700e+04um, number of vias: 32989
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.887700e+04um, number of vias: 32989
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.02 sec, Real: 2.02 sec, Curr Mem: 2736.18 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/.rgfRVpemg
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.3 real=0:00:02.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 152 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 152 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/14 16:43:45, mem=2385.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 14 16:43:45 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[23] of net sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[22] of net sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[21] of net sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[20] of net sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[19] of net sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[18] of net sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[17] of net sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[16] of net sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[15] of net sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[14] of net sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[13] of net sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[12] of net sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[11] of net sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[10] of net sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[9] of net sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[8] of net sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[7] of net sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[6] of net sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[5] of net sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[4] of net sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=65566)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 16:43:48 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 65564 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 2484.42 (MB), peak = 2585.07 (MB)
#Merging special wires: starts on Mon Mar 14 16:44:16 2022 with memory = 2484.67 (MB), peak = 2585.07 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.5 GB
#reading routing guides ......
#
#Finished routing data preparation on Mon Mar 14 16:44:16 2022
#
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 34.14 (MB)
#Total memory = 2484.78 (MB)
#Peak memory = 2585.07 (MB)
#
#
#Start global routing on Mon Mar 14 16:44:16 2022
#
#
#Start global routing initialization on Mon Mar 14 16:44:16 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Mar 14 16:44:16 2022
#
#Start routing resource analysis on Mon Mar 14 16:44:17 2022
#
#Routing resource analysis is done on Mon Mar 14 16:44:18 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3394          80       54056    94.40%
#  M2             V        3404          84       54056     0.86%
#  M3             H        3474           0       54056     0.01%
#  M4             V        3424          64       54056     0.00%
#  M5             H        3474           0       54056     0.00%
#  M6             V        3488           0       54056     0.00%
#  M7             H         868           0       54056     0.00%
#  M8             V         872           0       54056     0.00%
#  --------------------------------------------------------------
#  Total                  22399       0.81%      432448    11.91%
#
#  152 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 16:44:18 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2491.71 (MB), peak = 2585.07 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Mon Mar 14 16:44:18 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2492.19 (MB), peak = 2585.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2502.86 (MB), peak = 2585.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2504.89 (MB), peak = 2585.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4203 (skipped).
#Total number of selected nets for routing = 152.
#Total number of unselected nets (but routable) for routing = 61211 (skipped).
#Total number of nets in the design = 65566.
#
#61211 skipped nets do not have any wires.
#152 routable nets have only global wires.
#152 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                152               0  
#------------------------------------------------
#        Total                152               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                152         1578           59633  
#-------------------------------------------------------------
#        Total                152         1578           59633  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            3(0.01%)   (0.01%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 46728 um.
#Total half perimeter of net bounding box = 17830 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 9939 um.
#Total wire length on LAYER M3 = 20385 um.
#Total wire length on LAYER M4 = 14697 um.
#Total wire length on LAYER M5 = 1641 um.
#Total wire length on LAYER M6 = 66 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25672
#Up-Via Summary (total 25672):
#           
#-----------------------
# M1              12127
# M2               8652
# M3               4616
# M4                246
# M5                 31
#-----------------------
#                 25672 
#
#Total number of involved priority nets 152
#Maximum src to sink distance for priority net 427.5
#Average of max src_to_sink distance for priority net 96.8
#Average of ave src_to_sink distance for priority net 53.9
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 23.62 (MB)
#Total memory = 2508.41 (MB)
#Peak memory = 2585.07 (MB)
#
#Finished global routing on Mon Mar 14 16:44:26 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2498.08 (MB), peak = 2585.07 (MB)
#Start Track Assignment.
#Done with 5533 horizontal wires in 2 hboxes and 6849 vertical wires in 2 hboxes.
#Done with 5434 horizontal wires in 2 hboxes and 6673 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 50907 um.
#Total half perimeter of net bounding box = 17830 um.
#Total wire length on LAYER M1 = 4068 um.
#Total wire length on LAYER M2 = 9830 um.
#Total wire length on LAYER M3 = 19972 um.
#Total wire length on LAYER M4 = 15310 um.
#Total wire length on LAYER M5 = 1649 um.
#Total wire length on LAYER M6 = 78 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25672
#Up-Via Summary (total 25672):
#           
#-----------------------
# M1              12127
# M2               8652
# M3               4616
# M4                246
# M5                 31
#-----------------------
#                 25672 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2515.60 (MB), peak = 2585.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = 65.18 (MB)
#Total memory = 2515.66 (MB)
#Peak memory = 2585.07 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.0% of the total area was rechecked for DRC, and 54.6% required routing.
#   number of violations = 0
#cpu time = 00:01:01, elapsed time = 00:01:01, memory = 2533.67 (MB), peak = 2585.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 152
#Total wire length = 48995 um.
#Total half perimeter of net bounding box = 17830 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 962 um.
#Total wire length on LAYER M3 = 22983 um.
#Total wire length on LAYER M4 = 23383 um.
#Total wire length on LAYER M5 = 1621 um.
#Total wire length on LAYER M6 = 46 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 37064
#Total number of multi-cut vias = 150 (  0.4%)
#Total number of single cut vias = 36914 ( 99.6%)
#Up-Via Summary (total 37064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11977 ( 98.8%)       150 (  1.2%)      12127
# M2             12132 (100.0%)         0 (  0.0%)      12132
# M3             12557 (100.0%)         0 (  0.0%)      12557
# M4               234 (100.0%)         0 (  0.0%)        234
# M5                14 (100.0%)         0 (  0.0%)         14
#-----------------------------------------------------------
#                36914 ( 99.6%)       150 (  0.4%)      37064 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = -11.30 (MB)
#Total memory = 2504.37 (MB)
#Peak memory = 2585.07 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = -11.30 (MB)
#Total memory = 2504.37 (MB)
#Peak memory = 2585.07 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:47
#Elapsed time = 00:01:47
#Increased memory = 90.63 (MB)
#Total memory = 2475.91 (MB)
#Peak memory = 2585.07 (MB)
#Number of warnings = 22
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 16:45:32 2022
#
% End globalDetailRoute (date=03/14 16:45:32, total cpu=0:01:47, real=0:01:47, peak res=2533.5M, current mem=2474.9M)
        NanoRoute done. (took cpu=0:01:47 real=0:01:47)
      Clock detailed routing done.
Checking guided vs. routed lengths for 152 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000            6
        50.000     100.000          103
       100.000     150.000           28
       150.000     200.000            9
       200.000     250.000            1
       250.000     300.000            2
       300.000     350.000            0
       350.000     400.000            1
       400.000     450.000            2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          112
        0.000      2.000           22
        2.000      4.000            9
        4.000      6.000            5
        6.000      8.000            2
        8.000     10.000            1
       10.000     12.000            0
       12.000     14.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_70 (101 terminals)
    Guided length:  max path =    58.000um, total =   326.300um
    Routed length:  max path =    61.400um, total =   402.670um
    Deviation:      max path =     5.862%,  total =    23.405%

    Net core_instance/CTS_40 (101 terminals)
    Guided length:  max path =    74.600um, total =   332.100um
    Routed length:  max path =    76.600um, total =   407.570um
    Deviation:      max path =     2.681%,  total =    22.725%

    Net core_instance/CTS_48 (101 terminals)
    Guided length:  max path =    74.200um, total =   327.699um
    Routed length:  max path =    70.600um, total =   401.090um
    Deviation:      max path =    -4.852%,  total =    22.396%

    Net core_instance/psum_mem_instance/CTS_5 (101 terminals)
    Guided length:  max path =    73.600um, total =   325.400um
    Routed length:  max path =    79.400um, total =   396.300um
    Deviation:      max path =     7.880%,  total =    21.789%

    Net core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_3 (88 terminals)
    Guided length:  max path =   114.800um, total =   325.401um
    Routed length:  max path =   101.600um, total =   394.675um
    Deviation:      max path =   -11.498%,  total =    21.289%

    Net core_instance/CTS_42 (100 terminals)
    Guided length:  max path =    80.000um, total =   336.400um
    Routed length:  max path =    73.400um, total =   407.450um
    Deviation:      max path =    -8.250%,  total =    21.121%

    Net core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_2 (94 terminals)
    Guided length:  max path =    56.200um, total =   362.199um
    Routed length:  max path =    51.200um, total =   437.930um
    Deviation:      max path =    -8.897%,  total =    20.909%

    Net core_instance/CTS_35 (95 terminals)
    Guided length:  max path =    97.800um, total =   335.400um
    Routed length:  max path =    98.800um, total =   405.210um
    Deviation:      max path =     1.022%,  total =    20.814%

    Net core_instance/CTS_66 (101 terminals)
    Guided length:  max path =    59.200um, total =   327.800um
    Routed length:  max path =    54.800um, total =   395.990um
    Deviation:      max path =    -7.432%,  total =    20.802%

    Net core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_4 (68 terminals)
    Guided length:  max path =   115.000um, total =   227.600um
    Routed length:  max path =   101.600um, total =   274.490um
    Deviation:      max path =   -11.652%,  total =    20.602%

Set FIXED routing status on 152 net(s)
Set FIXED placed status on 151 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2830.78 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2870.66 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2870.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 152  Num Prerouted Wires = 35713
[NR-eGR] Read numTotalNets=61363  numIgnoredNets=152
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 61211 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1578 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.12% V. EstWL: 1.075104e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 59633 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.147145e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       288( 0.19%)         2( 0.00%)   ( 0.19%) 
[NR-eGR]      M8  (8)       170( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              492( 0.05%)         3( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 210118
[NR-eGR]     M2  (2V) length: 3.709933e+05um, number of vias: 285950
[NR-eGR]     M3  (3H) length: 4.452674e+05um, number of vias: 37437
[NR-eGR]     M4  (4V) length: 1.788602e+05um, number of vias: 13690
[NR-eGR]     M5  (5H) length: 1.195912e+05um, number of vias: 8749
[NR-eGR]     M6  (6V) length: 6.736415e+03um, number of vias: 8507
[NR-eGR]     M7  (7H) length: 5.581680e+04um, number of vias: 10213
[NR-eGR]     M8  (8V) length: 5.327981e+04um, number of vias: 0
[NR-eGR] Total length: 1.230546e+06um, number of vias: 574664
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.02 sec, Real: 2.98 sec, Curr Mem: 2848.19 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.4 real=0:00:03.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=152, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65414 (unrouted=4203, trialRouted=61211, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4175, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:53 real=0:01:53)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=97007 and nets=65566 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2835.188M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.1)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock DAG stats after routing clock trees:
    cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
    cell areas       : b=1459.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1459.080um^2
    cell capacitance : b=0.798pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.798pF
    sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.855pF, leaf=7.666pF, total=8.522pF
    wire lengths     : top=0.000um, trunk=5474.600um, leaf=43520.400um, total=48995.000um
    hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=13013.700um, total=17265.700um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.002ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.106ns {2 <= 0.063ns, 4 <= 0.084ns, 100 <= 0.094ns, 10 <= 0.100ns, 12 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 135 CKBD12: 9 CKBD8: 2 CKBD4: 4 CKBD3: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
  CCOpt::Phase::Routing done. (took cpu=0:01:56 real=0:01:56)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 152, tested: 152, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf               2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 2.160um^2 (0.148%)
    Max. move: 0.400um(core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_a_buf_00139 {Ccopt::ClockTree::ClockDriver at 0x7fce6cad3040, uid:A36414, a ccl_a CKBD12 at (640.200,469.000) in powerdomain auto-default in usermodule module core_instance/ofifo_inst/col_idx_7__fifo_instance in clock tree clk}), Min. move: 0.000um, Avg. move: 0.200um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1461.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1461.240um^2
      cell capacitance : b=0.800pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.800pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.855pF, leaf=7.666pF, total=8.522pF
      wire lengths     : top=0.000um, trunk=5474.600um, leaf=43520.400um, total=48995.000um
      hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=13013.700um, total=17265.700um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 100 <= 0.094ns, 10 <= 0.100ns, 12 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 136 CKBD12: 8 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
    Upsizing to fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:01.0 real=0:00:01.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 152, tested: 152, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1461.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1461.240um^2
      cell capacitance : b=0.800pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.800pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.855pF, leaf=7.666pF, total=8.522pF
      wire lengths     : top=0.000um, trunk=5474.600um, leaf=43520.400um, total=48995.000um
      hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=13013.700um, total=17265.700um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 100 <= 0.094ns, 10 <= 0.100ns, 12 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 136 CKBD12: 8 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 152, nets tested: 152, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1461.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1461.240um^2
      cell capacitance : b=0.800pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.800pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.855pF, leaf=7.666pF, total=8.522pF
      wire lengths     : top=0.000um, trunk=5474.600um, leaf=43520.400um, total=48995.000um
      hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=13013.700um, total=17265.700um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 100 <= 0.094ns, 10 <= 0.100ns, 12 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 136 CKBD12: 8 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
    Buffering to fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
      cell areas       : b=1461.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1461.240um^2
      cell capacitance : b=0.800pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.800pF
      sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.855pF, leaf=7.666pF, total=8.522pF
      wire lengths     : top=0.000um, trunk=5474.600um, leaf=43520.400um, total=48995.000um
      hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=13013.700um, total=17265.700um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 100 <= 0.094ns, 10 <= 0.100ns, 12 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 136 CKBD12: 8 CKBD8: 2 CKBD4: 4 CKBD3: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (5:02:00 mem=2881.5M) ***
Total net bbox length = 1.232e+06 (6.359e+05 5.965e+05) (ext = 1.932e+05)
Move report: Detail placement moves 30 insts, mean move: 17.16 um, max move: 59.00 um
	Max move on inst (FILLER__8_1131): (687.00, 476.20) --> (664.00, 440.20)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 2881.5MB
Summary Report:
Instances move: 1 (out of 57597 movable)
Instances flipped: 0
Mean displacement: 1.80 um
Max displacement: 1.80 um (Instance: core_instance/ofifo_inst/col_idx_7__fifo_instance/U23) (639.4, 469) -> (639.4, 470.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.232e+06 (6.359e+05 5.965e+05) (ext = 1.932e+05)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2881.5MB
*** Finished refinePlace (5:02:03 mem=2881.5M) ***
    Moved 0, flipped 0 and cell swapped 0 of 11975 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.0 real=0:00:03.0)
    Set dirty flag on 15 insts, 8 nets
  PostConditioning done.
Net route status summary:
  Clock:       152 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=152, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 65414 (unrouted=4203, trialRouted=61211, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4175, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after post-conditioning:
    cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
    cell areas       : b=1461.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1461.240um^2
    cell capacitance : b=0.800pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.800pF
    sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.855pF, leaf=7.666pF, total=8.522pF
    wire lengths     : top=0.000um, trunk=5474.600um, leaf=43520.400um, total=48995.000um
    hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=13013.700um, total=17265.700um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 100 <= 0.094ns, 10 <= 0.100ns, 12 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 136 CKBD12: 8 CKBD8: 2 CKBD4: 4 CKBD3: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.8 real=0:00:07.8)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        151     1461.240       0.800
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            151     1461.240       0.800
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5474.600
  Leaf      43520.400
  Total     48995.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       4252.000
  Leaf       13013.700
  Total      17265.700
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate      Wire     Total
  ----------------------------------
  Top       0.000    0.000     0.000
  Trunk     0.794    0.855     1.650
  Leaf     11.366    7.666    19.032
  Total    12.160    8.522    20.681
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  11824    11.360     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       22      0.062       0.026      0.020    0.096    {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}                                         -
  Leaf        0.105      130      0.091       0.009      0.026    0.105    {2 <= 0.063ns, 5 <= 0.084ns, 100 <= 0.094ns, 10 <= 0.100ns, 12 <= 0.105ns}    {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     136      1370.880
  CKBD12    buffer       8        63.360
  CKBD8     buffer       2        11.520
  CKBD4     buffer       4        12.960
  CKBD3     buffer       1         2.520
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.426     0.483     0.056       0.057         0.031           0.056           0.448        0.013     100% {0.426, 0.483}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.426     0.483     0.056       0.057         0.031           0.056           0.448        0.013     100% {0.426, 0.483}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 88 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_85_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_102_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_78_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_86_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_80_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_87_/CP
  WC:setup.late    0.001    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_84_/CP
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:02.0 real=0:00:02.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=151, i=0, icg=0, nicg=0, l=0, total=151
  cell areas       : b=1461.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1461.240um^2
  cell capacitance : b=0.800pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.800pF
  sink capacitance : count=11824, total=11.360pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.855pF, leaf=7.666pF, total=8.522pF
  wire lengths     : top=0.000um, trunk=5474.600um, leaf=43520.400um, total=48995.000um
  hp wire lengths  : top=0.000um, trunk=4252.000um, leaf=13013.700um, total=17265.700um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=22 avg=0.062ns sd=0.026ns min=0.020ns max=0.096ns {10 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=130 avg=0.091ns sd=0.009ns min=0.026ns max=0.105ns {2 <= 0.063ns, 5 <= 0.084ns, 100 <= 0.094ns, 10 <= 0.100ns, 12 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 136 CKBD12: 8 CKBD8: 2 CKBD4: 4 CKBD3: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.426, max=0.483, avg=0.448, sd=0.013], skew [0.056 vs 0.057], 100% {0.426, 0.483} (wid=0.056 ws=0.031) (gid=0.449 gs=0.070)
Logging CTS constraint violations...
  Clock tree clk has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 88 slew violations below cell core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_a_buf_00373 (a lib_cell CKBD16) at (447.200,625.600), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_84_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.6 real=0:00:02.6)
Runtime done. (took cpu=0:03:45 real=0:03:45)
Runtime Summary
===============
Clock Runtime:  (30%) Core CTS          64.53 (Init 8.76, Construction 14.65, Implementation 28.43, eGRPC 4.73, PostConditioning 4.84, Other 3.12)
Clock Runtime:  (63%) CTS services     132.89 (RefinePlace 15.83, EarlyGlobalClock 7.10, NanoRoute 106.89, ExtractRC 3.07, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS         13.09 (Init 4.33, CongRepair/EGR-DP 6.75, TimingUpdate 2.01, Other 0.00)
Clock Runtime: (100%) Total            210.51

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2447.1M, totSessionCpu=5:02:07 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	sum_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 2447.7M, totSessionCpu=5:02:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2835.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2835.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2840.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2849.45)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[129]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[152]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[158]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 61413
End delay calculation. (MEM=2908.66 CPU=0:00:09.5 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2908.66 CPU=0:00:11.9 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:14.0 totSessionCpu=5:02:33 mem=2908.7M)
** Profile ** Overall slacks :  cpu=0:00:15.6, mem=2908.7M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2908.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.937  | -0.937  | -0.723  |
|           TNS (ns):| -1723.0 | -1708.9 | -14.103 |
|    Violating Paths:|  2706   |  2682   |   24    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.911%
       (98.770% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2908.7M
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 2469.6M, totSessionCpu=5:02:36 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57597

Instance distribution across the VT partitions:

 LVT : inst = 29225 (50.7%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 29225 (50.7%)

 HVT : inst = 28372 (49.3%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28372 (49.3%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2861.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2861.7M) ***
*** Starting optimizing excluded clock nets MEM= 2861.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2861.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:02:38.4/5:02:40.5 (1.0), mem = 2861.7M
(I,S,L,T): WC_VIEW: 175.419, 72.0717, 3.73627, 251.227
(I,S,L,T): WC_VIEW: 175.419, 72.0717, 3.73627, 251.227
*** DrvOpt [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 5:02:46.6/5:02:48.8 (1.0), mem = 2993.1M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.937
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:02:49.2/5:02:51.4 (1.0), mem = 2993.1M
(I,S,L,T): WC_VIEW: 175.419, 72.0717, 3.73627, 251.227
*info: 152 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
*info: 152 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.937 TNS Slack -1723.002 Density 98.77
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.723|  -14.103|
|reg2reg   |-0.937|-1708.898|
|HEPG      |-0.937|-1708.898|
|All Paths |-0.937|-1723.002|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.937ns TNS -1708.902ns; HEPG WNS -0.937ns TNS -1708.902ns; all paths WNS -0.937ns TNS -1723.005ns; Real time 0:04:38
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.937|   -0.937|-1708.898|-1723.002|    98.77%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.937|   -0.937|-1706.114|-1720.217|    98.77%|   0:00:05.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.937|   -0.937|-1705.236|-1719.339|    98.77%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.937|   -0.937|-1705.340|-1719.443|    98.77%|   0:00:03.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.937|   -0.937|-1705.165|-1719.268|    98.77%|   0:00:00.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.937|   -0.937|-1704.645|-1718.748|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.937|   -0.937|-1704.598|-1718.701|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.937|   -0.937|-1704.571|-1718.674|    98.76%|   0:00:00.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.937|   -0.937|-1704.292|-1718.396|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.937|   -0.937|-1704.260|-1718.364|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.937|   -0.937|-1704.260|-1718.364|    98.76%|   0:00:02.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.937|   -0.937|-1704.260|-1718.364|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.937|   -0.937|-1704.248|-1718.352|    98.76%|   0:00:00.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.937|   -0.937|-1704.034|-1718.137|    98.76%|   0:00:02.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.937|   -0.937|-1704.034|-1718.137|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.937|   -0.937|-1702.666|-1716.769|    98.76%|   0:00:00.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.937|   -0.937|-1702.487|-1716.590|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.937|   -0.937|-1702.464|-1716.568|    98.76%|   0:00:00.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.937|   -0.937|-1702.459|-1716.562|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.937|   -0.937|-1702.035|-1716.139|    98.76%|   0:00:00.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.937|   -0.937|-1702.023|-1716.126|    98.76%|   0:00:01.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.937|   -0.937|-1701.957|-1716.060|    98.76%|   0:00:00.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.937|   -0.937|-1701.930|-1716.033|    98.76%|   0:00:00.0| 3028.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.937|   -0.937|-1701.851|-1715.954|    98.76%|   0:00:01.0| 3066.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_107_/E                            |
|  -0.937|   -0.937|-1701.851|-1715.954|    98.76%|   0:00:00.0| 3066.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_107_/E                            |
|  -0.937|   -0.937|-1701.842|-1715.946|    98.76%|   0:00:01.0| 3085.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_97_/E                             |
|  -0.937|   -0.937|-1701.842|-1715.946|    98.76%|   0:00:00.0| 3085.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.5 real=0:00:25.0 mem=3085.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.6 real=0:00:25.0 mem=3085.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.723|  -14.103|
|reg2reg   |-0.937|-1701.842|
|HEPG      |-0.937|-1701.842|
|All Paths |-0.937|-1715.946|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.937ns TNS -1701.846ns; HEPG WNS -0.937ns TNS -1701.846ns; all paths WNS -0.937ns TNS -1715.950ns; Real time 0:05:03
** GigaOpt Optimizer WNS Slack -0.937 TNS Slack -1715.946 Density 98.76
*** Starting refinePlace (5:03:27 mem=3085.4M) ***
Total net bbox length = 1.232e+06 (6.359e+05 5.965e+05) (ext = 1.932e+05)
Density distribution unevenness ratio = 0.476%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 3085.4MB
Summary Report:
Instances move: 0 (out of 57435 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.232e+06 (6.359e+05 5.965e+05) (ext = 1.932e+05)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 3085.4MB
*** Finished refinePlace (5:03:30 mem=3085.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3085.4M)


Density : 0.9876
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.4 real=0:00:05.0 mem=3085.4M) ***
** GigaOpt Optimizer WNS Slack -0.937 TNS Slack -1715.946 Density 98.76
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.723|  -14.103|
|reg2reg   |-0.937|-1701.842|
|HEPG      |-0.937|-1701.842|
|All Paths |-0.937|-1715.946|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 152 constrained nets 
Layer 7 has 1567 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:31.9 real=0:00:32.0 mem=3085.4M) ***

(I,S,L,T): WC_VIEW: 175.393, 72.0536, 3.73582, 251.182
*** SetupOpt [finish] : cpu/real = 0:00:43.4/0:00:43.3 (1.0), totSession cpu/real = 5:03:32.6/5:03:34.7 (1.0), mem = 3050.3M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 152 nets with fixed/cover wires excluded.
Info: 152 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:03:33.0/5:03:35.1 (1.0), mem = 2921.3M
(I,S,L,T): WC_VIEW: 175.393, 72.0536, 3.73582, 251.182
*info: 152 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
*info: 152 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.937 TNS Slack -1715.946 Density 98.76
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.723|  -14.103|
|reg2reg   |-0.937|-1701.842|
|HEPG      |-0.937|-1701.842|
|All Paths |-0.937|-1715.946|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.937ns TNS -1701.846ns; HEPG WNS -0.937ns TNS -1701.846ns; all paths WNS -0.937ns TNS -1715.950ns; Real time 0:05:21
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.937|   -0.937|-1701.842|-1715.946|    98.76%|   0:00:00.0| 2960.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.934|   -0.934|-1700.750|-1714.854|    98.76%|   0:00:02.0| 2999.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.927|   -0.927|-1699.576|-1713.680|    98.76%|   0:00:01.0| 2999.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.923|   -0.923|-1697.648|-1711.752|    98.76%|   0:00:03.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.923|   -0.923|-1696.616|-1710.720|    98.76%|   0:00:02.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.920|   -0.920|-1694.321|-1708.425|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.920|   -0.920|-1694.073|-1708.176|    98.76%|   0:00:04.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.920|   -0.920|-1694.016|-1708.119|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.918|   -0.918|-1690.603|-1704.706|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.918|   -0.918|-1689.975|-1704.078|    98.76%|   0:00:03.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.917|   -0.917|-1686.621|-1700.725|    98.76%|   0:00:02.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.913|   -0.913|-1685.379|-1699.482|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.913|   -0.913|-1684.821|-1698.924|    98.76%|   0:00:02.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.912|   -0.912|-1684.447|-1698.551|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.912|   -0.912|-1684.359|-1698.463|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.909|   -0.909|-1684.107|-1698.211|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.909|   -0.909|-1684.104|-1698.208|    98.76%|   0:00:02.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.908|   -0.908|-1682.445|-1696.548|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.908|   -0.908|-1682.050|-1696.154|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.908|   -0.908|-1682.025|-1696.129|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.906|   -0.906|-1677.699|-1691.803|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.906|   -0.906|-1677.116|-1691.219|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.902|   -0.902|-1676.321|-1690.424|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.902|   -0.902|-1675.998|-1690.101|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.901|   -0.901|-1674.145|-1688.248|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.901|   -0.901|-1674.090|-1688.193|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.900|   -0.900|-1672.043|-1686.147|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.898|   -0.898|-1672.021|-1686.124|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.897|   -0.897|-1671.212|-1685.316|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.897|   -0.897|-1671.105|-1685.208|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.896|   -0.896|-1670.340|-1684.444|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.896|   -0.896|-1669.641|-1683.744|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.895|   -0.895|-1668.637|-1682.740|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.895|   -0.895|-1667.961|-1682.064|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.893|   -0.893|-1666.732|-1680.836|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.893|   -0.893|-1666.717|-1680.820|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.891|   -0.891|-1665.951|-1680.054|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -0.891|   -0.891|-1665.642|-1679.745|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -0.889|   -0.889|-1663.689|-1677.792|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.889|   -0.889|-1662.683|-1676.786|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.888|   -0.888|-1661.197|-1675.300|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.888|   -0.888|-1660.978|-1675.082|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.887|   -0.887|-1660.561|-1674.664|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.885|   -0.885|-1659.978|-1674.082|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.885|   -0.885|-1659.512|-1673.615|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.883|   -0.883|-1657.841|-1671.944|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.883|   -0.883|-1657.689|-1671.792|    98.76%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.882|   -0.882|-1656.700|-1670.803|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.881|   -0.881|-1654.944|-1669.048|    98.76%|   0:00:02.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.880|   -0.880|-1653.123|-1667.226|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.878|   -0.878|-1651.983|-1666.086|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.877|   -0.877|-1651.669|-1665.772|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.876|   -0.876|-1650.088|-1664.191|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.875|   -0.875|-1648.118|-1662.221|    98.76%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.874|   -0.874|-1647.646|-1661.749|    98.76%|   0:00:02.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.873|   -0.873|-1645.738|-1659.841|    98.75%|   0:00:02.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.872|   -0.872|-1644.007|-1658.110|    98.75%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.872|   -0.872|-1642.387|-1656.490|    98.75%|   0:00:02.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.872|   -0.872|-1641.965|-1656.068|    98.75%|   0:00:01.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.872|   -0.872|-1641.790|-1655.894|    98.75%|   0:00:00.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.872|   -0.872|-1641.631|-1655.734|    98.75%|   0:00:03.0| 3002.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 61387
End delay calculation. (MEM=0 CPU=0:00:09.4 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.2 REAL=0:00:12.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:18.1/0:00:18.0 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 42 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.708|   -0.855|-1301.704|-1319.180|    98.75%|   0:00:31.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.693|   -0.855|-1298.038|-1315.515|    98.75%|   0:00:00.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.689|   -0.855|-1297.891|-1315.367|    98.75%|   0:00:01.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.688|   -0.855|-1295.292|-1312.769|    98.75%|   0:00:00.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.686|   -0.855|-1295.270|-1312.746|    98.75%|   0:00:01.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.683|   -0.855|-1295.143|-1312.620|    98.75%|   0:00:00.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.681|   -0.855|-1294.967|-1312.444|    98.75%|   0:00:01.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.680|   -0.855|-1294.684|-1312.161|    98.75%|   0:00:01.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.678|   -0.855|-1293.747|-1311.223|    98.75%|   0:00:00.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.677|   -0.855|-1293.597|-1311.073|    98.75%|   0:00:01.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.677|   -0.855|-1293.403|-1310.880|    98.75%|   0:00:01.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.677|   -0.855|-1293.015|-1310.492|    98.75%|   0:00:01.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.677|   -0.855|-1292.323|-1309.800|    98.74%|   0:00:03.0| 3088.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 30 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.463|   -1.107|-1187.369|-1214.352|    98.74%|   0:00:15.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.462|   -1.107|-1187.143|-1214.126|    98.74%|   0:00:00.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.455|   -1.107|-1186.651|-1213.634|    98.74%|   0:00:02.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.455|   -1.107|-1186.631|-1213.614|    98.74%|   0:00:01.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.452|   -1.107|-1186.309|-1213.292|    98.74%|   0:00:00.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.451|   -1.107|-1186.174|-1213.157|    98.74%|   0:00:00.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.449|   -1.107|-1185.770|-1212.752|    98.74%|   0:00:00.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.449|   -1.107|-1185.766|-1212.749|    98.74%|   0:00:03.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.449|   -1.107|-1185.142|-1212.125|    98.74%|   0:00:01.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.449|   -1.107|-1185.108|-1212.090|    98.74%|   0:00:00.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.449|   -1.107|-1185.108|-1212.090|    98.74%|   0:00:01.0| 3113.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:58 real=0:01:59 mem=3113.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.107|   -1.107| -26.983|-1212.090|    98.74%|   0:00:00.0| 3113.1M|   WC_VIEW|  default| sum_out[23]                                        |
|  -1.102|   -1.102| -26.805|-1211.912|    98.74%|   0:00:02.0| 3113.1M|   WC_VIEW|  default| sum_out[23]                                        |
|  -1.102|   -1.102| -26.805|-1211.912|    98.74%|   0:00:00.0| 3113.1M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=3113.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:00 real=0:02:01 mem=3113.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.102|  -26.805|
|reg2reg   |-0.449|-1185.108|
|HEPG      |-0.449|-1185.108|
|All Paths |-1.102|-1211.912|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.449ns TNS -1185.110ns; HEPG WNS -0.449ns TNS -1185.110ns; all paths WNS -1.102ns TNS -1211.915ns; Real time 0:07:23
** GigaOpt Optimizer WNS Slack -1.102 TNS Slack -1211.912 Density 98.74
*** Starting refinePlace (5:05:46 mem=3113.1M) ***
Total net bbox length = 1.235e+06 (6.373e+05 5.980e+05) (ext = 1.932e+05)
Density distribution unevenness ratio = 0.494%
Density distribution unevenness ratio = 4.016%
Move report: Timing Driven Placement moves 96575 insts, mean move: 8.08 um, max move: 96.80 um
	Max move on inst (core_instance/FE_USKC3762_CTS_45): (603.00, 364.60) --> (533.20, 337.60)
	Runtime: CPU: 0:00:53.3 REAL: 0:00:53.0 MEM: 3239.5MB
Move report: Detail placement moves 92790 insts, mean move: 7.94 um, max move: 108.80 um
	Max move on inst (FILLER__4_1161): (209.40, 580.60) --> (190.60, 670.60)
	Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 3239.5MB
Summary Report:
Instances move: 57257 (out of 57495 movable)
Instances flipped: 155
Mean displacement: 8.23 um
Max displacement: 96.60 um (Instance: core_instance/FE_USKC3767_CTS_20) (543.6, 346.6) -> (591.6, 395.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 1.453e+06 (7.767e+05 6.764e+05) (ext = 1.931e+05)
Runtime: CPU: 0:00:58.5 REAL: 0:00:58.0 MEM: 3239.5MB
*** Finished refinePlace (5:06:44 mem=3239.5M) ***
Finished re-routing un-routed nets (0:00:01.0 3239.5M)

**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[115]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[123]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[132]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

Density : 0.9885
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:10 real=0:01:09 mem=3239.5M) ***
** GigaOpt Optimizer WNS Slack -1.107 TNS Slack -1683.368 Density 98.85
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.107|  -27.018|
|reg2reg   |-1.051|-1656.349|
|HEPG      |-1.051|-1656.349|
|All Paths |-1.107|-1683.368|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -1.051ns TNS -1656.350ns; HEPG WNS -1.051ns TNS -1656.350ns; all paths WNS -1.106ns TNS -1683.369ns; Real time 0:08:34
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.051|   -1.107|-1656.349|-1683.368|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.039|   -1.107|-1655.262|-1682.281|    98.85%|   0:00:01.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.026|   -1.107|-1654.118|-1681.136|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.009|   -1.107|-1651.234|-1678.252|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.992|   -1.107|-1648.205|-1675.223|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.984|   -1.107|-1646.925|-1673.943|    98.86%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.976|   -1.107|-1641.200|-1668.219|    98.85%|   0:00:01.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.969|   -1.107|-1640.859|-1667.878|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.968|   -1.107|-1640.818|-1667.836|    98.85%|   0:00:01.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.954|   -1.107|-1638.019|-1665.038|    98.85%|   0:00:01.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.952|   -1.107|-1636.099|-1663.118|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.949|   -1.107|-1635.985|-1663.004|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.949|   -1.107|-1630.835|-1657.853|    98.85%|   0:00:01.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.946|   -1.107|-1630.426|-1657.444|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.946|   -1.107|-1630.168|-1657.187|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.946|   -1.107|-1629.942|-1656.961|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.946|   -1.107|-1629.770|-1656.788|    98.85%|   0:00:00.0| 3239.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 32 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.679|   -1.341|-1621.351|-1659.841|    98.85%|   0:00:12.0| 3137.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.679|   -1.341|-1621.309|-1659.798|    98.85%|   0:00:00.0| 3137.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 14 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.670|   -1.341|-1589.237|-1627.726|    98.85%|   0:00:12.0| 3135.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_70_/E                             |
|  -0.665|   -1.341|-1589.297|-1627.786|    98.84%|   0:00:00.0| 3135.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_123_/E                            |
|  -0.662|   -1.341|-1589.112|-1627.602|    98.84%|   0:00:01.0| 3135.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.662|   -1.341|-1588.743|-1627.233|    98.83%|   0:00:01.0| 3135.6M|        NA|       NA| NA                                                 |
|  -0.662|   -1.341|-1588.743|-1627.233|    98.83%|   0:00:00.0| 3135.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.0 real=0:00:31.0 mem=3135.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.341|   -1.341| -38.489|-1627.233|    98.83%|   0:00:00.0| 3135.6M|   WC_VIEW|  default| sum_out[23]                                        |
|  -1.333|   -1.333| -38.431|-1627.174|    98.83%|   0:00:02.0| 3135.6M|   WC_VIEW|  default| sum_out[23]                                        |
|  -1.333|   -1.333| -38.431|-1627.174|    98.83%|   0:00:01.0| 3135.6M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:03.0 mem=3135.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:33.5 real=0:00:34.0 mem=3135.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.333|  -38.431|
|reg2reg   |-0.662|-1588.743|
|HEPG      |-0.662|-1588.743|
|All Paths |-1.333|-1627.174|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.662ns TNS -1588.745ns; HEPG WNS -0.662ns TNS -1588.745ns; all paths WNS -1.333ns TNS -1627.176ns; Real time 0:09:08
** GigaOpt Optimizer WNS Slack -1.333 TNS Slack -1627.174 Density 98.83
*** Starting refinePlace (5:07:31 mem=3135.6M) ***
Total net bbox length = 1.454e+06 (7.770e+05 6.768e+05) (ext = 1.931e+05)
Density distribution unevenness ratio = 0.928%
Density distribution unevenness ratio = 3.919%
Move report: Timing Driven Placement moves 96385 insts, mean move: 7.26 um, max move: 90.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2232): (558.60, 503.20) --> (543.80, 578.80)
	Runtime: CPU: 0:00:47.7 REAL: 0:00:47.0 MEM: 3266.4MB
Move report: Detail placement moves 92912 insts, mean move: 7.58 um, max move: 139.20 um
	Max move on inst (FILLER__6_5573): (523.20, 191.80) --> (525.60, 55.00)
	Runtime: CPU: 0:00:11.1 REAL: 0:00:11.0 MEM: 3266.4MB
Summary Report:
Instances move: 57104 (out of 57537 movable)
Instances flipped: 290
Mean displacement: 6.80 um
Max displacement: 155.20 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U490) (437.4, 632.8) -> (466.6, 506.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.472e+06 (7.296e+05 7.424e+05) (ext = 1.932e+05)
Runtime: CPU: 0:00:59.0 REAL: 0:00:58.0 MEM: 3266.4MB
*** Finished refinePlace (5:08:30 mem=3266.4M) ***
Finished re-routing un-routed nets (0:00:01.1 3266.4M)

**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[129]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[158]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[74]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

Density : 0.9889
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:11 real=0:01:11 mem=3266.4M) ***
** GigaOpt Optimizer WNS Slack -1.419 TNS Slack -1817.395 Density 98.89
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.890|   -1.419|-1778.369|-1817.395|    98.89%|   0:00:00.0| 3266.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.872|   -1.419|-1774.612|-1813.638|    98.89%|   0:00:00.0| 3266.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.862|   -1.419|-1773.281|-1812.307|    98.89%|   0:00:00.0| 3266.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.850|   -1.419|-1768.016|-1807.041|    98.89%|   0:00:01.0| 3266.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.850|   -1.419|-1766.823|-1805.849|    98.89%|   0:00:01.0| 3266.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.850|   -1.419|-1766.823|-1805.849|    98.89%|   0:00:00.0| 3266.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=3266.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.419|   -1.419| -39.026|-1805.849|    98.89%|   0:00:00.0| 3266.4M|   WC_VIEW|  default| sum_out[18]                                        |
|  -1.397|   -1.397| -38.941|-1805.764|    98.88%|   0:00:00.0| 3266.4M|   WC_VIEW|  default| sum_out[14]                                        |
|  -1.368|   -1.368| -38.905|-1805.728|    98.88%|   0:00:00.0| 3266.4M|   WC_VIEW|  default| sum_out[21]                                        |
|  -1.368|   -1.368| -38.872|-1805.694|    98.88%|   0:00:00.0| 3266.4M|   WC_VIEW|  default| sum_out[21]                                        |
|  -1.363|   -1.363| -38.831|-1805.654|    98.88%|   0:00:00.0| 3266.4M|   WC_VIEW|  default| sum_out[21]                                        |
|  -1.363|   -1.363| -38.831|-1805.654|    98.88%|   0:00:01.0| 3266.4M|   WC_VIEW|  default| sum_out[21]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=3266.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:04.0 mem=3266.4M) ***
*** Starting refinePlace (5:08:47 mem=3266.4M) ***
Total net bbox length = 1.472e+06 (7.296e+05 7.423e+05) (ext = 1.932e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3266.4MB
Summary Report:
Instances move: 0 (out of 57534 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.472e+06 (7.296e+05 7.423e+05) (ext = 1.932e+05)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3266.4MB
*** Finished refinePlace (5:08:49 mem=3266.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3266.4M)


Density : 0.9888
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=3266.4M) ***
** GigaOpt Optimizer WNS Slack -1.363 TNS Slack -1805.654 Density 98.88
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.363|  -38.831|
|reg2reg   |-0.850|-1766.823|
|HEPG      |-0.850|-1766.823|
|All Paths |-1.363|-1805.654|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 1411 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:05:07 real=0:05:08 mem=3266.4M) ***

(I,S,L,T): WC_VIEW: 175.353, 79.1425, 3.73096, 258.226
*** SetupOpt [finish] : cpu/real = 0:05:18.7/0:05:19.3 (1.0), totSession cpu/real = 5:08:51.7/5:08:54.4 (1.0), mem = 3231.3M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:08:52.1/5:08:54.8 (1.0), mem = 3019.3M
(I,S,L,T): WC_VIEW: 175.353, 79.1425, 3.73096, 258.226
*info: 270 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
*info: 152 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.363 TNS Slack -1805.654 Density 98.88
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.363|  -38.831|
|reg2reg   |-0.850|-1766.823|
|HEPG      |-0.850|-1766.823|
|All Paths |-1.363|-1805.654|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.849ns TNS -1766.824ns; HEPG WNS -0.849ns TNS -1766.824ns; all paths WNS -1.363ns TNS -1805.655ns; Real time 0:10:41
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.850|   -1.363|-1766.823|-1805.654|    98.88%|   0:00:00.0| 3056.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.839|   -1.363|-1764.898|-1803.729|    98.88%|   0:00:03.0| 3094.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.839|   -1.363|-1763.518|-1802.350|    98.88%|   0:00:00.0| 3094.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.839|   -1.363|-1762.903|-1801.735|    98.88%|   0:00:02.0| 3094.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.839|   -1.363|-1762.740|-1801.571|    98.88%|   0:00:02.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.839|   -1.363|-1760.580|-1799.411|    98.89%|   0:00:01.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.839|   -1.363|-1760.105|-1798.937|    98.89%|   0:00:00.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.839|   -1.363|-1759.723|-1798.554|    98.89%|   0:00:01.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.839|   -1.363|-1759.296|-1798.127|    98.89%|   0:00:01.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.839|   -1.363|-1758.855|-1797.687|    98.89%|   0:00:01.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.839|   -1.363|-1757.848|-1796.680|    98.89%|   0:00:02.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.839|   -1.363|-1757.719|-1796.550|    98.89%|   0:00:00.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.839|   -1.363|-1757.667|-1796.499|    98.89%|   0:00:00.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.839|   -1.363|-1757.511|-1796.342|    98.89%|   0:00:01.0| 3097.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.839|   -1.363|-1756.454|-1795.286|    98.88%|   0:00:00.0| 3135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.839|   -1.363|-1756.230|-1795.061|    98.88%|   0:00:01.0| 3135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.839|   -1.363|-1756.209|-1795.041|    98.88%|   0:00:00.0| 3135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.839|   -1.363|-1754.601|-1793.433|    98.88%|   0:00:01.0| 3135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_70_/E                             |
|  -0.839|   -1.363|-1754.268|-1793.099|    98.87%|   0:00:02.0| 3135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_16_/E                             |
|  -0.839|   -1.363|-1759.781|-1798.612|    98.86%|   0:00:04.0| 3135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_86_/E                             |
|  -0.839|   -1.363|-1791.631|-1830.462|    98.81%|   0:00:11.0| 3193.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_19_/E                             |
|  -0.839|   -1.363|-1791.610|-1830.442|    98.81%|   0:00:00.0| 3193.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_19_/E                             |
|  -0.839|   -1.363|-1787.352|-1826.183|    98.81%|   0:00:02.0| 3193.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_100_/E                            |
|  -0.839|   -1.363|-1785.638|-1824.469|    98.80%|   0:00:02.0| 3155.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_115_/E                            |
|  -0.839|   -1.363|-1783.453|-1822.284|    98.80%|   0:00:02.0| 3155.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.839|   -1.363|-1781.027|-1819.859|    98.80%|   0:00:00.0| 3155.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.839|   -1.363|-1779.992|-1818.823|    98.80%|   0:00:00.0| 3155.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1850.312|-1889.143|    98.75%|   0:00:12.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_35_/E                           |
|  -0.839|   -1.363|-1896.335|-1935.166|    98.69%|   0:00:15.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_105_/E                          |
|  -0.839|   -1.363|-1895.843|-1934.674|    98.68%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_105_/E                          |
|  -0.839|   -1.363|-1895.800|-1934.631|    98.68%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_105_/E                          |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[152]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1888.967|-1927.799|    98.67%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_91_/E                           |
|  -0.839|   -1.363|-1888.882|-1927.713|    98.67%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_91_/E                           |
|  -0.839|   -1.363|-1886.174|-1925.005|    98.66%|   0:00:04.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
|  -0.839|   -1.363|-1885.944|-1924.776|    98.66%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
|  -0.839|   -1.363|-1885.883|-1924.714|    98.66%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[42]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[129]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1884.430|-1923.261|    98.65%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_71_/E                             |
|  -0.839|   -1.363|-1884.008|-1922.839|    98.65%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_71_/E                             |
|  -0.839|   -1.363|-1883.682|-1922.514|    98.64%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_71_/E                             |
|  -0.839|   -1.363|-1883.584|-1922.416|    98.64%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_71_/E                             |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1879.734|-1918.566|    98.62%|   0:00:04.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_99_/E                             |
|  -0.839|   -1.363|-1878.681|-1917.513|    98.62%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_99_/E                             |
|  -0.839|   -1.363|-1877.079|-1915.910|    98.62%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_99_/E                             |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[158]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1876.074|-1914.906|    98.61%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.839|   -1.363|-1873.510|-1912.342|    98.61%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.839|   -1.363|-1872.144|-1910.975|    98.61%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1865.770|-1904.601|    98.59%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_14_/E                             |
|  -0.839|   -1.363|-1865.679|-1904.511|    98.59%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_14_/E                             |
|  -0.839|   -1.363|-1865.307|-1904.139|    98.59%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_104_/E                            |
|  -0.839|   -1.363|-1865.239|-1904.071|    98.59%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_104_/E                            |
|  -0.839|   -1.363|-1864.496|-1903.328|    98.58%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_53_/E                             |
|  -0.839|   -1.363|-1864.474|-1903.305|    98.58%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_53_/E                             |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1864.336|-1903.168|    98.58%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.839|   -1.363|-1864.327|-1903.158|    98.58%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.839|   -1.363|-1864.322|-1903.153|    98.58%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.839|   -1.363|-1860.596|-1899.428|    98.58%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_136_/D       |
|  -0.839|   -1.363|-1860.288|-1899.120|    98.58%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_136_/D       |
|  -0.839|   -1.363|-1860.266|-1899.098|    98.58%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_136_/D       |
|  -0.839|   -1.363|-1854.800|-1893.632|    98.57%|   0:00:03.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.839|   -1.363|-1854.141|-1892.973|    98.57%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.839|   -1.363|-1854.138|-1892.970|    98.57%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.839|   -1.363|-1851.939|-1890.771|    98.57%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_56_/E                           |
|  -0.839|   -1.363|-1851.808|-1890.640|    98.57%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_56_/E                           |
|  -0.839|   -1.363|-1850.806|-1889.637|    98.57%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.839|   -1.363|-1850.699|-1889.531|    98.57%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.839|   -1.363|-1850.676|-1889.508|    98.57%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.839|   -1.363|-1848.414|-1887.246|    98.57%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_60_/E                           |
|  -0.839|   -1.363|-1848.360|-1887.191|    98.57%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_60_/E                           |
|  -0.839|   -1.363|-1848.293|-1887.124|    98.57%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_60_/E                           |
|  -0.839|   -1.363|-1845.802|-1884.633|    98.56%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_94_/E                           |
|  -0.839|   -1.363|-1845.277|-1884.109|    98.56%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_94_/E                           |
|  -0.839|   -1.363|-1845.233|-1884.064|    98.56%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_94_/E                           |
|  -0.839|   -1.363|-1843.248|-1882.080|    98.56%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.839|   -1.363|-1841.509|-1880.340|    98.56%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_75_/D        |
|  -0.839|   -1.363|-1841.387|-1880.219|    98.56%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_75_/D        |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1840.391|-1879.222|    98.55%|   0:00:02.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.839|   -1.363|-1839.217|-1878.048|    98.55%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|  -0.839|   -1.363|-1839.023|-1877.855|    98.55%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
|  -0.839|   -1.363|-1838.967|-1877.798|    98.55%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_71_/D        |
|  -0.839|   -1.363|-1838.755|-1877.587|    98.55%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_71_/D        |
|  -0.839|   -1.363|-1837.427|-1876.259|    98.54%|   0:00:04.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_87_/E                           |
|  -0.839|   -1.363|-1837.258|-1876.090|    98.54%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_87_/E                           |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1837.112|-1875.944|    98.54%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_87_/E                           |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1834.397|-1873.229|    98.54%|   0:00:04.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[115]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|  -0.839|   -1.363|-1833.929|-1872.761|    98.53%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_93_/E                           |
|  -0.839|   -1.363|-1833.885|-1872.716|    98.53%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_93_/E                           |
|  -0.839|   -1.363|-1833.644|-1872.475|    98.53%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_93_/E                           |
|  -0.839|   -1.363|-1833.566|-1872.397|    98.53%|   0:00:01.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.839|   -1.363|-1833.549|-1872.381|    98.53%|   0:00:00.0| 3163.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.839|   -1.363|-1832.879|-1871.710|    98.53%|   0:00:02.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.839|   -1.363|-1832.846|-1871.678|    98.53%|   0:00:00.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.839|   -1.363|-1832.479|-1871.311|    98.53%|   0:00:01.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_110_/D       |
|  -0.839|   -1.363|-1832.410|-1871.242|    98.53%|   0:00:00.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_110_/D       |
|  -0.839|   -1.363|-1832.089|-1870.921|    98.53%|   0:00:02.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.839|   -1.363|-1832.058|-1870.890|    98.53%|   0:00:00.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.839|   -1.363|-1832.048|-1870.880|    98.53%|   0:00:00.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.839|   -1.363|-1831.677|-1870.509|    98.53%|   0:00:01.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_74_/E                           |
|  -0.839|   -1.363|-1831.673|-1870.505|    98.53%|   0:00:00.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_74_/E                           |
|  -0.839|   -1.363|-1831.668|-1870.500|    98.53%|   0:00:00.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_74_/E                           |
|  -0.839|   -1.363|-1831.668|-1870.500|    98.53%|   0:00:00.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_74_/E                           |
|  -0.839|   -1.363|-1831.337|-1870.168|    98.53%|   0:00:00.0| 3144.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_81_/D        |
|  -0.839|   -1.363|-1831.305|-1870.136|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_81_/D        |
|  -0.839|   -1.363|-1831.293|-1870.124|    98.53%|   0:00:00.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_81_/D        |
|  -0.839|   -1.363|-1831.286|-1870.118|    98.53%|   0:00:00.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_81_/D        |
|  -0.839|   -1.363|-1827.438|-1866.270|    98.53%|   0:00:02.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.839|   -1.363|-1827.025|-1865.856|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_48_/D        |
|  -0.839|   -1.363|-1826.974|-1865.805|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_48_/D        |
|  -0.839|   -1.363|-1825.926|-1864.757|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_48_/D        |
|  -0.839|   -1.363|-1825.702|-1864.533|    98.53%|   0:00:00.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_48_/D        |
|  -0.839|   -1.363|-1825.671|-1864.503|    98.53%|   0:00:00.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_48_/D        |
|  -0.839|   -1.363|-1825.622|-1864.453|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_48_/D        |
|  -0.839|   -1.363|-1825.067|-1863.898|    98.53%|   0:00:04.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.839|   -1.363|-1824.554|-1863.386|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.839|   -1.363|-1824.228|-1863.060|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.839|   -1.363|-1824.017|-1862.848|    98.53%|   0:00:00.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.839|   -1.363|-1823.934|-1862.765|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.839|   -1.363|-1823.850|-1862.682|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.839|   -1.363|-1822.658|-1861.490|    98.53%|   0:00:03.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.839|   -1.363|-1822.394|-1861.225|    98.53%|   0:00:00.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.839|   -1.363|-1821.953|-1860.785|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.839|   -1.363|-1821.931|-1860.762|    98.53%|   0:00:02.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.839|   -1.363|-1820.952|-1859.784|    98.53%|   0:00:02.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.839|   -1.363|-1820.232|-1859.063|    98.53%|   0:00:02.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.839|   -1.363|-1820.145|-1858.977|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.839|   -1.363|-1820.103|-1858.934|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.839|   -1.363|-1819.576|-1858.408|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.839|   -1.363|-1819.223|-1858.054|    98.53%|   0:00:00.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.839|   -1.363|-1818.956|-1857.787|    98.53%|   0:00:01.0| 3163.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
|  -0.839|   -1.363|-1818.603|-1857.435|    98.53%|   0:00:02.0| 3201.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.839|   -1.363|-1818.015|-1856.847|    98.53%|   0:00:01.0| 3201.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.839|   -1.363|-1817.875|-1856.706|    98.53%|   0:00:05.0| 3201.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -0.839|   -1.363|-1817.871|-1856.703|    98.53%|   0:00:01.0| 3201.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.839|   -1.363|-1817.819|-1856.651|    98.53%|   0:00:02.0| 3201.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.839|   -1.363|-1817.820|-1856.651|    98.53%|   0:00:03.0| 3201.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:53 real=0:02:53 mem=3201.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:53 real=0:02:53 mem=3201.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.363|  -38.832|
|reg2reg   |-0.839|-1817.820|
|HEPG      |-0.839|-1817.820|
|All Paths |-1.363|-1856.651|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.839ns TNS -1817.820ns; HEPG WNS -0.839ns TNS -1817.820ns; all paths WNS -1.363ns TNS -1856.652ns; Real time 0:13:34
** GigaOpt Optimizer WNS Slack -1.363 TNS Slack -1856.651 Density 98.53
*** Starting refinePlace (5:11:58 mem=3201.3M) ***
Total net bbox length = 1.473e+06 (7.302e+05 7.424e+05) (ext = 1.932e+05)
Density distribution unevenness ratio = 1.043%
Density distribution unevenness ratio = 3.672%
Move report: Timing Driven Placement moves 96384 insts, mean move: 7.82 um, max move: 94.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_17915_0): (611.00, 506.80) --> (592.60, 582.40)
	Runtime: CPU: 0:00:48.2 REAL: 0:00:48.0 MEM: 3276.3MB
Move report: Detail placement moves 91482 insts, mean move: 6.17 um, max move: 91.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1365_0): (267.20, 587.80) --> (242.40, 654.40)
	Runtime: CPU: 0:00:10.4 REAL: 0:00:10.0 MEM: 3276.3MB
Summary Report:
Instances move: 57024 (out of 57509 movable)
Instances flipped: 125
Mean displacement: 6.31 um
Max displacement: 173.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8272_0) (317, 517.6) -> (280.6, 654.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.421e+06 (7.238e+05 6.969e+05) (ext = 1.937e+05)
Runtime: CPU: 0:00:58.9 REAL: 0:00:58.0 MEM: 3276.3MB
*** Finished refinePlace (5:12:56 mem=3276.3M) ***
Finished re-routing un-routed nets (0:00:01.0 3276.3M)

**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[123]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[152]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

Density : 0.9853
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:10 real=0:01:10 mem=3276.3M) ***
** GigaOpt Optimizer WNS Slack -1.338 TNS Slack -1812.390 Density 98.53
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.338|  -38.525|
|reg2reg   |-0.806|-1773.865|
|HEPG      |-0.806|-1773.865|
|All Paths |-1.338|-1812.390|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 1388 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:04:06 real=0:04:05 mem=3276.3M) ***

(I,S,L,T): WC_VIEW: 173.818, 78.1029, 3.66919, 255.59
*** SetupOpt [finish] : cpu/real = 0:04:16.7/0:04:16.2 (1.0), totSession cpu/real = 5:13:08.8/5:13:11.0 (1.0), mem = 3241.2M
End: GigaOpt Optimization in TNS mode
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:13:10.4/5:13:12.6 (1.0), mem = 3051.3M
(I,S,L,T): WC_VIEW: 173.818, 78.1029, 3.66919, 255.59
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.338  TNS Slack -1812.390 Density 98.53
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    98.53%|        -|  -1.338|-1812.390|   0:00:00.0| 3051.3M|
|    98.49%|      175|  -1.333|-1808.174|   0:00:17.0| 3089.5M|
|    98.49%|        0|  -1.333|-1808.174|   0:00:01.0| 3089.5M|
|    98.49%|     1238|  -1.331|-1797.853|   0:00:09.0| 3089.5M|
|    98.32%|      338|  -1.331|-1788.965|   0:00:07.0| 3089.5M|
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
|    96.84%|     5250|  -1.331|-1767.056|   0:00:38.0| 3091.7M|
|    96.81%|      164|  -1.331|-1767.067|   0:00:04.0| 3094.0M|
|    96.80%|       24|  -1.331|-1767.081|   0:00:02.0| 3094.0M|
|    96.80%|        3|  -1.331|-1767.086|   0:00:01.0| 3094.0M|
|    96.80%|        0|  -1.331|-1767.086|   0:00:01.0| 3094.0M|
|    96.80%|       18|  -1.331|-1766.984|   0:00:01.0| 3094.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.331  TNS Slack -1766.985 Density 96.80
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:24) (real = 0:01:24) **
*** Starting refinePlace (5:14:35 mem=3110.0M) ***
Total net bbox length = 1.414e+06 (7.242e+05 6.903e+05) (ext = 1.937e+05)
Move report: Detail placement moves 296 insts, mean move: 3.16 um, max move: 44.40 um
	Max move on inst (FILLER__3_2648): (477.60, 409.60) --> (484.20, 447.40)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3113.0MB
Summary Report:
Instances move: 127 (out of 56951 movable)
Instances flipped: 18
Mean displacement: 1.90 um
Max displacement: 5.40 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_13844_0) (222.6, 407.8) -> (222.6, 402.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.415e+06 (7.243e+05 6.904e+05) (ext = 1.937e+05)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3113.0MB
*** Finished refinePlace (5:14:37 mem=3113.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3113.0M)


Density : 0.9680
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:04.0 mem=3113.0M) ***
(I,S,L,T): WC_VIEW: 170.813, 74.5194, 3.54762, 248.88
*** AreaOpt [finish] : cpu/real = 0:01:28.7/0:01:28.5 (1.0), totSession cpu/real = 5:14:39.1/5:14:41.1 (1.0), mem = 3113.0M
End: Area Reclaim Optimization (cpu=0:01:29, real=0:01:29, mem=3031.96M, totSessionCpu=5:14:39).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3066.71 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3066.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 152  Num Prerouted Wires = 35766
[NR-eGR] Read numTotalNets=60862  numIgnoredNets=152
[NR-eGR] There are 118 clock nets ( 118 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60592 
[NR-eGR] Rule id: 1  Nets: 118 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 131 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.125360e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 118 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.199880e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 60461 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.337729e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        53( 0.04%)        28( 0.02%)         5( 0.00%)         2( 0.00%)   ( 0.06%) 
[NR-eGR]      M3  (3)         7( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        18( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               79( 0.01%)        28( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 209032
[NR-eGR]     M2  (2V) length: 3.916919e+05um, number of vias: 287607
[NR-eGR]     M3  (3H) length: 4.887419e+05um, number of vias: 46026
[NR-eGR]     M4  (4V) length: 2.532186e+05um, number of vias: 15425
[NR-eGR]     M5  (5H) length: 2.125051e+05um, number of vias: 4028
[NR-eGR]     M6  (6V) length: 5.513054e+04um, number of vias: 1420
[NR-eGR]     M7  (7H) length: 1.275540e+04um, number of vias: 1822
[NR-eGR]     M8  (8V) length: 8.953905e+03um, number of vias: 0
[NR-eGR] Total length: 1.422998e+06um, number of vias: 565360
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.584000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.75 sec, Real: 3.75 sec, Curr Mem: 3005.62 MB )
Extraction called for design 'fullchip' of instances=96506 and nets=61083 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2992.617M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2999.38)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[145]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[152]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[158]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60912
End delay calculation. (MEM=3050.59 CPU=0:00:09.3 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3050.59 CPU=0:00:12.1 REAL=0:00:12.0)
Begin: GigaOpt postEco DRV Optimization
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:15:03.7/5:15:05.5 (1.0), mem = 3050.6M
(I,S,L,T): WC_VIEW: 170.861, 76.2266, 3.54762, 250.635
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|     9|    -0.03|     2|     2|    -0.00|     0|     0|     0|     0|    -1.29| -1872.00|       0|       0|       0|  96.80|          |         |
|     3|     9|    -0.03|     2|     2|    -0.00|     0|     0|     0|     0|    -1.29| -1872.00|       0|       0|       0|  96.80| 0:00:01.0|  3112.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=3112.9M) ***

(I,S,L,T): WC_VIEW: 170.861, 76.2266, 3.54762, 250.635
*** DrvOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 5:15:14.8/5:15:16.6 (1.0), mem = 3093.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.813 -> -0.965 (bump = 0.152)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:15:15.6/5:15:17.4 (1.0), mem = 3093.9M
(I,S,L,T): WC_VIEW: 170.861, 76.2266, 3.54762, 250.635
*info: 270 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
*info: 152 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.291 TNS Slack -1872.002 Density 96.80
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.291|  -36.458|
|reg2reg   |-0.929|-1835.545|
|HEPG      |-0.929|-1835.545|
|All Paths |-1.291|-1872.002|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.929ns TNS -1835.543ns; HEPG WNS -0.929ns TNS -1835.543ns; all paths WNS -1.291ns TNS -1872.001ns; Real time 0:17:02
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.929|   -1.291|-1835.545|-1872.002|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.838|   -1.291|-1814.172|-1850.630|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.821|   -1.291|-1811.534|-1847.992|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.819|   -1.291|-1811.520|-1847.977|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.800|   -1.291|-1809.266|-1845.724|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.784|   -1.291|-1806.298|-1842.756|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.775|   -1.291|-1804.151|-1840.609|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.750|   -1.291|-1799.587|-1836.045|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.729|   -1.291|-1797.753|-1834.211|    96.80%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.721|   -1.291|-1796.053|-1832.511|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.706|   -1.291|-1790.372|-1826.830|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.692|   -1.291|-1786.940|-1823.398|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.678|   -1.291|-1783.111|-1819.569|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.668|   -1.291|-1777.986|-1814.444|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.666|   -1.291|-1767.151|-1803.609|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.656|   -1.291|-1762.464|-1798.922|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.656|   -1.291|-1756.795|-1793.252|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.656|   -1.291|-1756.795|-1793.252|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=3129.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.291|   -1.291| -36.458|-1793.252|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  default| sum_out[23]                                        |
Dumping Information for Job 108 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 109 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 119 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 55 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 56 **WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -1.278|   -1.278| -36.419|-1793.214|    96.81%|   0:00:02.0| 3129.0M|   WC_VIEW|  default| sum_out[23]                                        |
|  -1.278|   -1.278| -36.419|-1793.214|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=3129.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:05.0 mem=3129.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.278|  -36.419|
|reg2reg   |-0.656|-1756.795|
|HEPG      |-0.656|-1756.795|
|All Paths |-1.278|-1793.214|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.656ns TNS -1756.794ns; HEPG WNS -0.656ns TNS -1756.794ns; all paths WNS -1.278ns TNS -1793.213ns; Real time 0:17:09
** GigaOpt Optimizer WNS Slack -1.278 TNS Slack -1793.214 Density 96.81
*** Starting refinePlace (5:15:33 mem=3129.0M) ***
Total net bbox length = 1.413e+06 (7.243e+05 6.890e+05) (ext = 1.937e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3129.0MB
Summary Report:
Instances move: 0 (out of 56951 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.413e+06 (7.243e+05 6.890e+05) (ext = 1.937e+05)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3129.0MB
*** Finished refinePlace (5:15:35 mem=3129.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3129.0M)


Density : 0.9681
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=3129.0M) ***
** GigaOpt Optimizer WNS Slack -1.278 TNS Slack -1793.214 Density 96.81
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.278|  -36.419|
|reg2reg   |-0.656|-1756.795|
|HEPG      |-0.656|-1756.795|
|All Paths |-1.278|-1793.214|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.8 real=0:00:11.0 mem=3129.0M) ***

(I,S,L,T): WC_VIEW: 170.875, 76.1457, 3.54802, 250.569
*** SetupOpt [finish] : cpu/real = 0:00:21.8/0:00:21.7 (1.0), totSession cpu/real = 5:15:37.3/5:15:39.1 (1.0), mem = 3093.9M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.813 -> -0.719 (bump = -0.094)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -1766.978 -> -1793.214
Begin: GigaOpt TNS recovery
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:15:38.6/5:15:40.3 (1.0), mem = 3093.9M
(I,S,L,T): WC_VIEW: 170.875, 76.1457, 3.54802, 250.569
*info: 270 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
*info: 152 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.278 TNS Slack -1793.214 Density 96.81
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.278|  -36.419|
|reg2reg   |-0.656|-1756.795|
|HEPG      |-0.656|-1756.795|
|All Paths |-1.278|-1793.214|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.656ns TNS -1756.794ns; HEPG WNS -0.656ns TNS -1756.794ns; all paths WNS -1.278ns TNS -1793.213ns; Real time 0:17:25
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.656|   -1.278|-1756.795|-1793.214|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.656|   -1.278|-1754.639|-1791.058|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
|  -0.656|   -1.278|-1752.894|-1789.314|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
|  -0.656|   -1.278|-1752.736|-1789.155|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
|  -0.656|   -1.278|-1747.759|-1784.178|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_19_/E                             |
|  -0.656|   -1.278|-1747.366|-1783.786|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_19_/E                             |
|  -0.656|   -1.278|-1741.118|-1777.537|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_74_/E                             |
|  -0.656|   -1.278|-1741.069|-1777.488|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_74_/E                             |
|  -0.656|   -1.278|-1738.899|-1775.318|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_74_/E                             |
|  -0.656|   -1.278|-1726.319|-1762.739|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.656|   -1.278|-1723.829|-1760.248|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.656|   -1.278|-1722.681|-1759.100|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.656|   -1.278|-1717.046|-1753.465|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.656|   -1.278|-1716.330|-1752.750|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.656|   -1.278|-1716.246|-1752.665|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.656|   -1.278|-1711.007|-1747.427|    96.81%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_51_/E                             |
|  -0.656|   -1.278|-1710.983|-1747.402|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_51_/E                             |
|  -0.656|   -1.278|-1710.220|-1746.639|    96.81%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_51_/E                             |
|  -0.656|   -1.278|-1701.601|-1738.021|    96.82%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_11_/E                             |
|  -0.656|   -1.278|-1700.235|-1736.655|    96.82%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_11_/E                             |
|  -0.656|   -1.278|-1696.518|-1732.938|    96.82%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.656|   -1.278|-1696.500|-1732.919|    96.82%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.656|   -1.278|-1695.176|-1731.595|    96.81%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_101_/E                            |
|  -0.656|   -1.278|-1694.292|-1730.712|    96.81%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_95_/E                             |
|  -0.656|   -1.278|-1694.234|-1730.653|    96.80%|   0:00:04.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.656|   -1.278|-1693.116|-1729.536|    96.80%|   0:00:03.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_41_/E                           |
|  -0.656|   -1.278|-1692.880|-1729.299|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_41_/E                           |
|  -0.656|   -1.278|-1692.137|-1728.557|    96.80%|   0:00:03.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.656|   -1.278|-1691.979|-1728.398|    96.80%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.656|   -1.278|-1691.661|-1728.080|    96.80%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.656|   -1.278|-1691.472|-1727.891|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.656|   -1.278|-1684.201|-1720.620|    96.80%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.656|   -1.278|-1683.217|-1719.636|    96.80%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.656|   -1.278|-1683.171|-1719.590|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.656|   -1.278|-1683.137|-1719.556|    96.80%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_46_/E                           |
|  -0.656|   -1.278|-1682.810|-1719.230|    96.80%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.656|   -1.278|-1682.695|-1719.114|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.656|   -1.278|-1682.423|-1718.842|    96.80%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_108_/E                          |
|  -0.656|   -1.278|-1682.400|-1718.819|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_108_/E                          |
|  -0.656|   -1.278|-1681.909|-1718.328|    96.80%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.656|   -1.278|-1681.859|-1718.278|    96.80%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.656|   -1.278|-1681.763|-1718.182|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.656|   -1.278|-1681.059|-1717.479|    96.80%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_106_/E                          |
|  -0.656|   -1.278|-1680.604|-1717.023|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_106_/E                          |
|  -0.656|   -1.278|-1680.599|-1717.018|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_106_/E                          |
|  -0.656|   -1.278|-1680.588|-1717.007|    96.80%|   0:00:01.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_106_/E                          |
|  -0.656|   -1.278|-1680.340|-1716.760|    96.80%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_98_/E                           |
|  -0.656|   -1.278|-1679.875|-1716.295|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_98_/E                           |
|  -0.656|   -1.278|-1673.569|-1709.989|    96.80%|   0:00:02.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.656|   -1.278|-1673.557|-1709.976|    96.80%|   0:00:00.0| 3129.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.656|   -1.278|-1673.342|-1709.761|    96.80%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_90_/E                           |
|  -0.656|   -1.278|-1673.300|-1709.720|    96.80%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_90_/E                           |
|  -0.656|   -1.278|-1673.292|-1709.711|    96.80%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_63_/D        |
|  -0.656|   -1.278|-1672.470|-1708.889|    96.80%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_117_/E                            |
|  -0.656|   -1.278|-1672.024|-1708.444|    96.80%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.656|   -1.278|-1671.996|-1708.415|    96.80%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.656|   -1.278|-1671.984|-1708.403|    96.80%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.656|   -1.278|-1671.664|-1708.084|    96.81%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_10_/E                             |
|  -0.656|   -1.278|-1671.370|-1707.789|    96.81%|   0:00:03.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.656|   -1.278|-1671.152|-1707.571|    96.81%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_80_/E                           |
|  -0.656|   -1.278|-1671.033|-1707.452|    96.81%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.656|   -1.278|-1671.006|-1707.426|    96.81%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.656|   -1.278|-1670.782|-1707.202|    96.81%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_0_/D         |
|  -0.656|   -1.278|-1667.999|-1704.418|    96.81%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_0_/D         |
|  -0.656|   -1.278|-1667.830|-1704.249|    96.81%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.656|   -1.278|-1667.766|-1704.185|    96.81%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.656|   -1.278|-1667.764|-1704.183|    96.81%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.656|   -1.278|-1667.617|-1704.036|    96.81%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.656|   -1.278|-1667.613|-1704.032|    96.81%|   0:00:03.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.656|   -1.278|-1667.517|-1703.937|    96.81%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_100_/D       |
|  -0.656|   -1.278|-1667.483|-1703.902|    96.81%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_100_/D       |
|  -0.656|   -1.278|-1667.474|-1703.893|    96.81%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_100_/D       |
|  -0.656|   -1.278|-1667.469|-1703.889|    96.81%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_115_/E                          |
|  -0.656|   -1.278|-1667.229|-1703.648|    96.81%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.656|   -1.278|-1667.288|-1703.707|    96.81%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.656|   -1.278|-1666.333|-1702.753|    96.81%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.656|   -1.278|-1666.081|-1702.501|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.656|   -1.278|-1665.965|-1702.385|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.656|   -1.278|-1665.913|-1702.333|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -0.656|   -1.278|-1665.826|-1702.245|    96.82%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.656|   -1.278|-1665.576|-1701.995|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.656|   -1.278|-1664.578|-1700.998|    96.82%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.656|   -1.278|-1664.511|-1700.931|    96.82%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.656|   -1.278|-1663.829|-1700.249|    96.82%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
|  -0.656|   -1.278|-1663.783|-1700.203|    96.82%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.656|   -1.278|-1662.597|-1699.051|    96.82%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.656|   -1.278|-1661.786|-1698.240|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory12_reg_16_/D |
|  -0.656|   -1.278|-1661.755|-1698.209|    96.82%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.656|   -1.278|-1661.755|-1698.209|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:22 real=0:01:22 mem=3148.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.278|   -1.278| -36.454|-1698.209|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| sum_out[23]                                        |
|  -1.278|   -1.278| -36.437|-1698.191|    96.82%|   0:00:01.0| 3148.0M|   WC_VIEW|  default| sum_out[7]                                         |
|  -1.278|   -1.278| -36.426|-1698.180|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| sum_out[4]                                         |
|  -1.278|   -1.278| -36.395|-1698.149|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| sum_out[2]                                         |
|  -1.278|   -1.278| -36.375|-1698.129|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| sum_out[2]                                         |
|  -1.278|   -1.278| -36.356|-1698.111|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| sum_out[1]                                         |
|  -1.278|   -1.278| -36.303|-1698.057|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| out[19]                                            |
|  -1.278|   -1.278| -36.293|-1698.048|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| out[13]                                            |
|  -1.278|   -1.278| -36.262|-1698.017|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| out[1]                                             |
|  -1.278|   -1.278| -36.262|-1698.017|    96.82%|   0:00:00.0| 3148.0M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3148.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:23 real=0:01:23 mem=3148.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.278|  -36.262|
|reg2reg   |-0.656|-1661.755|
|HEPG      |-0.656|-1661.755|
|All Paths |-1.278|-1698.017|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.656ns TNS -1661.755ns; HEPG WNS -0.656ns TNS -1661.755ns; all paths WNS -1.278ns TNS -1698.017ns; Real time 0:18:48
** GigaOpt Optimizer WNS Slack -1.278 TNS Slack -1698.017 Density 96.82
*** Starting refinePlace (5:17:13 mem=3148.0M) ***
Total net bbox length = 1.413e+06 (7.243e+05 6.890e+05) (ext = 1.937e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3148.0MB
Summary Report:
Instances move: 0 (out of 56945 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.413e+06 (7.243e+05 6.890e+05) (ext = 1.937e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3148.0MB
*** Finished refinePlace (5:17:15 mem=3148.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3148.0M)


Density : 0.9682
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:05.0 mem=3148.0M) ***
** GigaOpt Optimizer WNS Slack -1.278 TNS Slack -1698.066 Density 96.82
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.278|  -36.262|
|reg2reg   |-0.656|-1661.804|
|HEPG      |-0.656|-1661.804|
|All Paths |-1.278|-1698.066|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:29 real=0:01:29 mem=3148.0M) ***

(I,S,L,T): WC_VIEW: 170.806, 76.2928, 3.5482, 250.647
*** SetupOpt [finish] : cpu/real = 0:01:38.7/0:01:38.6 (1.0), totSession cpu/real = 5:17:17.3/5:17:19.0 (1.0), mem = 3112.9M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.256%; Threshold: 100; Threshold for Hold: 100
Re-routed 28 nets
Extraction called for design 'fullchip' of instances=96500 and nets=61077 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 3007.949M)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3005.16)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[145]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[152]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[158]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60906
End delay calculation. (MEM=3064.37 CPU=0:00:08.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3064.37 CPU=0:00:11.6 REAL=0:00:11.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:17:34.7/5:17:36.2 (1.0), mem = 3064.4M
(I,S,L,T): WC_VIEW: 170.804, 76.2928, 3.5482, 250.645
*info: 270 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
*info: 152 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.279 TNS Slack -1698.493 Density 96.82
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.279|  -36.261|
|reg2reg   |-0.656|-1662.233|
|HEPG      |-0.656|-1662.233|
|All Paths |-1.279|-1698.493|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.656ns TNS -1662.232ns; HEPG WNS -0.656ns TNS -1662.232ns; all paths WNS -1.279ns TNS -1698.493ns; Real time 0:19:22
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.656|   -1.279|-1662.233|-1698.493|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
|  -0.656|   -1.279|-1662.233|-1698.493|    96.82%|   0:00:02.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_100_/E                            |
|  -0.656|   -1.279|-1662.182|-1698.442|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_8_/E                            |
|  -0.656|   -1.279|-1662.182|-1698.442|    96.82%|   0:00:01.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.656|   -1.279|-1662.175|-1698.436|    96.82%|   0:00:01.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.656|   -1.279|-1662.169|-1698.429|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.656|   -1.279|-1662.164|-1698.425|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.656|   -1.279|-1662.150|-1698.411|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_113_/E                          |
|  -0.656|   -1.279|-1662.144|-1698.405|    96.82%|   0:00:01.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.656|   -1.279|-1662.138|-1698.398|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.656|   -1.279|-1662.112|-1698.373|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_70_/E                           |
|  -0.656|   -1.279|-1662.106|-1698.367|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.656|   -1.279|-1662.099|-1698.360|    96.82%|   0:00:01.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.656|   -1.279|-1662.093|-1698.353|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.656|   -1.279|-1662.093|-1698.353|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.656|   -1.279|-1662.093|-1698.353|    96.82%|   0:00:01.0| 3099.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:07.0 mem=3099.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.279|   -1.279| -36.261|-1698.353|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  default| sum_out[23]                                        |
|  -1.279|   -1.279| -36.261|-1698.353|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  default| sum_out[2]                                         |
|  -1.279|   -1.279| -36.261|-1698.353|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  default| out[116]                                           |
|  -1.279|   -1.279| -36.261|-1698.353|    96.82%|   0:00:00.0| 3099.5M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3099.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.1 real=0:00:07.0 mem=3099.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.279|  -36.261|
|reg2reg   |-0.656|-1662.093|
|HEPG      |-0.656|-1662.093|
|All Paths |-1.279|-1698.353|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.656ns TNS -1662.092ns; HEPG WNS -0.656ns TNS -1662.092ns; all paths WNS -1.279ns TNS -1698.352ns; Real time 0:19:29
** GigaOpt Optimizer WNS Slack -1.279 TNS Slack -1698.353 Density 96.82
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.279|  -36.261|
|reg2reg   |-0.656|-1662.093|
|HEPG      |-0.656|-1662.093|
|All Paths |-1.279|-1698.353|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:09.3 real=0:00:09.0 mem=3099.5M) ***

(I,S,L,T): WC_VIEW: 170.804, 76.2929, 3.54816, 250.645
*** SetupOpt [finish] : cpu/real = 0:00:18.9/0:00:18.9 (1.0), totSession cpu/real = 5:17:53.6/5:17:55.1 (1.0), mem = 3064.4M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:15:49, real = 0:15:49, mem = 2601.7M, totSessionCpu=5:17:56 **
**optDesign ... cpu = 0:15:49, real = 0:15:49, mem = 2599.7M, totSessionCpu=5:17:56 **
** Profile ** Start :  cpu=0:00:00.0, mem=3008.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=3008.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=3018.4M
** Profile ** DRVs :  cpu=0:00:01.5, mem=3018.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.279  | -0.656  | -1.279  |
|           TNS (ns):| -1698.4 | -1662.1 | -36.261 |
|    Violating Paths:|  4535   |  4485   |   50    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.961%
       (96.820% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3018.4M
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2602.33MB/4169.34MB/2860.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2602.33MB/4169.34MB/2860.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2602.33MB/4169.34MB/2860.93MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT)
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 10%
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 20%
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 30%
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 40%
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 50%
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 60%
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 70%
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 80%
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT): 90%

Finished Levelizing
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT)

Starting Activity Propagation
2022-Mar-14 17:01:42 (2022-Mar-15 00:01:42 GMT)
2022-Mar-14 17:01:43 (2022-Mar-15 00:01:43 GMT): 10%
2022-Mar-14 17:01:43 (2022-Mar-15 00:01:43 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:01:44 (2022-Mar-15 00:01:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2604.76MB/4169.34MB/2860.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 17:01:44 (2022-Mar-15 00:01:44 GMT)
 ... Calculating switching power
2022-Mar-14 17:01:45 (2022-Mar-15 00:01:45 GMT): 10%
2022-Mar-14 17:01:45 (2022-Mar-15 00:01:45 GMT): 20%
2022-Mar-14 17:01:45 (2022-Mar-15 00:01:45 GMT): 30%
2022-Mar-14 17:01:45 (2022-Mar-15 00:01:45 GMT): 40%
2022-Mar-14 17:01:45 (2022-Mar-15 00:01:45 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 17:01:46 (2022-Mar-15 00:01:46 GMT): 60%
2022-Mar-14 17:01:47 (2022-Mar-15 00:01:47 GMT): 70%
2022-Mar-14 17:01:49 (2022-Mar-15 00:01:49 GMT): 80%
2022-Mar-14 17:01:50 (2022-Mar-15 00:01:50 GMT): 90%

Finished Calculating power
2022-Mar-14 17:01:50 (2022-Mar-15 00:01:50 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2604.76MB/4169.34MB/2860.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2604.76MB/4169.34MB/2860.93MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2604.76MB/4169.34MB/2860.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2604.76MB/4169.34MB/2860.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 17:01:50 (2022-Mar-15 00:01:50 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      176.65127661 	   64.6083%
Total Switching Power:      93.09668186 	   34.0491%
Total Leakage Power:         3.67078650 	    1.3426%
Total Power:               273.41874446
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         100.2       6.458      0.7237       107.4       39.27
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.9945      0.9945      0.3637
Combinational                      69.34       69.84       1.904       141.1        51.6
Clock (Combinational)              7.136        16.8     0.04816       23.99       8.773
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              176.7        93.1       3.671       273.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      176.7        93.1       3.671       273.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.136        16.8     0.04816       23.99       8.773
-----------------------------------------------------------------------------------------
Total                              7.136        16.8     0.04816       23.99       8.773
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00397 (CKBD16):           0.1614
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1397 (FA1D4):        0.0002671
*                Total Cap:      4.84802e-10 F
*                Total instances in design: 96500
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 39410
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2655.06MB/4218.34MB/2860.93MB)


Phase 1 finished in (cpu = 0:00:08.3) (real = 0:00:08.0) **
Finished Timing Update in (cpu = 0:00:13.5) (real = 0:00:14.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 38 and inserted 0 insts
Checking setup slack degradation ...
*** Starting refinePlace (5:18:42 mem=3177.8M) ***
Total net bbox length = 1.413e+06 (7.244e+05 6.890e+05) (ext = 1.937e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3177.8MB
Summary Report:
Instances move: 0 (out of 56971 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.413e+06 (7.244e+05 6.890e+05) (ext = 1.937e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3177.8MB
*** Finished refinePlace (5:18:44 mem=3177.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3177.8M)


Density : 0.9676
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:18:45.6/5:18:47.0 (1.0), mem = 3177.8M
(I,S,L,T): WC_VIEW: 170.711, 76.2664, 3.54649, 250.524
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.270  TNS Slack -1632.604 Density 96.76
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    96.76%|        -|  -1.270|-1632.604|   0:00:00.0| 3177.8M|
|    96.76%|        0|  -1.270|-1632.604|   0:00:01.0| 3177.8M|
|    96.58%|      587|  -1.270|-1612.322|   0:00:35.0| 3174.8M|
|    96.57%|       36|  -1.270|-1612.203|   0:00:03.0| 3174.8M|
|    96.57%|        4|  -1.270|-1612.203|   0:00:01.0| 3174.8M|
|    96.56%|        6|  -1.270|-1612.204|   0:00:13.0| 3174.8M|
|    96.56%|        3|  -1.270|-1612.204|   0:00:14.0| 3174.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.270  TNS Slack -1612.205 Density 96.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:10) (real = 0:01:10) **
(I,S,L,T): WC_VIEW: 170.648, 74.7454, 3.54082, 248.934
*** PowerOpt [finish] : cpu/real = 0:01:10.5/0:01:10.4 (1.0), totSession cpu/real = 5:19:56.0/5:19:57.4 (1.0), mem = 3174.8M
*** Starting refinePlace (5:19:57 mem=3174.8M) ***
Total net bbox length = 1.383e+06 (7.203e+05 6.629e+05) (ext = 1.937e+05)
Move report: Detail placement moves 130 insts, mean move: 6.33 um, max move: 68.60 um
	Max move on inst (FILLER__8_4580): (219.20, 542.80) --> (215.40, 478.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3174.8MB
Summary Report:
Instances move: 73 (out of 56185 movable)
Instances flipped: 4
Mean displacement: 2.45 um
Max displacement: 8.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_20605_0) (411.8, 569.8) -> (407, 566.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.383e+06 (7.203e+05 6.630e+05) (ext = 1.937e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3174.8MB
*** Finished refinePlace (5:19:59 mem=3174.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3174.8M)


Density : 0.9656
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:05.0 mem=3174.8M) ***
Checking setup slack degradation ...
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:20:03.0/5:20:04.4 (1.0), mem = 3174.8M
(I,S,L,T): WC_VIEW: 170.648, 74.7454, 3.54082, 248.934
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.270|   -1.270|-1612.205|-1612.205|    96.56%|   0:00:00.0| 3184.3M|   WC_VIEW|  default| sum_out[23]                                        |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=3184.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3184.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 170.648, 74.7454, 3.54082, 248.934
*** SetupOpt [finish] : cpu/real = 0:00:09.7/0:00:09.7 (1.0), totSession cpu/real = 5:20:12.7/5:20:14.1 (1.0), mem = 3174.8M
Executing incremental physical updates
*** Starting refinePlace (5:20:14 mem=3174.8M) ***
Total net bbox length = 1.383e+06 (7.203e+05 6.630e+05) (ext = 1.937e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3174.8MB
Summary Report:
Instances move: 0 (out of 56185 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.383e+06 (7.203e+05 6.630e+05) (ext = 1.937e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3174.8MB
*** Finished refinePlace (5:20:16 mem=3174.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3174.8M)


Density : 0.9656
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=3174.8M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2740.59MB/4325.80MB/2860.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2740.59MB/4325.80MB/2860.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2740.59MB/4325.80MB/2860.93MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 17:03:59 (2022-Mar-15 00:03:59 GMT)
2022-Mar-14 17:03:59 (2022-Mar-15 00:03:59 GMT): 10%
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT): 20%
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT): 30%
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT): 40%
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT): 50%
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT): 60%
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT): 70%
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT): 80%
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT): 90%

Finished Levelizing
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT)

Starting Activity Propagation
2022-Mar-14 17:04:00 (2022-Mar-15 00:04:00 GMT)
2022-Mar-14 17:04:01 (2022-Mar-15 00:04:01 GMT): 10%
2022-Mar-14 17:04:01 (2022-Mar-15 00:04:01 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:04:02 (2022-Mar-15 00:04:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2740.80MB/4325.80MB/2860.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 17:04:02 (2022-Mar-15 00:04:02 GMT)
 ... Calculating switching power
2022-Mar-14 17:04:03 (2022-Mar-15 00:04:03 GMT): 10%
2022-Mar-14 17:04:03 (2022-Mar-15 00:04:03 GMT): 20%
2022-Mar-14 17:04:03 (2022-Mar-15 00:04:03 GMT): 30%
2022-Mar-14 17:04:03 (2022-Mar-15 00:04:03 GMT): 40%
2022-Mar-14 17:04:03 (2022-Mar-15 00:04:03 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 17:04:04 (2022-Mar-15 00:04:04 GMT): 60%
2022-Mar-14 17:04:05 (2022-Mar-15 00:04:05 GMT): 70%
2022-Mar-14 17:04:07 (2022-Mar-15 00:04:07 GMT): 80%
2022-Mar-14 17:04:08 (2022-Mar-15 00:04:08 GMT): 90%

Finished Calculating power
2022-Mar-14 17:04:09 (2022-Mar-15 00:04:09 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2740.81MB/4325.80MB/2860.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2740.81MB/4325.80MB/2860.93MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2740.81MB/4325.80MB/2860.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2740.81MB/4325.80MB/2860.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 17:04:09 (2022-Mar-15 00:04:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.83925969 	   64.8827%
Total Switching Power:      91.51573343 	   33.7682%
Total Leakage Power:         3.65621428 	    1.3491%
Total Power:               271.01120678
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         100.2       6.447      0.7237       107.4       39.61
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.9945      0.9945      0.3669
Combinational                      69.24       68.36       1.895       139.5       51.47
Clock (Combinational)              6.421       16.71     0.04304       23.18       8.552
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.8       91.52       3.656         271         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.8       91.52       3.656         271         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.421       16.71     0.04304       23.18       8.552
-----------------------------------------------------------------------------------------
Total                              6.421       16.71     0.04304       23.18       8.552
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00397 (CKBD16):           0.1614
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1397 (FA1D4):        0.0002671
*                Total Cap:      4.76713e-10 F
*                Total instances in design: 95714
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 39410
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2774.54MB/4325.80MB/2860.93MB)

** Power Reclaim End WNS Slack -1.270  TNS Slack -1612.205 
End: Power Optimization (cpu=0:02:17, real=0:02:18, mem=3014.71M, totSessionCpu=5:20:30).
**optDesign ... cpu = 0:18:23, real = 0:18:22, mem = 2605.7M, totSessionCpu=5:20:30 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=95714 and nets=60291 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2995.738M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3035.61 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3035.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 152  Num Prerouted Wires = 35766
[NR-eGR] Read numTotalNets=60070  numIgnoredNets=152
[NR-eGR] There are 118 clock nets ( 118 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59800 
[NR-eGR] Rule id: 1  Nets: 118 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 69 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.414000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 118 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.017720e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 59731 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.306118e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        36( 0.02%)        14( 0.01%)         6( 0.00%)         2( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         7( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        17( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               60( 0.01%)        14( 0.00%)         6( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.56 sec, Real: 1.56 sec, Curr Mem: 3054.86 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3052.86)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[145]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[152]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[158]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60120
End delay calculation. (MEM=3102.53 CPU=0:00:08.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3102.53 CPU=0:00:11.5 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:16.0 totSessionCpu=5:20:49 mem=3102.5M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2677.14MB/4253.54MB/2860.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2677.14MB/4253.54MB/2860.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2677.14MB/4253.54MB/2860.93MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 17:04:31 (2022-Mar-15 00:04:31 GMT)
2022-Mar-14 17:04:31 (2022-Mar-15 00:04:31 GMT): 10%
2022-Mar-14 17:04:31 (2022-Mar-15 00:04:31 GMT): 20%
2022-Mar-14 17:04:31 (2022-Mar-15 00:04:31 GMT): 30%
2022-Mar-14 17:04:31 (2022-Mar-15 00:04:31 GMT): 40%
2022-Mar-14 17:04:32 (2022-Mar-15 00:04:32 GMT): 50%
2022-Mar-14 17:04:32 (2022-Mar-15 00:04:32 GMT): 60%
2022-Mar-14 17:04:32 (2022-Mar-15 00:04:32 GMT): 70%
2022-Mar-14 17:04:32 (2022-Mar-15 00:04:32 GMT): 80%
2022-Mar-14 17:04:32 (2022-Mar-15 00:04:32 GMT): 90%

Finished Levelizing
2022-Mar-14 17:04:32 (2022-Mar-15 00:04:32 GMT)

Starting Activity Propagation
2022-Mar-14 17:04:32 (2022-Mar-15 00:04:32 GMT)
2022-Mar-14 17:04:33 (2022-Mar-15 00:04:33 GMT): 10%
2022-Mar-14 17:04:33 (2022-Mar-15 00:04:33 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:04:34 (2022-Mar-15 00:04:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2679.59MB/4253.54MB/2860.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 17:04:34 (2022-Mar-15 00:04:34 GMT)
 ... Calculating switching power
2022-Mar-14 17:04:34 (2022-Mar-15 00:04:34 GMT): 10%
2022-Mar-14 17:04:35 (2022-Mar-15 00:04:35 GMT): 20%
2022-Mar-14 17:04:35 (2022-Mar-15 00:04:35 GMT): 30%
2022-Mar-14 17:04:35 (2022-Mar-15 00:04:35 GMT): 40%
2022-Mar-14 17:04:35 (2022-Mar-15 00:04:35 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 17:04:36 (2022-Mar-15 00:04:36 GMT): 60%
2022-Mar-14 17:04:37 (2022-Mar-15 00:04:37 GMT): 70%
2022-Mar-14 17:04:39 (2022-Mar-15 00:04:39 GMT): 80%
2022-Mar-14 17:04:40 (2022-Mar-15 00:04:40 GMT): 90%

Finished Calculating power
2022-Mar-14 17:04:41 (2022-Mar-15 00:04:41 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2679.59MB/4253.54MB/2860.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2679.59MB/4253.54MB/2860.93MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2679.59MB/4253.54MB/2860.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2679.59MB/4253.54MB/2860.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 17:04:41 (2022-Mar-15 00:04:41 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.83931699 	   64.8827%
Total Switching Power:      91.51573343 	   33.7682%
Total Leakage Power:         3.65621428 	    1.3491%
Total Power:               271.01126408
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         100.2       6.447      0.7237       107.4       39.61
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.9945      0.9945      0.3669
Combinational                      69.24       68.36       1.895       139.5       51.47
Clock (Combinational)              6.421       16.71     0.04304       23.18       8.552
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.8       91.52       3.656         271         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.8       91.52       3.656         271         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.421       16.71     0.04304       23.18       8.552
-----------------------------------------------------------------------------------------
Total                              6.421       16.71     0.04304       23.18       8.552
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2701.91MB/4281.54MB/2860.93MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 0:18:54, real = 0:18:53, mem = 2601.8M, totSessionCpu=5:21:01 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:18:54, real = 0:18:53, mem = 2596.7M, totSessionCpu=5:21:01 **
** Profile ** Start :  cpu=0:00:00.0, mem=3016.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=3016.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3026.5M
** Profile ** Total reports :  cpu=0:00:00.6, mem=3016.5M
** Profile ** DRVs :  cpu=0:00:03.1, mem=3014.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.269  | -0.641  | -1.269  |
|           TNS (ns):| -1611.3 | -1575.4 | -35.908 |
|    Violating Paths:|  4518   |  4468   |   50    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.705%
       (96.564% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3014.5M
**optDesign ... cpu = 0:18:59, real = 0:18:59, mem = 2584.3M, totSessionCpu=5:21:06 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          6  The version of the capacitance table fil...
WARNING   IMPESI-3014        126  The RC network is incomplete for net %s....
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      795  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 1268 warning(s), 0 error(s)

#% End ccopt_design (date=03/14 17:04:48, total cpu=0:22:44, real=0:22:43, peak res=2862.5M, current mem=2505.1M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2460.1M, totSessionCpu=5:21:07 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	sum_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2022-Mar-14 17:04:57 (2022-Mar-15 00:04:57 GMT)
2022-Mar-14 17:04:58 (2022-Mar-15 00:04:58 GMT): 10%
2022-Mar-14 17:04:58 (2022-Mar-15 00:04:58 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:04:59 (2022-Mar-15 00:04:59 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 2522.7M, totSessionCpu=5:21:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2961.8M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=5:21:26 mem=2966.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=9.51172)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[112]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[145]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60120
End delay calculation. (MEM=0 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:00:33.8 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:18.6 real=0:00:19.0 totSessionCpu=0:00:35.6 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=0.0M
Done building hold timer [177982 node(s), 293596 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.1 real=0:00:26.0 totSessionCpu=0:00:43.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:26.3/0:00:26.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2985.51)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[145]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[152]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[158]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60120
End delay calculation. (MEM=3044.72 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=3044.72 CPU=0:00:11.5 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=5:22:08 mem=3044.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:41.7 real=0:00:43.0 totSessionCpu=5:22:08 mem=3044.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3044.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3044.7M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=3052.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3052.7M
** Profile ** DRVs :  cpu=0:00:01.5, mem=3052.7M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.269  | -0.641  | -1.269  |
|           TNS (ns):| -1611.3 | -1575.4 | -35.908 |
|    Violating Paths:|  4518   |  4468   |   50    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.435  | -0.301  | -0.435  |
|           TNS (ns):| -1404.4 | -79.269 | -1359.7 |
|    Violating Paths:|  9967   |  1095   |  9404   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.705%
       (96.564% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:08, mem = 2617.2M, totSessionCpu=5:22:13 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:22:13.4/5:22:16.8 (1.0), mem = 3028.7M
(I,S,L,T): WC_VIEW: 170.69, 74.8033, 3.54084, 249.034
*info: Run optDesign holdfix with 1 thread.
Info: 152 nets with fixed/cover wires excluded.
Info: 270 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:52.8 real=0:00:54.0 totSessionCpu=5:22:19 mem=3180.6M density=96.564% ***
** Profile ** Start :  cpu=0:00:00.0, mem=3180.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=3180.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=3180.6M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4353
      TNS :   -1404.4088
      #VP :         9967
  Density :      96.564%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:56.3 real=0:00:58.0 totSessionCpu=5:22:22 mem=3180.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4353
      TNS :   -1404.4088
      #VP :         9967
  Density :      96.564%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:56.7 real=0:00:58.0 totSessionCpu=5:22:23 mem=3180.6M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=3180.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=3180.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3180.6M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 14756 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:58.5 real=0:01:00.0 totSessionCpu=5:22:25 mem=3251.4M density=96.564% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:58.5 real=0:01:00.0 totSessionCpu=5:22:25 mem=3251.4M density=96.564%) ***
(I,S,L,T): WC_VIEW: 170.69, 74.8033, 3.54084, 249.034
*** HoldOpt [finish] : cpu/real = 0:00:11.5/0:00:11.4 (1.0), totSession cpu/real = 5:22:24.9/5:22:28.2 (1.0), mem = 3232.4M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3093.36 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3133.24 MB )
[NR-eGR] Read 4568 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3133.24 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4568
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 152  Num Prerouted Wires = 35766
[NR-eGR] Read numTotalNets=60070  numIgnoredNets=152
[NR-eGR] There are 118 clock nets ( 118 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59800 
[NR-eGR] Rule id: 1  Nets: 118 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 69 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.414000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 118 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.017720e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 59731 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.306118e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        36( 0.02%)        14( 0.01%)         6( 0.00%)         2( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         7( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        17( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               60( 0.01%)        14( 0.00%)         6( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.65 sec, Real: 1.64 sec, Curr Mem: 3152.48 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 2654.5M, totSessionCpu=5:22:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=3085.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=3085.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[112]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[145]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60120
End delay calculation. (MEM=0 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:14.0 totSessionCpu=0:00:58.4 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:14.3, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:17.6/0:00:17.6 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:18.0, mem=3095.5M
** Profile ** Total reports :  cpu=0:00:00.6, mem=3087.5M
** Profile ** DRVs :  cpu=0:00:03.1, mem=3085.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.269  | -0.641  | -1.269  |
|           TNS (ns):| -1611.3 | -1575.4 | -35.908 |
|    Violating Paths:|  4518   |  4468   |   50    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.435  | -0.301  | -0.435  |
|           TNS (ns):| -1404.4 | -79.269 | -1359.7 |
|    Violating Paths:|  9967   |  1095   |  9404   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.705%
       (96.564% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3085.5M
**optDesign ... cpu = 0:01:43, real = 0:01:45, mem = 2631.4M, totSessionCpu=5:22:50 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/14 17:06:35, mem=2562.7M)
% Begin Save ccopt configuration ... (date=03/14 17:06:35, mem=2562.7M)
% End Save ccopt configuration ... (date=03/14 17:06:35, total cpu=0:00:00.5, real=0:00:00.0, peak res=2563.0M, current mem=2563.0M)
% Begin Save netlist data ... (date=03/14 17:06:35, mem=2563.0M)
Writing Binary DB to cts.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 17:06:36, total cpu=0:00:00.2, real=0:00:01.0, peak res=2563.0M, current mem=2563.0M)
Saving congestion map file cts.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 17:06:36, mem=2564.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 17:06:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2564.2M, current mem=2564.2M)
Saving scheduling_file.cts.31669 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 17:06:37, mem=2564.2M)
% End Save clock tree data ... (date=03/14 17:06:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=2564.2M, current mem=2564.2M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 17:06:37, mem=2564.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 17:06:38, total cpu=0:00:00.2, real=0:00:01.0, peak res=2564.3M, current mem=2564.3M)
Saving PG file cts.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3018.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/14 17:06:38, mem=2564.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 17:06:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=2564.3M, current mem=2564.3M)
% Begin Save routing data ... (date=03/14 17:06:38, mem=2564.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3018.4M) ***
% End Save routing data ... (date=03/14 17:06:39, total cpu=0:00:00.6, real=0:00:01.0, peak res=2564.6M, current mem=2564.6M)
Saving property file cts.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3021.4M) ***
#Saving pin access data to file cts.enc.dat.tmp/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/14 17:06:40, mem=2560.9M)
% End Save power constraints data ... (date=03/14 17:06:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=2560.9M, current mem=2560.9M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/14 17:06:42, total cpu=0:00:05.8, real=0:00:07.0, peak res=2564.6M, current mem=2561.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/14 17:06:42, mem=2561.3M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2561.29 (MB), peak = 2918.76 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3020.4M, init mem=3025.6M)
*info: Placed = 95714          (Fixed = 119)
*info: Unplaced = 0           
Placement Density:96.56%(441665/457380)
Placement Density (including fixed std cells):96.56%(441665/457380)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3020.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (152) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3020.4M) ***
#Start route 270 clock and analog nets...
% Begin globalDetailRoute (date=03/14 17:06:43, mem=2547.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 14 17:06:43 2022
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[23] of net sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[22] of net sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[21] of net sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[20] of net sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[19] of net sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[18] of net sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[17] of net sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[16] of net sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[15] of net sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[14] of net sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[13] of net sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[12] of net sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[11] of net sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[10] of net sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[9] of net sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[8] of net sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[7] of net sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[6] of net sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[5] of net sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[4] of net sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=60021
#need_extraction net=60021 (total=60291)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 17:06:46 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 60289 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2608.98 (MB), peak = 2918.76 (MB)
#Merging special wires: starts on Mon Mar 14 17:06:55 2022 with memory = 2609.80 (MB), peak = 2918.76 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB
#
#Finished routing data preparation on Mon Mar 14 17:06:55 2022
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 16.78 (MB)
#Total memory = 2609.94 (MB)
#Peak memory = 2918.76 (MB)
#
#
#Start global routing on Mon Mar 14 17:06:55 2022
#
#
#Start global routing initialization on Mon Mar 14 17:06:55 2022
#
#Number of eco nets is 144
#
#Start global routing data preparation on Mon Mar 14 17:06:55 2022
#
#Start routing resource analysis on Mon Mar 14 17:06:55 2022
#
#Routing resource analysis is done on Mon Mar 14 17:06:56 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3394          80       54056    93.84%
#  M2             V        3404          84       54056     0.86%
#  M3             H        3474           0       54056     0.01%
#  M4             V        3424          64       54056     0.00%
#  M5             H        3474           0       54056     0.00%
#  M6             V        3488           0       54056     0.00%
#  M7             H         868           0       54056     0.00%
#  M8             V         872           0       54056     0.00%
#  --------------------------------------------------------------
#  Total                  22399       0.81%      432448    11.84%
#
#  270 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 17:06:56 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2620.70 (MB), peak = 2918.76 (MB)
#
#
#Global routing initialization is done on Mon Mar 14 17:06:56 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2623.04 (MB), peak = 2918.76 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2717.17 (MB), peak = 2918.76 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2718.09 (MB), peak = 2918.76 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2718.77 (MB), peak = 2918.76 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2725.70 (MB), peak = 2918.76 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 221 (skipped).
#Total number of nets with skipped attribute = 59800 (skipped).
#Total number of routable nets = 270.
#Total number of nets in the design = 60291.
#
#262 routable nets have only global wires.
#8 routable nets have only detail routed wires.
#59800 skipped nets have only detail routed wires.
#262 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                262               0  
#------------------------------------------------
#        Total                262               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                270           69                69           59731  
#-------------------------------------------------------------------------------
#        Total                270           69                69           59731  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 58097 um.
#Total half perimeter of net bounding box = 19139 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 390 um.
#Total wire length on LAYER M3 = 34433 um.
#Total wire length on LAYER M4 = 21721 um.
#Total wire length on LAYER M5 = 1514 um.
#Total wire length on LAYER M6 = 38 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31240
#Total number of multi-cut vias = 111 (  0.4%)
#Total number of single cut vias = 31129 ( 99.6%)
#Up-Via Summary (total 31240):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11533 ( 99.0%)       111 (  1.0%)      11644
# M2             10471 (100.0%)         0 (  0.0%)      10471
# M3              8919 (100.0%)         0 (  0.0%)       8919
# M4               195 (100.0%)         0 (  0.0%)        195
# M5                11 (100.0%)         0 (  0.0%)         11
#-----------------------------------------------------------
#                31129 ( 99.6%)       111 (  0.4%)      31240 
#
#Total number of involved priority nets 262
#Maximum src to sink distance for priority net 412.9
#Average of max src_to_sink distance for priority net 56.9
#Average of ave src_to_sink distance for priority net 33.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 116.70 (MB)
#Total memory = 2726.64 (MB)
#Peak memory = 2918.76 (MB)
#
#Finished global routing on Mon Mar 14 17:07:02 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2639.67 (MB), peak = 2918.76 (MB)
#Start Track Assignment.
#Done with 4748 horizontal wires in 2 hboxes and 877 vertical wires in 2 hboxes.
#Done with 32 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 68663 um.
#Total half perimeter of net bounding box = 19139 um.
#Total wire length on LAYER M1 = 3028 um.
#Total wire length on LAYER M2 = 428 um.
#Total wire length on LAYER M3 = 41055 um.
#Total wire length on LAYER M4 = 22592 um.
#Total wire length on LAYER M5 = 1521 um.
#Total wire length on LAYER M6 = 38 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31240
#Total number of multi-cut vias = 111 (  0.4%)
#Total number of single cut vias = 31129 ( 99.6%)
#Up-Via Summary (total 31240):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11533 ( 99.0%)       111 (  1.0%)      11644
# M2             10471 (100.0%)         0 (  0.0%)      10471
# M3              8919 (100.0%)         0 (  0.0%)       8919
# M4               195 (100.0%)         0 (  0.0%)        195
# M5                11 (100.0%)         0 (  0.0%)         11
#-----------------------------------------------------------
#                31129 ( 99.6%)       111 (  0.4%)      31240 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2657.74 (MB), peak = 2918.76 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 64.78 (MB)
#Total memory = 2657.94 (MB)
#Peak memory = 2918.76 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.5% of the total area was rechecked for DRC, and 53.6% required routing.
#   number of violations = 0
#95597 out of 95714 instances (99.9%) need to be verified(marked ipoed), dirty area = 107.5%.
#   number of violations = 0
#cpu time = 00:02:00, elapsed time = 00:02:00, memory = 2682.16 (MB), peak = 2918.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 59097 um.
#Total half perimeter of net bounding box = 19139 um.
#Total wire length on LAYER M1 = 39 um.
#Total wire length on LAYER M2 = 11995 um.
#Total wire length on LAYER M3 = 29483 um.
#Total wire length on LAYER M4 = 16681 um.
#Total wire length on LAYER M5 = 900 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27786
#Total number of multi-cut vias = 203 (  0.7%)
#Total number of single cut vias = 27583 ( 99.3%)
#Up-Via Summary (total 27786):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12101 ( 98.4%)       203 (  1.6%)      12304
# M2             10157 (100.0%)         0 (  0.0%)      10157
# M3              5251 (100.0%)         0 (  0.0%)       5251
# M4                74 (100.0%)         0 (  0.0%)         74
#-----------------------------------------------------------
#                27583 ( 99.3%)       203 (  0.7%)      27786 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:01
#Elapsed time = 00:02:01
#Increased memory = -23.88 (MB)
#Total memory = 2634.06 (MB)
#Peak memory = 2918.76 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2635.88 (MB), peak = 2918.76 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 59097 um.
#Total half perimeter of net bounding box = 19139 um.
#Total wire length on LAYER M1 = 39 um.
#Total wire length on LAYER M2 = 11995 um.
#Total wire length on LAYER M3 = 29483 um.
#Total wire length on LAYER M4 = 16681 um.
#Total wire length on LAYER M5 = 900 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27786
#Total number of multi-cut vias = 203 (  0.7%)
#Total number of single cut vias = 27583 ( 99.3%)
#Up-Via Summary (total 27786):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12101 ( 98.4%)       203 (  1.6%)      12304
# M2             10157 (100.0%)         0 (  0.0%)      10157
# M3              5251 (100.0%)         0 (  0.0%)       5251
# M4                74 (100.0%)         0 (  0.0%)         74
#-----------------------------------------------------------
#                27583 ( 99.3%)       203 (  0.7%)      27786 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 59097 um.
#Total half perimeter of net bounding box = 19139 um.
#Total wire length on LAYER M1 = 39 um.
#Total wire length on LAYER M2 = 11995 um.
#Total wire length on LAYER M3 = 29483 um.
#Total wire length on LAYER M4 = 16681 um.
#Total wire length on LAYER M5 = 900 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27786
#Total number of multi-cut vias = 203 (  0.7%)
#Total number of single cut vias = 27583 ( 99.3%)
#Up-Via Summary (total 27786):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12101 ( 98.4%)       203 (  1.6%)      12304
# M2             10157 (100.0%)         0 (  0.0%)      10157
# M3              5251 (100.0%)         0 (  0.0%)       5251
# M4                74 (100.0%)         0 (  0.0%)         74
#-----------------------------------------------------------
#                27583 ( 99.3%)       203 (  0.7%)      27786 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:02:03
#Elapsed time = 00:02:03
#Increased memory = -21.79 (MB)
#Total memory = 2636.14 (MB)
#Peak memory = 2918.76 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:25
#Elapsed time = 00:02:25
#Increased memory = 20.71 (MB)
#Total memory = 2568.22 (MB)
#Peak memory = 2918.76 (MB)
#Number of warnings = 22
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 17:09:08 2022
#
% End globalDetailRoute (date=03/14 17:09:08, total cpu=0:02:25, real=0:02:25, peak res=2703.3M, current mem=2532.1M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/14 17:09:08, mem=2532.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 14 17:09:08 2022
#
#Generating timing data, please wait...
#60098 total nets, 270 already routed, 270 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[145]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[150]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[151]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[155]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[152]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[154]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[158]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[94]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[63]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[75]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[43]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60120
End delay calculation. (MEM=3107.88 CPU=0:00:08.2 REAL=0:00:08.0)
#Generating timing data took: cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2583.19 (MB), peak = 2918.76 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[23] of net sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[22] of net sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[21] of net sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[20] of net sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[19] of net sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[18] of net sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[17] of net sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[16] of net sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[15] of net sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[14] of net sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[13] of net sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[12] of net sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[11] of net sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[10] of net sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[9] of net sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[8] of net sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[7] of net sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[6] of net sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[5] of net sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[4] of net sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=60291)
#Start reading timing information from file .timing_file_31669.tif.gz ...
#Read in timing information for 331 ports, 56304 instances from timing file .timing_file_31669.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Mon Mar 14 17:09:35 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 60289 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2591.69 (MB), peak = 2918.76 (MB)
#Merging special wires: starts on Mon Mar 14 17:09:37 2022 with memory = 2592.47 (MB), peak = 2918.76 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB
#
#Finished routing data preparation on Mon Mar 14 17:09:38 2022
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 14.10 (MB)
#Total memory = 2592.61 (MB)
#Peak memory = 2918.76 (MB)
#
#
#Start global routing on Mon Mar 14 17:09:38 2022
#
#
#Start global routing initialization on Mon Mar 14 17:09:38 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Mar 14 17:09:38 2022
#
#Start routing resource analysis on Mon Mar 14 17:09:38 2022
#
#Routing resource analysis is done on Mon Mar 14 17:09:39 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3394          80       54056    93.84%
#  M2             V        3404          84       54056     0.86%
#  M3             H        3474           0       54056     0.01%
#  M4             V        3424          64       54056     0.00%
#  M5             H        3474           0       54056     0.00%
#  M6             V        3488           0       54056     0.00%
#  M7             H         868           0       54056     0.00%
#  M8             V         872           0       54056     0.00%
#  --------------------------------------------------------------
#  Total                  22399       0.81%      432448    11.84%
#
#  270 nets (0.45%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 17:09:39 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2603.07 (MB), peak = 2918.76 (MB)
#
#
#Global routing initialization is done on Mon Mar 14 17:09:39 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2605.41 (MB), peak = 2918.76 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2644.51 (MB), peak = 2918.76 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2721.52 (MB), peak = 2918.76 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2721.55 (MB), peak = 2918.76 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2732.16 (MB), peak = 2918.76 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 221 (skipped).
#Total number of routable nets = 60070.
#Total number of nets in the design = 60291.
#
#59800 routable nets have only global wires.
#270 routable nets have only detail routed wires.
#69 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#270 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           69                69           59731  
#------------------------------------------------------------
#        Total           69                69           59731  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                270           69                69           59731  
#-------------------------------------------------------------------------------
#        Total                270           69                69           59731  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2            3(0.01%)      5(0.01%)      5(0.01%)      1(0.00%)   (0.03%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      3(0.00%)      5(0.00%)      5(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 1331732 um.
#Total half perimeter of net bounding box = 1266895 um.
#Total wire length on LAYER M1 = 39 um.
#Total wire length on LAYER M2 = 359455 um.
#Total wire length on LAYER M3 = 482619 um.
#Total wire length on LAYER M4 = 254404 um.
#Total wire length on LAYER M5 = 199434 um.
#Total wire length on LAYER M6 = 24633 um.
#Total wire length on LAYER M7 = 6759 um.
#Total wire length on LAYER M8 = 4389 um.
#Total number of vias = 386359
#Total number of multi-cut vias = 203 (  0.1%)
#Total number of single cut vias = 386156 ( 99.9%)
#Up-Via Summary (total 386359):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            200153 ( 99.9%)       203 (  0.1%)     200356
# M2            141717 (100.0%)         0 (  0.0%)     141717
# M3             30315 (100.0%)         0 (  0.0%)      30315
# M4             10118 (100.0%)         0 (  0.0%)      10118
# M5              2150 (100.0%)         0 (  0.0%)       2150
# M6               994 (100.0%)         0 (  0.0%)        994
# M7               709 (100.0%)         0 (  0.0%)        709
#-----------------------------------------------------------
#               386156 ( 99.9%)       203 (  0.1%)     386359 
#
#Max overcon = 4 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 140.51 (MB)
#Total memory = 2733.14 (MB)
#Peak memory = 2918.76 (MB)
#
#Finished global routing on Mon Mar 14 17:10:06 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2647.07 (MB), peak = 2918.76 (MB)
#Start Track Assignment.
#Done with 91635 horizontal wires in 2 hboxes and 91743 vertical wires in 2 hboxes.
#Done with 20778 horizontal wires in 2 hboxes and 18623 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2        347406.62 	  0.04%  	  0.00% 	  0.01%
# M3        450954.82 	  0.06%  	  0.00% 	  0.00%
# M4        237574.61 	  0.01%  	  0.00% 	  0.00%
# M5        198627.21 	  0.01%  	  0.00% 	  0.00%
# M6         24658.50 	  0.00%  	  0.00% 	  0.00%
# M7          6977.40 	  0.00%  	  0.00% 	  0.00%
# M8          4554.80 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1270753.96  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 1389730 um.
#Total half perimeter of net bounding box = 1266895 um.
#Total wire length on LAYER M1 = 39249 um.
#Total wire length on LAYER M2 = 358726 um.
#Total wire length on LAYER M3 = 499345 um.
#Total wire length on LAYER M4 = 255624 um.
#Total wire length on LAYER M5 = 200714 um.
#Total wire length on LAYER M6 = 24792 um.
#Total wire length on LAYER M7 = 6833 um.
#Total wire length on LAYER M8 = 4447 um.
#Total number of vias = 386359
#Total number of multi-cut vias = 203 (  0.1%)
#Total number of single cut vias = 386156 ( 99.9%)
#Up-Via Summary (total 386359):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            200153 ( 99.9%)       203 (  0.1%)     200356
# M2            141717 (100.0%)         0 (  0.0%)     141717
# M3             30315 (100.0%)         0 (  0.0%)      30315
# M4             10118 (100.0%)         0 (  0.0%)      10118
# M5              2150 (100.0%)         0 (  0.0%)       2150
# M6               994 (100.0%)         0 (  0.0%)        994
# M7               709 (100.0%)         0 (  0.0%)        709
#-----------------------------------------------------------
#               386156 ( 99.9%)       203 (  0.1%)     386359 
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2690.48 (MB), peak = 2918.76 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	464       350       814       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = 113.42 (MB)
#Total memory = 2691.94 (MB)
#Peak memory = 2918.76 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 642
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            0        5        0        0       62        0       67
#	M2           50       28      481        0        1       14      574
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        1        0        0        1
#	Totals       50       33      481        1       63       14      642
#cpu time = 00:07:52, elapsed time = 00:07:51, memory = 2728.54 (MB), peak = 2918.76 (MB)
#start 1st optimization iteration ...
#   number of violations = 575
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            5        3        0        1        0        0        9
#	M2          104       49      351       30        1       31      566
#	Totals      109       52      351       31        1       31      575
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 2736.10 (MB), peak = 2918.76 (MB)
#start 2nd optimization iteration ...
#   number of violations = 600
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            2        1        0        0        0        3
#	M2          133       23      340       63       38      597
#	Totals      135       24      340       63       38      600
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 2743.81 (MB), peak = 2918.76 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 2760.40 (MB), peak = 2918.76 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2759.27 (MB), peak = 2918.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 1416617 um.
#Total half perimeter of net bounding box = 1266895 um.
#Total wire length on LAYER M1 = 3310 um.
#Total wire length on LAYER M2 = 366363 um.
#Total wire length on LAYER M3 = 493345 um.
#Total wire length on LAYER M4 = 312704 um.
#Total wire length on LAYER M5 = 202224 um.
#Total wire length on LAYER M6 = 29992 um.
#Total wire length on LAYER M7 = 5381 um.
#Total wire length on LAYER M8 = 3298 um.
#Total number of vias = 441927
#Total number of multi-cut vias = 1923 (  0.4%)
#Total number of single cut vias = 440004 ( 99.6%)
#Up-Via Summary (total 441927):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            203903 ( 99.2%)      1595 (  0.8%)     205498
# M2            173898 (100.0%)         0 (  0.0%)     173898
# M3             47873 (100.0%)         0 (  0.0%)      47873
# M4             11845 (100.0%)         0 (  0.0%)      11845
# M5              1842 ( 84.9%)       328 ( 15.1%)       2170
# M6               410 (100.0%)         0 (  0.0%)        410
# M7               233 (100.0%)         0 (  0.0%)        233
#-----------------------------------------------------------
#               440004 ( 99.6%)      1923 (  0.4%)     441927 
#
#Total number of DRC violations = 0
#Cpu time = 00:09:13
#Elapsed time = 00:09:13
#Increased memory = -27.95 (MB)
#Total memory = 2664.08 (MB)
#Peak memory = 2918.76 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2666.14 (MB), peak = 2918.76 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 1416617 um.
#Total half perimeter of net bounding box = 1266895 um.
#Total wire length on LAYER M1 = 3310 um.
#Total wire length on LAYER M2 = 366363 um.
#Total wire length on LAYER M3 = 493345 um.
#Total wire length on LAYER M4 = 312704 um.
#Total wire length on LAYER M5 = 202224 um.
#Total wire length on LAYER M6 = 29992 um.
#Total wire length on LAYER M7 = 5381 um.
#Total wire length on LAYER M8 = 3298 um.
#Total number of vias = 441927
#Total number of multi-cut vias = 1923 (  0.4%)
#Total number of single cut vias = 440004 ( 99.6%)
#Up-Via Summary (total 441927):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            203903 ( 99.2%)      1595 (  0.8%)     205498
# M2            173898 (100.0%)         0 (  0.0%)     173898
# M3             47873 (100.0%)         0 (  0.0%)      47873
# M4             11845 (100.0%)         0 (  0.0%)      11845
# M5              1842 ( 84.9%)       328 ( 15.1%)       2170
# M6               410 (100.0%)         0 (  0.0%)        410
# M7               233 (100.0%)         0 (  0.0%)        233
#-----------------------------------------------------------
#               440004 ( 99.6%)      1923 (  0.4%)     441927 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 1416617 um.
#Total half perimeter of net bounding box = 1266895 um.
#Total wire length on LAYER M1 = 3310 um.
#Total wire length on LAYER M2 = 366363 um.
#Total wire length on LAYER M3 = 493345 um.
#Total wire length on LAYER M4 = 312704 um.
#Total wire length on LAYER M5 = 202224 um.
#Total wire length on LAYER M6 = 29992 um.
#Total wire length on LAYER M7 = 5381 um.
#Total wire length on LAYER M8 = 3298 um.
#Total number of vias = 441927
#Total number of multi-cut vias = 1923 (  0.4%)
#Total number of single cut vias = 440004 ( 99.6%)
#Up-Via Summary (total 441927):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            203903 ( 99.2%)      1595 (  0.8%)     205498
# M2            173898 (100.0%)         0 (  0.0%)     173898
# M3             47873 (100.0%)         0 (  0.0%)      47873
# M4             11845 (100.0%)         0 (  0.0%)      11845
# M5              1842 ( 84.9%)       328 ( 15.1%)       2170
# M6               410 (100.0%)         0 (  0.0%)        410
# M7               233 (100.0%)         0 (  0.0%)        233
#-----------------------------------------------------------
#               440004 ( 99.6%)      1923 (  0.4%)     441927 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#76.78% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 2692.78 (MB), peak = 2918.76 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 1416617 um.
#Total half perimeter of net bounding box = 1266895 um.
#Total wire length on LAYER M1 = 3310 um.
#Total wire length on LAYER M2 = 366363 um.
#Total wire length on LAYER M3 = 493345 um.
#Total wire length on LAYER M4 = 312704 um.
#Total wire length on LAYER M5 = 202224 um.
#Total wire length on LAYER M6 = 29992 um.
#Total wire length on LAYER M7 = 5381 um.
#Total wire length on LAYER M8 = 3298 um.
#Total number of vias = 441927
#Total number of multi-cut vias = 295700 ( 66.9%)
#Total number of single cut vias = 146227 ( 33.1%)
#Up-Via Summary (total 441927):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            143098 ( 69.6%)     62400 ( 30.4%)     205498
# M2              2807 (  1.6%)    171091 ( 98.4%)     173898
# M3               288 (  0.6%)     47585 ( 99.4%)      47873
# M4                27 (  0.2%)     11818 ( 99.8%)      11845
# M5                 0 (  0.0%)      2170 (100.0%)       2170
# M6                 5 (  1.2%)       405 ( 98.8%)        410
# M7                 2 (  0.9%)       231 ( 99.1%)        233
#-----------------------------------------------------------
#               146227 ( 33.1%)    295700 ( 66.9%)     441927 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 2731.34 (MB), peak = 2918.76 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 14 17:21:31 2022
#
#
#Start Post Route Wire Spread.
#Done with 18039 horizontal wires in 4 hboxes and 16428 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 1429504 um.
#Total half perimeter of net bounding box = 1266895 um.
#Total wire length on LAYER M1 = 3313 um.
#Total wire length on LAYER M2 = 368500 um.
#Total wire length on LAYER M3 = 498465 um.
#Total wire length on LAYER M4 = 316710 um.
#Total wire length on LAYER M5 = 203663 um.
#Total wire length on LAYER M6 = 30128 um.
#Total wire length on LAYER M7 = 5418 um.
#Total wire length on LAYER M8 = 3307 um.
#Total number of vias = 441927
#Total number of multi-cut vias = 295700 ( 66.9%)
#Total number of single cut vias = 146227 ( 33.1%)
#Up-Via Summary (total 441927):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            143098 ( 69.6%)     62400 ( 30.4%)     205498
# M2              2807 (  1.6%)    171091 ( 98.4%)     173898
# M3               288 (  0.6%)     47585 ( 99.4%)      47873
# M4                27 (  0.2%)     11818 ( 99.8%)      11845
# M5                 0 (  0.0%)      2170 (100.0%)       2170
# M6                 5 (  1.2%)       405 ( 98.8%)        410
# M7                 2 (  0.9%)       231 ( 99.1%)        233
#-----------------------------------------------------------
#               146227 ( 33.1%)    295700 ( 66.9%)     441927 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 2826.24 (MB), peak = 2918.76 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:56, elapsed time = 00:00:56, memory = 2704.22 (MB), peak = 2918.76 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 270
#Total wire length = 1429504 um.
#Total half perimeter of net bounding box = 1266895 um.
#Total wire length on LAYER M1 = 3313 um.
#Total wire length on LAYER M2 = 368500 um.
#Total wire length on LAYER M3 = 498465 um.
#Total wire length on LAYER M4 = 316710 um.
#Total wire length on LAYER M5 = 203663 um.
#Total wire length on LAYER M6 = 30128 um.
#Total wire length on LAYER M7 = 5418 um.
#Total wire length on LAYER M8 = 3307 um.
#Total number of vias = 441927
#Total number of multi-cut vias = 295700 ( 66.9%)
#Total number of single cut vias = 146227 ( 33.1%)
#Up-Via Summary (total 441927):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            143098 ( 69.6%)     62400 ( 30.4%)     205498
# M2              2807 (  1.6%)    171091 ( 98.4%)     173898
# M3               288 (  0.6%)     47585 ( 99.4%)      47873
# M4                27 (  0.2%)     11818 ( 99.8%)      11845
# M5                 0 (  0.0%)      2170 (100.0%)       2170
# M6                 5 (  1.2%)       405 ( 98.8%)        410
# M7                 2 (  0.9%)       231 ( 99.1%)        233
#-----------------------------------------------------------
#               146227 ( 33.1%)    295700 ( 66.9%)     441927 
#
#detailRoute Statistics:
#Cpu time = 00:12:00
#Elapsed time = 00:11:59
#Increased memory = 4.92 (MB)
#Total memory = 2696.96 (MB)
#Peak memory = 2918.76 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:13:22
#Elapsed time = 00:13:21
#Increased memory = 53.71 (MB)
#Total memory = 2585.76 (MB)
#Peak memory = 2918.76 (MB)
#Number of warnings = 22
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 17:22:29 2022
#
% End globalDetailRoute (date=03/14 17:22:29, total cpu=0:13:22, real=0:13:21, peak res=2831.4M, current mem=2583.1M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:15:48, elapsed time = 00:15:47, memory = 2538.65 (MB), peak = 2918.76 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPESI-3014         17  The RC network is incomplete for net %s....
*** Message Summary: 18 warning(s), 0 error(s)

#% End routeDesign (date=03/14 17:22:30, total cpu=0:15:49, real=0:15:48, peak res=2831.4M, current mem=2538.6M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=95714 and nets=60291 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3106.3M)
Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 3190.5M)
Extracted 20.0002% (CPU Time= 0:00:02.8  MEM= 3190.5M)
Extracted 30.0003% (CPU Time= 0:00:03.4  MEM= 3190.5M)
Extracted 40.0002% (CPU Time= 0:00:04.2  MEM= 3194.5M)
Extracted 50.0003% (CPU Time= 0:00:05.2  MEM= 3194.5M)
Extracted 60.0002% (CPU Time= 0:00:07.8  MEM= 3194.5M)
Extracted 70.0002% (CPU Time= 0:00:08.5  MEM= 3194.5M)
Extracted 80.0003% (CPU Time= 0:00:09.1  MEM= 3194.5M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 3194.5M)
Extracted 100% (CPU Time= 0:00:12.2  MEM= 3194.5M)
Number of Extracted Resistors     : 1166592
Number of Extracted Ground Cap.   : 1154120
Number of Extracted Coupling Cap. : 2149712
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3154.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.8  Real Time: 0:00:15.0  MEM: 3154.488M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2531.8M, totSessionCpu=5:39:01 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	sum_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=3169.33 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3178.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3178.9M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT)
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT): 10%
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT): 20%
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT): 30%
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT): 40%
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT): 50%
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT): 60%
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT): 70%
2022-Mar-14 17:22:59 (2022-Mar-15 00:22:59 GMT): 80%
2022-Mar-14 17:23:00 (2022-Mar-15 00:23:00 GMT): 90%

Finished Levelizing
2022-Mar-14 17:23:00 (2022-Mar-15 00:23:00 GMT)

Starting Activity Propagation
2022-Mar-14 17:23:00 (2022-Mar-15 00:23:00 GMT)
2022-Mar-14 17:23:00 (2022-Mar-15 00:23:00 GMT): 10%
2022-Mar-14 17:23:01 (2022-Mar-15 00:23:01 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:23:02 (2022-Mar-15 00:23:02 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 2614.1M, totSessionCpu=5:39:24 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3192.3M, init mem=3192.3M)
*info: Placed = 95714          (Fixed = 119)
*info: Unplaced = 0           
Placement Density:96.56%(441665/457380)
Placement Density (including fixed std cells):96.56%(441665/457380)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=3187.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 56304

Instance distribution across the VT partitions:

 LVT : inst = 27208 (48.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 27208 (48.3%)

 HVT : inst = 29096 (51.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29096 (51.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=95714 and nets=60291 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3184.3M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 3268.5M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 3268.5M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 3268.5M)
Extracted 40.0002% (CPU Time= 0:00:04.3  MEM= 3272.5M)
Extracted 50.0003% (CPU Time= 0:00:05.3  MEM= 3272.5M)
Extracted 60.0002% (CPU Time= 0:00:08.0  MEM= 3272.5M)
Extracted 70.0002% (CPU Time= 0:00:08.7  MEM= 3272.5M)
Extracted 80.0003% (CPU Time= 0:00:09.2  MEM= 3272.5M)
Extracted 90.0002% (CPU Time= 0:00:10.1  MEM= 3272.5M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 3272.5M)
Number of Extracted Resistors     : 1166592
Number of Extracted Ground Cap.   : 1154120
Number of Extracted Coupling Cap. : 2149712
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3232.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.0  Real Time: 0:00:16.0  MEM: 3232.445M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.523438)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 60120. 
Total number of fetched objects 60120
End delay calculation. (MEM=0 CPU=0:00:10.1 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.9 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:01:17 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:17.9 real=0:00:18.0 totSessionCpu=0:01:17 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:19.8/0:00:19.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3251.52)
Total number of fetched objects 60120
AAE_INFO-618: Total number of nets in the design is 60291,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3309.28 CPU=0:00:18.8 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3282.2 CPU=0:00:20.4 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3282.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3282.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3238.32)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 60120. 
Total number of fetched objects 60120
AAE_INFO-618: Total number of nets in the design is 60291,  24.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3244.47 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3244.47 CPU=0:00:11.3 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:41.1 real=0:00:41.0 totSessionCpu=5:40:46 mem=3244.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=3244.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=3244.5M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3244.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3259.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.751  | -0.626  | -3.751  |
|           TNS (ns):| -1517.3 | -1446.5 | -70.846 |
|    Violating Paths:|  4368   |  4318   |   50    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     24 (24)      |   -0.119   |     24 (24)      |
|   max_tran     |     24 (24)      |   -4.001   |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.705%
       (96.564% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:48, real = 0:01:47, mem = 2786.3M, totSessionCpu=5:40:49 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       270 (unrouted=0, trialRouted=0, noStatus=0, routed=270, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 60021 (unrouted=221, trialRouted=0, noStatus=0, routed=59800, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 269 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 457380.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       11824
      Delay constrained sinks:     11824
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 11824 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=265, i=4, icg=0, nicg=0, l=0, total=269
    cell areas       : b=1966.320um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1998.000um^2
    cell capacitance : b=1.082pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.146pF
    sink capacitance : count=11824, total=10.792pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.838pF, leaf=7.813pF, total=8.651pF
    wire lengths     : top=0.000um, trunk=6337.200um, leaf=52843.800um, total=59181.000um
    hp wire lengths  : top=0.000um, trunk=5150.000um, leaf=13403.800um, total=18553.800um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=129 avg=0.039ns sd=0.023ns min=0.010ns max=0.089ns {98 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=141 avg=0.084ns sd=0.020ns min=0.019ns max=0.106ns {14 <= 0.063ns, 15 <= 0.084ns, 99 <= 0.094ns, 12 <= 0.100ns, 0 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 12 CKBD16: 150 BUFFD12: 6 CKBD12: 11 CKBD8: 6 CKBD6: 5 BUFFD4: 7 CKBD4: 2 CKBD3: 7 CKBD2: 9 BUFFD1: 33 CKBD1: 11 CKBD0: 6 
     Invs: CKND16: 4 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.468, max=1.567, avg=0.844, sd=0.339], skew [1.099 vs 0.057*], 45.3% {0.540, 0.597} (wid=0.057 ws=0.035) (gid=1.524 gs=1.086)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 270, tested: 270, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              0                    0           0            0                    0                  0
  leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=265, i=4, icg=0, nicg=0, l=0, total=269
    cell areas       : b=1966.320um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1998.000um^2
    cell capacitance : b=1.082pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.146pF
    sink capacitance : count=11824, total=10.792pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.838pF, leaf=7.813pF, total=8.651pF
    wire lengths     : top=0.000um, trunk=6337.200um, leaf=52843.800um, total=59181.000um
    hp wire lengths  : top=0.000um, trunk=5150.000um, leaf=13403.800um, total=18553.800um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=129 avg=0.039ns sd=0.023ns min=0.010ns max=0.089ns {98 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=141 avg=0.084ns sd=0.020ns min=0.019ns max=0.106ns {14 <= 0.063ns, 15 <= 0.084ns, 99 <= 0.094ns, 12 <= 0.100ns, 0 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 12 CKBD16: 150 BUFFD12: 6 CKBD12: 11 CKBD8: 6 CKBD6: 5 BUFFD4: 7 CKBD4: 2 CKBD3: 7 CKBD2: 9 BUFFD1: 33 CKBD1: 11 CKBD0: 6 
     Invs: CKND16: 4 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.468, max=1.567, avg=0.844, sd=0.339], skew [1.099 vs 0.057*], 45.3% {0.540, 0.597} (wid=0.057 ws=0.035) (gid=1.524 gs=1.086)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 2 insts, 4 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO final:
    cell counts      : b=265, i=4, icg=0, nicg=0, l=0, total=269
    cell areas       : b=1966.320um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1998.000um^2
    cell capacitance : b=1.082pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.146pF
    sink capacitance : count=11824, total=10.792pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.838pF, leaf=7.813pF, total=8.651pF
    wire lengths     : top=0.000um, trunk=6337.200um, leaf=52843.800um, total=59181.000um
    hp wire lengths  : top=0.000um, trunk=5150.000um, leaf=13403.800um, total=18553.800um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=129 avg=0.039ns sd=0.023ns min=0.010ns max=0.089ns {98 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=141 avg=0.084ns sd=0.020ns min=0.019ns max=0.106ns {14 <= 0.063ns, 15 <= 0.084ns, 99 <= 0.094ns, 12 <= 0.100ns, 0 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 12 CKBD16: 150 BUFFD12: 6 CKBD12: 11 CKBD8: 6 CKBD6: 5 BUFFD4: 7 CKBD4: 2 CKBD3: 7 CKBD2: 9 BUFFD1: 33 CKBD1: 11 CKBD0: 6 
     Invs: CKND16: 4 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.468, max=1.567, avg=0.844, sd=0.339], skew [1.099 vs 0.057*], 45.3% {0.540, 0.597} (wid=0.057 ws=0.035) (gid=1.524 gs=1.086)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       270 (unrouted=0, trialRouted=0, noStatus=0, routed=270, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 60021 (unrouted=221, trialRouted=0, noStatus=0, routed=59800, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.3 real=0:00:06.3)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 3231.46M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 270 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:41:02.0/5:41:05.1 (1.0), mem = 3231.5M
(I,S,L,T): WC_VIEW: 170.425, 71.7636, 3.54084, 245.729
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    24|    24|    -4.04|    24|    24|    -0.12|     0|     0|     0|     0|     0|     0|    -3.75| -1516.95|       0|       0|       0|  96.56|          |         |
|    22|    22|    -1.98|    20|    20|    -0.12|     0|     0|     0|     0|     0|     0|    -2.65| -1502.16|       0|       0|      17|  96.57| 0:00:00.0|  3416.9M|
|    21|    21|    -1.98|    19|    19|    -0.11|     0|     0|     0|     0|     0|     0|    -2.65| -1500.61|       0|       0|       3|  96.57| 0:00:01.0|  3416.9M|
|    20|    20|    -1.94|    19|    19|    -0.11|     0|     0|     0|     0|     0|     0|    -2.65| -1500.61|       0|       0|       0|  96.57| 0:00:00.0|  3416.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 270 constrained nets 
Layer 7 has 69 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 21 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    21 net(s): Could not be fixed as the violating term's net is not routed.


*** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=3416.9M) ***

(I,S,L,T): WC_VIEW: 170.457, 71.7766, 3.54123, 245.775
*** DrvOpt [finish] : cpu/real = 0:00:12.5/0:00:12.5 (1.0), totSession cpu/real = 5:41:14.5/5:41:17.5 (1.0), mem = 3397.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (5:41:15 mem=3397.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3397.8MB
Summary Report:
Instances move: 0 (out of 56185 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3397.8MB
*** Finished refinePlace (5:41:17 mem=3397.8M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:17, real = 0:02:15, mem = 2964.2M, totSessionCpu=5:41:18 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:16, Mem = 3340.82M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3340.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=3340.8M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3350.8M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3350.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.27min real=0.27min mem=3340.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.654  | -0.626  | -2.654  |
|           TNS (ns):| -1500.6 | -1446.1 | -54.507 |
|    Violating Paths:|  4368   |  4318   |   50    |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.708%
       (96.567% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3350.8M
**optDesign ... cpu = 0:02:19, real = 0:02:18, mem = 2955.5M, totSessionCpu=5:41:20 **
*** Timing NOT met, worst failing slack is -2.654
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 270 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:41:21.7/5:41:24.8 (1.0), mem = 3331.3M
(I,S,L,T): WC_VIEW: 170.457, 71.7766, 3.54123, 245.775
*info: 270 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.654 TNS Slack -1500.614 Density 96.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.654|  -54.507|
|reg2reg   |-0.626|-1446.107|
|HEPG      |-0.626|-1446.107|
|All Paths |-2.654|-1500.614|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.626|   -2.654|-1446.107|-1500.614|    96.57%|   0:00:00.0| 3385.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.593|   -2.654|-1439.510|-1494.017|    96.57%|   0:00:00.0| 3426.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.581|   -2.654|-1436.625|-1491.132|    96.57%|   0:00:00.0| 3426.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.567|   -2.654|-1435.596|-1490.103|    96.57%|   0:00:02.0| 3468.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.567|   -2.654|-1432.169|-1486.677|    96.57%|   0:00:01.0| 3468.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.557|   -2.654|-1432.099|-1486.607|    96.57%|   0:00:00.0| 3468.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.554|   -2.654|-1439.308|-1493.815|    96.57%|   0:00:04.0| 3525.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.554|   -2.654|-1439.098|-1493.605|    96.57%|   0:00:02.0| 3528.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.554|   -2.654|-1438.719|-1493.226|    96.57%|   0:00:00.0| 3528.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 5 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.552|   -2.654|-1438.467|-1492.974|    96.57%|   0:00:06.0| 3546.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_67_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 5 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.549|   -2.654|-1438.383|-1492.890|    96.57%|   0:00:06.0| 3552.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
|  -0.549|   -2.654|-1437.811|-1492.318|    96.57%|   0:00:00.0| 3552.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
|  -0.549|   -2.654|-1437.431|-1491.938|    96.57%|   0:00:01.0| 3552.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
|  -0.549|   -2.654|-1437.431|-1491.938|    96.57%|   0:00:00.0| 3552.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.3 real=0:00:22.0 mem=3552.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.654|   -2.654| -54.507|-1491.938|    96.57%|   0:00:00.0| 3552.3M|   WC_VIEW|  default| sum_out[22]                                        |
|  -2.647|   -2.647| -54.646|-1492.077|    96.58%|   0:00:01.0| 3552.3M|   WC_VIEW|  default| sum_out[22]                                        |
|  -2.647|   -2.647| -54.646|-1492.077|    96.58%|   0:00:00.0| 3552.3M|   WC_VIEW|  default| sum_out[22]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=3552.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.5 real=0:00:23.0 mem=3552.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -54.646|
|reg2reg   |-0.549|-1437.431|
|HEPG      |-0.549|-1437.431|
|All Paths |-2.647|-1492.077|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -2.647 TNS Slack -1492.077 Density 96.58
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 32 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -54.646|
|reg2reg   |-0.549|-1437.431|
|HEPG      |-0.549|-1437.431|
|All Paths |-2.647|-1492.077|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 280 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:24.6 real=0:00:24.0 mem=3552.3M) ***
(I,S,L,T): WC_VIEW: 170.477, 71.7999, 3.54179, 245.818
*** SetupOpt [finish] : cpu/real = 0:00:38.7/0:00:38.6 (1.0), totSession cpu/real = 5:42:00.3/5:42:03.3 (1.0), mem = 3533.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (5:42:01 mem=3533.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3533.2MB
Summary Report:
Instances move: 0 (out of 56212 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 3533.2MB
*** Finished refinePlace (5:42:03 mem=3533.2M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 280 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:42:03.9/5:42:06.9 (1.0), mem = 3434.2M
(I,S,L,T): WC_VIEW: 170.477, 71.7999, 3.54179, 245.818
*info: 280 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.647 TNS Slack -1492.077 Density 96.58
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -54.646|
|reg2reg   |-0.549|-1437.431|
|HEPG      |-0.549|-1437.431|
|All Paths |-2.647|-1492.077|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.549|   -2.647|-1437.431|-1492.077|    96.58%|   0:00:00.0| 3457.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
|  -0.549|   -2.647|-1433.369|-1488.015|    96.58%|   0:00:01.0| 3498.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
|  -0.549|   -2.647|-1433.266|-1487.911|    96.58%|   0:00:00.0| 3498.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
|  -0.549|   -2.647|-1432.387|-1487.033|    96.58%|   0:00:01.0| 3498.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.549|   -2.647|-1422.628|-1477.274|    96.58%|   0:00:01.0| 3536.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.549|   -2.647|-1422.466|-1477.112|    96.59%|   0:00:00.0| 3536.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.549|   -2.647|-1410.738|-1465.383|    96.59%|   0:00:01.0| 3536.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
|  -0.549|   -2.647|-1409.765|-1464.411|    96.59%|   0:00:00.0| 3536.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
|  -0.549|   -2.647|-1409.043|-1463.689|    96.59%|   0:00:01.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
|  -0.549|   -2.647|-1407.352|-1461.997|    96.59%|   0:00:01.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.549|   -2.647|-1406.302|-1460.947|    96.59%|   0:00:00.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.549|   -2.647|-1394.906|-1449.552|    96.59%|   0:00:03.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_17_/E                             |
|  -0.549|   -2.647|-1385.282|-1439.928|    96.59%|   0:00:02.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_55_/E                             |
|  -0.549|   -2.647|-1381.817|-1436.463|    96.59%|   0:00:00.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_55_/E                             |
|  -0.549|   -2.647|-1376.172|-1430.818|    96.59%|   0:00:02.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.549|   -2.647|-1373.709|-1428.355|    96.60%|   0:00:00.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.549|   -2.647|-1367.733|-1422.378|    96.60%|   0:00:01.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.549|   -2.647|-1364.782|-1419.427|    96.60%|   0:00:01.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.549|   -2.647|-1364.238|-1418.884|    96.61%|   0:00:00.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.549|   -2.647|-1358.599|-1413.244|    96.61%|   0:00:02.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.549|   -2.647|-1358.305|-1412.951|    96.61%|   0:00:00.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.549|   -2.647|-1357.424|-1412.069|    96.61%|   0:00:03.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
|  -0.549|   -2.647|-1356.714|-1411.359|    96.61%|   0:00:00.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
|  -0.549|   -2.647|-1356.699|-1411.345|    96.61%|   0:00:00.0| 3539.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
|  -0.549|   -2.647|-1354.090|-1408.736|    96.62%|   0:00:02.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.549|   -2.647|-1353.153|-1407.799|    96.62%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.549|   -2.647|-1353.006|-1407.651|    96.62%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.549|   -2.647|-1352.035|-1406.680|    96.62%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/E                           |
|  -0.549|   -2.647|-1351.634|-1406.280|    96.62%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/E                           |
|  -0.549|   -2.647|-1351.321|-1405.967|    96.62%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.549|   -2.647|-1349.927|-1404.572|    96.63%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
|  -0.549|   -2.647|-1346.351|-1400.996|    96.63%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.549|   -2.647|-1345.784|-1400.430|    96.63%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_30_/E                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 17 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -2.647|-1317.293|-1372.041|    96.63%|   0:00:11.0| 3583.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_97_/E                           |
|  -0.550|   -2.647|-1316.110|-1370.859|    96.63%|   0:00:00.0| 3583.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_30_/E                           |
|  -0.550|   -2.647|-1315.853|-1370.601|    96.63%|   0:00:00.0| 3583.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_30_/E                           |
|  -0.550|   -2.647|-1314.633|-1369.381|    96.63%|   0:00:00.0| 3583.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_30_/E                           |
|  -0.550|   -2.647|-1313.114|-1367.863|    96.63%|   0:00:01.0| 3583.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_39_/E                           |
|  -0.550|   -2.647|-1312.370|-1367.119|    96.63%|   0:00:00.0| 3583.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_39_/E                           |
|  -0.550|   -2.647|-1311.371|-1366.119|    96.63%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_120_/E                          |
|  -0.550|   -2.647|-1310.623|-1365.371|    96.64%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_120_/E                          |
|  -0.550|   -2.647|-1309.646|-1364.394|    96.64%|   0:00:01.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.550|   -2.647|-1309.239|-1363.987|    96.64%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.550|   -2.647|-1308.874|-1363.622|    96.64%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.550|   -2.647|-1307.883|-1362.631|    96.64%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_84_/E                             |
|  -0.550|   -2.647|-1307.575|-1362.323|    96.64%|   0:00:01.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_84_/E                             |
|  -0.550|   -2.647|-1307.054|-1361.802|    96.64%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_84_/E                             |
|  -0.550|   -2.647|-1305.137|-1359.885|    96.65%|   0:00:01.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_22_/D        |
|  -0.550|   -2.647|-1304.976|-1359.724|    96.65%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_22_/D        |
|  -0.550|   -2.647|-1303.404|-1358.152|    96.65%|   0:00:01.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.550|   -2.647|-1302.851|-1357.599|    96.65%|   0:00:02.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_39_/E                           |
|  -0.550|   -2.647|-1302.067|-1356.815|    96.65%|   0:00:02.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_116_/E                          |
|  -0.550|   -2.647|-1301.612|-1356.360|    96.66%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_116_/E                          |
|  -0.550|   -2.647|-1301.064|-1355.812|    96.66%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.550|   -2.647|-1300.988|-1355.736|    96.66%|   0:00:01.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.550|   -2.647|-1300.932|-1355.680|    96.66%|   0:00:01.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_42_/E                             |
|  -0.550|   -2.647|-1300.919|-1355.667|    96.66%|   0:00:01.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.550|   -2.647|-1300.679|-1355.428|    96.66%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.550|   -2.647|-1300.254|-1355.003|    96.66%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.550|   -2.647|-1300.121|-1354.869|    96.66%|   0:00:02.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_43_/E                             |
|  -0.550|   -2.647|-1300.085|-1354.833|    96.66%|   0:00:00.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_33_/E                           |
|  -0.550|   -2.647|-1300.039|-1354.787|    96.66%|   0:00:01.0| 3602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 14 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -2.691|-1276.509|-1349.071|    96.66%|   0:00:11.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.550|   -2.691|-1276.233|-1348.795|    96.66%|   0:00:00.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.550|   -2.691|-1276.213|-1348.775|    96.66%|   0:00:00.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.550|   -2.691|-1276.085|-1348.647|    96.66%|   0:00:01.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_113_/E                          |
|  -0.550|   -2.691|-1276.057|-1348.620|    96.66%|   0:00:00.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.550|   -2.691|-1276.036|-1348.598|    96.66%|   0:00:01.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.550|   -2.691|-1275.550|-1348.112|    96.67%|   0:00:00.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.550|   -2.691|-1275.289|-1347.852|    96.67%|   0:00:01.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.550|   -2.691|-1275.064|-1347.626|    96.67%|   0:00:00.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_6_/D                                       |
|  -0.550|   -2.691|-1273.751|-1346.314|    96.67%|   0:00:01.0| 3606.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.550|   -2.691|-1273.375|-1345.938|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.550|   -2.691|-1273.240|-1345.802|    96.68%|   0:00:01.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.550|   -2.691|-1273.197|-1345.760|    96.68%|   0:00:01.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.550|   -2.691|-1273.194|-1345.756|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.550|   -2.691|-1273.194|-1345.756|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory14_reg_19_/D |
|  -0.550|   -2.691|-1273.194|-1345.756|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:12 real=0:01:12 mem=3625.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.691|   -2.691| -72.563|-1345.756|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[22]                                        |
|  -2.690|   -2.690| -72.506|-1345.699|    96.68%|   0:00:01.0| 3625.5M|   WC_VIEW|  default| sum_out[16]                                        |
|  -2.690|   -2.690| -72.506|-1345.699|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[5]                                         |
|  -2.690|   -2.690| -72.506|-1345.699|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[12]                                        |
|  -2.690|   -2.690| -72.506|-1345.699|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| out[13]                                            |
|  -2.690|   -2.690| -72.506|-1345.699|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| out[35]                                            |
|  -2.690|   -2.690| -72.506|-1345.699|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| out[0]                                             |
|  -2.690|   -2.690| -72.476|-1345.670|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| out[38]                                            |
|  -2.690|   -2.690| -72.476|-1345.669|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[22]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3625.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:14 real=0:01:13 mem=3625.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.690|  -72.476|
|reg2reg   |-0.550|-1273.194|
|HEPG      |-0.550|-1273.194|
|All Paths |-2.690|-1345.669|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -2.690 TNS Slack -1345.669 Density 96.68
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 454 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -2.690|-1274.461|-1346.939|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
|  -0.550|   -2.690|-1278.224|-1350.702|    96.68%|   0:00:03.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.550|   -2.690|-1275.354|-1347.832|    96.68%|   0:00:01.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_19_/E                             |
|  -0.550|   -2.690|-1274.891|-1347.369|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_19_/E                             |
|  -0.550|   -2.690|-1274.848|-1347.326|    96.68%|   0:00:02.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.550|   -2.690|-1274.829|-1347.307|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.550|   -2.690|-1274.275|-1346.753|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.550|   -2.690|-1273.607|-1346.084|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.550|   -2.690|-1273.333|-1345.810|    96.68%|   0:00:02.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_63_/E                             |
|  -0.550|   -2.690|-1272.952|-1345.429|    96.68%|   0:00:01.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_110_/E                            |
|  -0.550|   -2.690|-1272.056|-1344.534|    96.68%|   0:00:01.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.550|   -2.690|-1271.853|-1344.331|    96.68%|   0:00:02.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/E                           |
|  -0.550|   -2.690|-1282.939|-1355.417|    96.68%|   0:00:02.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_68_/E                             |
|  -0.550|   -2.690|-1271.822|-1344.300|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_113_/E                            |
|  -0.550|   -2.690|-1272.048|-1344.526|    96.68%|   0:00:02.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_84_/E                             |
|  -0.550|   -2.690|-1272.027|-1344.505|    96.68%|   0:00:02.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_22_/D        |
|  -0.550|   -2.690|-1272.254|-1344.731|    96.68%|   0:00:03.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_113_/E                          |
|  -0.550|   -2.690|-1271.960|-1344.438|    96.68%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.550|   -2.690|-1271.927|-1344.405|    96.68%|   0:00:02.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_42_/E                             |
|  -0.550|   -2.690|-1273.118|-1345.595|    96.68%|   0:00:03.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.550|   -2.690|-1273.410|-1345.888|    96.68%|   0:00:01.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.550|   -2.690|-1273.402|-1345.880|    96.68%|   0:00:01.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_153_/D       |
|  -0.550|   -2.690|-1273.420|-1345.898|    96.69%|   0:00:01.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.550|   -2.690|-1273.420|-1345.898|    96.69%|   0:00:00.0| 3625.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_32_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.9 real=0:00:29.0 mem=3625.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.690|   -2.690| -72.478|-1345.898|    96.69%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[22]                                        |
|  -2.690|   -2.690| -72.549|-1345.969|    96.69%|   0:00:01.0| 3625.5M|   WC_VIEW|  default| sum_out[11]                                        |
|  -2.690|   -2.690| -72.515|-1345.935|    96.69%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[11]                                        |
|  -2.690|   -2.690| -72.502|-1345.922|    96.69%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[3]                                         |
|  -2.690|   -2.690| -72.439|-1345.859|    96.69%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[8]                                         |
|  -2.690|   -2.690| -72.439|-1345.859|    96.69%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| out[1]                                             |
|  -2.690|   -2.690| -72.439|-1345.859|    96.69%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| out[153]                                           |
|  -2.690|   -2.690| -72.439|-1345.859|    96.69%|   0:00:00.0| 3625.5M|   WC_VIEW|  default| sum_out[22]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=3625.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.1 real=0:00:30.0 mem=3625.5M) ***
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.690|  -72.439|
|reg2reg   |-0.550|-1273.420|
|HEPG      |-0.550|-1273.420|
|All Paths |-2.690|-1345.859|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 311 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:46 real=0:01:45 mem=3625.5M) ***
(I,S,L,T): WC_VIEW: 170.481, 71.9206, 3.54897, 245.951
*** SetupOpt [finish] : cpu/real = 0:01:58.5/0:01:58.3 (1.0), totSession cpu/real = 5:44:02.4/5:44:05.2 (1.0), mem = 3606.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (5:44:03 mem=3606.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3606.4MB
Summary Report:
Instances move: 0 (out of 56410 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 3606.4MB
*** Finished refinePlace (5:44:05 mem=3606.4M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:05:05, real = 0:05:04, mem = 3059.9M, totSessionCpu=5:44:06 **
** Profile ** Start :  cpu=0:00:00.0, mem=3492.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=3492.4M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3502.4M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3502.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.690  | -0.550  | -2.690  |
|           TNS (ns):| -1345.9 | -1273.4 | -72.440 |
|    Violating Paths:|  4270   |  4140   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.841%
       (96.699% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3502.4M
Info: 311 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3064.84MB/4698.44MB/3228.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3064.84MB/4698.44MB/3228.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3064.84MB/4698.44MB/3228.78MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT)
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 10%
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 20%
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 30%
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 40%
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 50%
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 60%
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 70%
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 80%
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT): 90%

Finished Levelizing
2022-Mar-14 17:27:53 (2022-Mar-15 00:27:53 GMT)

Starting Activity Propagation
2022-Mar-14 17:27:54 (2022-Mar-15 00:27:54 GMT)
2022-Mar-14 17:27:54 (2022-Mar-15 00:27:54 GMT): 10%
2022-Mar-14 17:27:55 (2022-Mar-15 00:27:55 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:27:56 (2022-Mar-15 00:27:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3067.20MB/4698.44MB/3228.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 17:27:56 (2022-Mar-15 00:27:56 GMT)
 ... Calculating switching power
2022-Mar-14 17:27:56 (2022-Mar-15 00:27:56 GMT): 10%
2022-Mar-14 17:27:56 (2022-Mar-15 00:27:56 GMT): 20%
2022-Mar-14 17:27:56 (2022-Mar-15 00:27:56 GMT): 30%
2022-Mar-14 17:27:56 (2022-Mar-15 00:27:56 GMT): 40%
2022-Mar-14 17:27:56 (2022-Mar-15 00:27:56 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 17:27:57 (2022-Mar-15 00:27:57 GMT): 60%
2022-Mar-14 17:27:58 (2022-Mar-15 00:27:58 GMT): 70%
2022-Mar-14 17:27:59 (2022-Mar-15 00:27:59 GMT): 80%
2022-Mar-14 17:28:00 (2022-Mar-15 00:28:00 GMT): 90%

Finished Calculating power
2022-Mar-14 17:28:00 (2022-Mar-15 00:28:00 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3067.73MB/4698.44MB/3228.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3067.73MB/4698.44MB/3228.78MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3067.73MB/4698.44MB/3228.78MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3067.73MB/4698.44MB/3228.78MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 17:28:00 (2022-Mar-15 00:28:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.92209545 	   65.5815%
Total Switching Power:      88.66222286 	   33.0521%
Total Leakage Power:         3.66541477 	    1.3664%
Total Power:               268.24973256
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.94       5.707      0.7194       106.4       39.65
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.9945      0.9945      0.3707
Combinational                      69.39       66.23       1.908       137.5       51.27
Clock (Combinational)              6.584       16.73       0.044       23.36       8.707
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.9       88.66       3.665       268.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.9       88.66       3.665       268.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.584       16.73       0.044       23.36       8.707
-----------------------------------------------------------------------------------------
Total                              6.584       16.73       0.044       23.36       8.707
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_a_buf_00383 (CKBD16):            0.161
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1397 (FA1D4):        0.0002671
*                Total Cap:      4.47719e-10 F
*                Total instances in design: 95937
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 39410
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3119.02MB/4747.44MB/3228.78MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:44:19.6/5:44:22.4 (1.0), mem = 3570.5M
(I,S,L,T): WC_VIEW: 170.505, 71.9354, 3.54897, 245.989
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.690  TNS Slack -1345.859 Density 96.70
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    96.70%|        -|  -2.690|-1345.859|   0:00:00.0| 3570.5M|
|    96.70%|        8|  -2.690|-1345.772|   0:00:11.0| 3570.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.690  TNS Slack -1345.772 Density 96.70
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 311 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:16.5) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 170.495, 71.9293, 3.5487, 245.973
*** PowerOpt [finish] : cpu/real = 0:00:17.2/0:00:17.2 (1.0), totSession cpu/real = 5:44:36.8/5:44:39.6 (1.0), mem = 3570.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (5:44:37 mem=3570.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 3583.0MB
Summary Report:
Instances move: 0 (out of 56410 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 3583.0MB
*** Finished refinePlace (5:44:40 mem=3583.0M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:05:39, real = 0:05:38, mem = 3113.0M, totSessionCpu=5:44:40 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:02, real=0:00:02, mem=3555.96M, totSessionCpu=5:44:42).
**optDesign ... cpu = 0:05:41, real = 0:05:40, mem = 3113.0M, totSessionCpu=5:44:42 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.60MB/4751.95MB/3228.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.60MB/4751.95MB/3228.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3113.60MB/4751.95MB/3228.78MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT)
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 10%
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 20%
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 30%
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 40%
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 50%
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 60%
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 70%
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 80%
2022-Mar-14 17:28:26 (2022-Mar-15 00:28:26 GMT): 90%

Finished Levelizing
2022-Mar-14 17:28:27 (2022-Mar-15 00:28:27 GMT)

Starting Activity Propagation
2022-Mar-14 17:28:27 (2022-Mar-15 00:28:27 GMT)
2022-Mar-14 17:28:27 (2022-Mar-15 00:28:27 GMT): 10%
2022-Mar-14 17:28:28 (2022-Mar-15 00:28:28 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:28:29 (2022-Mar-15 00:28:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3116.03MB/4751.95MB/3228.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 17:28:29 (2022-Mar-15 00:28:29 GMT)
 ... Calculating switching power
2022-Mar-14 17:28:29 (2022-Mar-15 00:28:29 GMT): 10%
2022-Mar-14 17:28:29 (2022-Mar-15 00:28:29 GMT): 20%
2022-Mar-14 17:28:29 (2022-Mar-15 00:28:29 GMT): 30%
2022-Mar-14 17:28:30 (2022-Mar-15 00:28:30 GMT): 40%
2022-Mar-14 17:28:30 (2022-Mar-15 00:28:30 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 17:28:30 (2022-Mar-15 00:28:30 GMT): 60%
2022-Mar-14 17:28:31 (2022-Mar-15 00:28:31 GMT): 70%
2022-Mar-14 17:28:32 (2022-Mar-15 00:28:32 GMT): 80%
2022-Mar-14 17:28:33 (2022-Mar-15 00:28:33 GMT): 90%

Finished Calculating power
2022-Mar-14 17:28:34 (2022-Mar-15 00:28:34 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3116.03MB/4751.95MB/3228.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3116.03MB/4751.95MB/3228.78MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3116.03MB/4751.95MB/3228.78MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3116.03MB/4751.95MB/3228.78MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 17:28:34 (2022-Mar-15 00:28:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.91139673 	   65.5816%
Total Switching Power:      88.65614241 	   33.0520%
Total Leakage Power:         3.66513604 	    1.3664%
Total Power:               268.23267466
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.94       5.707      0.7194       106.4       39.66
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.9945      0.9945      0.3707
Combinational                      69.38       66.22       1.907       137.5       51.27
Clock (Combinational)              6.584       16.73       0.044       23.36       8.707
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.9       88.66       3.665       268.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.9       88.66       3.665       268.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.584       16.73       0.044       23.36       8.707
-----------------------------------------------------------------------------------------
Total                              6.584       16.73       0.044       23.36       8.707
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_a_buf_00383 (CKBD16):            0.161
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1397 (FA1D4):        0.0002671
*                Total Cap:      4.47706e-10 F
*                Total instances in design: 95937
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 39410
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3167.30MB/4806.20MB/3228.78MB)

** Power Reclaim End WNS Slack -2.690  TNS Slack -1345.772 
End: Power Optimization (cpu=0:00:33, real=0:00:33, mem=3495.13M, totSessionCpu=5:44:53).
**optDesign ... cpu = 0:05:52, real = 0:05:50, mem = 3067.3M, totSessionCpu=5:44:53 **
**ERROR: (IMPOPT-310):	Design density (96.70%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=5:44:56 mem=3497.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.9 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:20.1 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 60343. 
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  12.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:06.0 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:36.4 real=0:00:36.0 totSessionCpu=0:01:57 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:39.4 real=0:00:39.0 totSessionCpu=0:01:57 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/coe_eosdata_C4hs4R/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [186498 node(s), 249614 edge(s), 1 view(s)] (fixHold) cpu=0:00:47.6 real=0:00:47.0 totSessionCpu=0:02:06 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:47.8/0:00:47.7 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:47.5 real=0:00:49.0 totSessionCpu=5:45:43 mem=3497.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3497.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3507.1M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/coe_eosdata_C4hs4R/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=3545.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3545.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3545.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.690  | -0.550  | -2.690  |
|           TNS (ns):| -1345.8 | -1273.3 | -72.440 |
|    Violating Paths:|  4270   |  4140   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.304  | -0.304  | -0.298  |
|           TNS (ns):|-972.235 | -83.395 |-923.308 |
|    Violating Paths:|  10002  |  1165   |  9412   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:46, real = 0:06:45, mem = 3116.0M, totSessionCpu=5:45:47 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:45:47.3/5:45:50.7 (1.0), mem = 3531.6M
(I,S,L,T): WC_VIEW: 170.495, 71.9293, 3.5487, 245.973
*info: Run optDesign holdfix with 1 thread.
Info: 311 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:55.0 real=0:00:56.0 totSessionCpu=5:45:51 mem=3558.7M density=96.697% ***
** Profile ** Start :  cpu=0:00:00.0, mem=3564.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=3564.4M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3574.4M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3036
      TNS :    -972.2369
      #VP :        10002
  Density :      96.697%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:58.7 real=0:01:00.0 totSessionCpu=5:45:55 mem=3574.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3036
      TNS :    -972.2369
      #VP :        10002
  Density :      96.697%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:59.0 real=0:01:00.0 totSessionCpu=5:45:55 mem=3574.4M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=3574.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=3574.4M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3574.4M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 15508 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:01:01 real=0:01:02 totSessionCpu=5:45:57 mem=3687.9M density=96.697% ***


*** Finish Post Route Hold Fixing (cpu=0:01:01 real=0:01:02 totSessionCpu=5:45:57 mem=3687.9M density=96.697%) ***
(I,S,L,T): WC_VIEW: 170.495, 71.9293, 3.5487, 245.973
*** HoldOpt [finish] : cpu/real = 0:00:10.1/0:00:10.0 (1.0), totSession cpu/real = 5:45:57.4/5:46:00.7 (1.0), mem = 3668.8M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:06:57, real = 0:06:56, mem = 3094.2M, totSessionCpu=5:45:58 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3521.86M, totSessionCpu=5:46:00).
**optDesign ... cpu = 0:06:59, real = 0:06:58, mem = 3100.8M, totSessionCpu=5:46:00 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.550 ns

Start Layer Assignment ...
WNS(-0.550ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 87 cadidates out of 60514.
Total Assign Layers on 0 Nets (cpu 0:00:01.5).
GigaOpt: setting up router preferences
        design wns: -0.5498
        slack threshold: 0.9002
GigaOpt: 46 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1806 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.690 ns

Start Layer Assignment ...
WNS(-2.690ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 87 cadidates out of 60514.
Total Assign Layers on 0 Nets (cpu 0:00:01.6).
GigaOpt: setting up router preferences
        design wns: -2.6901
        slack threshold: -1.2401
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1806 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3625.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3625.2M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3625.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3625.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.690  | -0.550  | -2.690  |
|           TNS (ns):| -1345.8 | -1273.3 | -72.440 |
|    Violating Paths:|  4270   |  4140   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3625.2M
**optDesign ... cpu = 0:07:07, real = 0:07:06, mem = 3030.5M, totSessionCpu=5:46:08 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 416
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 416

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar 14 17:29:51 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[23] of net sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[22] of net sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[21] of net sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[20] of net sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[19] of net sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[18] of net sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[17] of net sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[16] of net sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[15] of net sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[14] of net sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[13] of net sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[12] of net sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[11] of net sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[10] of net sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[9] of net sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[8] of net sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[7] of net sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[6] of net sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[5] of net sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[4] of net sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=60514)
#Processed 677 dirty instances, 1990 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(607 insts marked dirty, reset pre-exisiting dirty flag on 612 insts, 1511 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 17:29:56 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 60512 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2810.52 (MB), peak = 3369.21 (MB)
#Merging special wires: starts on Mon Mar 14 17:30:00 2022 with memory = 2811.30 (MB), peak = 3369.21 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 497.59500 455.40000 ) on M1 for NET core_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 499.60000 448.20000 ) on M1 for NET core_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 270.27500 250.11000 ) on M1 for NET core_instance/mac_array_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 266.92000 250.11000 ) on M1 for NET core_instance/mac_array_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 275.47500 248.69000 ) on M1 for NET core_instance/mac_array_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 343.32000 289.71000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 345.52000 282.51000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 346.12000 275.31000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 368.52000 263.09000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 367.72000 260.91000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 346.72000 257.31000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 305.12000 257.31000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 346.12000 255.89000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 317.52000 253.71000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 299.72000 253.71000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 328.32000 252.29000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 322.32000 252.29000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 315.92000 250.11000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 301.32000 250.11000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 315.32000 248.69000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1442 routed nets are extracted.
#    1016 (1.68%) extracted nets are partially routed.
#58803 routed net(s) are imported.
#48 (0.08%) nets are without wires.
#221 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 60514.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar 14 17:30:01 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 11.68 (MB)
#Total memory = 2812.71 (MB)
#Peak memory = 3369.21 (MB)
#
#
#Start global routing on Mon Mar 14 17:30:01 2022
#
#
#Start global routing initialization on Mon Mar 14 17:30:01 2022
#
#Number of eco nets is 1018
#
#Start global routing data preparation on Mon Mar 14 17:30:01 2022
#
#Start routing resource analysis on Mon Mar 14 17:30:01 2022
#
#Routing resource analysis is done on Mon Mar 14 17:30:04 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3394          80       54056    93.87%
#  M2             V        3404          84       54056     0.86%
#  M3             H        3474           0       54056     0.01%
#  M4             V        3424          64       54056     0.00%
#  M5             H        3474           0       54056     0.00%
#  M6             V        3488           0       54056     0.00%
#  M7             H         868           0       54056     0.00%
#  M8             V         872           0       54056     0.00%
#  --------------------------------------------------------------
#  Total                  22399       0.81%      432448    11.84%
#
#  357 nets (0.59%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 17:30:04 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2823.61 (MB), peak = 3369.21 (MB)
#
#
#Global routing initialization is done on Mon Mar 14 17:30:05 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2825.34 (MB), peak = 3369.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2868.71 (MB), peak = 3369.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2871.98 (MB), peak = 3369.21 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2873.14 (MB), peak = 3369.21 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2881.67 (MB), peak = 3369.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 221 (skipped).
#Total number of routable nets = 60293.
#Total number of nets in the design = 60514.
#
#1066 routable nets have only global wires.
#59227 routable nets have only detail routed wires.
#81 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#347 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 73            8                 8             985  
#-------------------------------------------------------------------------------
#        Total                 73            8                 8             985  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                357           71                71           59865  
#-------------------------------------------------------------------------------
#        Total                357           71                71           59865  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           39(0.07%)      7(0.01%)      1(0.00%)   (0.09%)
#  M3            2(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     41(0.01%)      7(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1431414 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3303 um.
#Total wire length on LAYER M2 = 369112 um.
#Total wire length on LAYER M3 = 499473 um.
#Total wire length on LAYER M4 = 317024 um.
#Total wire length on LAYER M5 = 203648 um.
#Total wire length on LAYER M6 = 30125 um.
#Total wire length on LAYER M7 = 5419 um.
#Total wire length on LAYER M8 = 3310 um.
#Total number of vias = 442839
#Total number of multi-cut vias = 295407 ( 66.7%)
#Total number of single cut vias = 147432 ( 33.3%)
#Up-Via Summary (total 442839):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            143540 ( 69.7%)     62327 ( 30.3%)     205867
# M2              3344 (  1.9%)    170915 ( 98.1%)     174259
# M3               467 (  1.0%)     47555 ( 99.0%)      48022
# M4                60 (  0.5%)     11811 ( 99.5%)      11871
# M5                 6 (  0.3%)      2167 ( 99.7%)       2173
# M6                 9 (  2.2%)       402 ( 97.8%)        411
# M7                 6 (  2.5%)       230 ( 97.5%)        236
#-----------------------------------------------------------
#               147432 ( 33.3%)    295407 ( 66.7%)     442839 
#
#Total number of involved priority nets 62
#Maximum src to sink distance for priority net 140.4
#Average of max src_to_sink distance for priority net 29.7
#Average of ave src_to_sink distance for priority net 20.6
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 69.39 (MB)
#Total memory = 2882.25 (MB)
#Peak memory = 3369.21 (MB)
#
#Finished global routing on Mon Mar 14 17:30:11 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2841.67 (MB), peak = 3369.21 (MB)
#Start Track Assignment.
#Done with 299 horizontal wires in 2 hboxes and 304 vertical wires in 2 hboxes.
#Done with 18 horizontal wires in 2 hboxes and 25 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1432406 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3402 um.
#Total wire length on LAYER M2 = 369421 um.
#Total wire length on LAYER M3 = 499945 um.
#Total wire length on LAYER M4 = 317086 um.
#Total wire length on LAYER M5 = 203689 um.
#Total wire length on LAYER M6 = 30127 um.
#Total wire length on LAYER M7 = 5421 um.
#Total wire length on LAYER M8 = 3315 um.
#Total number of vias = 442839
#Total number of multi-cut vias = 295407 ( 66.7%)
#Total number of single cut vias = 147432 ( 33.3%)
#Up-Via Summary (total 442839):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            143540 ( 69.7%)     62327 ( 30.3%)     205867
# M2              3344 (  1.9%)    170915 ( 98.1%)     174259
# M3               467 (  1.0%)     47555 ( 99.0%)      48022
# M4                60 (  0.5%)     11811 ( 99.5%)      11871
# M5                 6 (  0.3%)      2167 ( 99.7%)       2173
# M6                 9 (  2.2%)       402 ( 97.8%)        411
# M7                 6 (  2.5%)       230 ( 97.5%)        236
#-----------------------------------------------------------
#               147432 ( 33.3%)    295407 ( 66.7%)     442839 
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2955.02 (MB), peak = 3369.21 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	34        17        4         1         56        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 155.60 (MB)
#Total memory = 2956.64 (MB)
#Peak memory = 3369.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.8% of the total area was rechecked for DRC, and 22.6% required routing.
#   number of violations = 226
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1           31        0       11        1        8        0       51
#	M2           16       14      129        0        0        8      167
#	M3            0        0        3        0        0        0        3
#	M4            0        0        5        0        0        0        5
#	Totals       47       14      148        1        8        8      226
#607 out of 95937 instances (0.6%) need to be verified(marked ipoed), dirty area = 0.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 226
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1           31        0       11        1        8        0       51
#	M2           16       14      129        0        0        8      167
#	M3            0        0        3        0        0        0        3
#	M4            0        0        5        0        0        0        5
#	Totals       47       14      148        1        8        8      226
#cpu time = 00:01:00, elapsed time = 00:01:00, memory = 3007.79 (MB), peak = 3369.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           22        0        3        1        0       26
#	M2            2        2        7        0        2       13
#	M3            0        0        3        0        0        3
#	M4            0        0        3        0        0        3
#	Totals       24        2       16        1        2       45
#    number of process antenna violations = 1
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3080.92 (MB), peak = 3369.21 (MB)
#start 2nd optimization iteration ...
#   number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           22        0        3        1        0       26
#	M2            2        2        6        0        2       12
#	M3            0        0        3        0        0        3
#	M4            0        0        3        0        0        3
#	Totals       24        2       15        1        2       44
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3081.43 (MB), peak = 3369.21 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3085.66 (MB), peak = 3369.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1431423 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3096 um.
#Total wire length on LAYER M2 = 368462 um.
#Total wire length on LAYER M3 = 499724 um.
#Total wire length on LAYER M4 = 317558 um.
#Total wire length on LAYER M5 = 203696 um.
#Total wire length on LAYER M6 = 30166 um.
#Total wire length on LAYER M7 = 5416 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444145
#Total number of multi-cut vias = 293221 ( 66.0%)
#Total number of single cut vias = 150924 ( 34.0%)
#Up-Via Summary (total 444145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144224 ( 70.0%)     61692 ( 30.0%)     205916
# M2              5309 (  3.0%)    169672 ( 97.0%)     174981
# M3              1195 (  2.5%)     47307 ( 97.5%)      48502
# M4               152 (  1.3%)     11765 ( 98.7%)      11917
# M5                28 (  1.3%)      2158 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               150924 ( 34.0%)    293221 ( 66.0%)     444145 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:16
#Elapsed time = 00:01:16
#Increased memory = -111.82 (MB)
#Total memory = 2844.81 (MB)
#Peak memory = 3369.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2846.36 (MB), peak = 3369.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1431423 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3096 um.
#Total wire length on LAYER M2 = 368462 um.
#Total wire length on LAYER M3 = 499724 um.
#Total wire length on LAYER M4 = 317558 um.
#Total wire length on LAYER M5 = 203696 um.
#Total wire length on LAYER M6 = 30166 um.
#Total wire length on LAYER M7 = 5416 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444145
#Total number of multi-cut vias = 293221 ( 66.0%)
#Total number of single cut vias = 150924 ( 34.0%)
#Up-Via Summary (total 444145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144224 ( 70.0%)     61692 ( 30.0%)     205916
# M2              5309 (  3.0%)    169672 ( 97.0%)     174981
# M3              1195 (  2.5%)     47307 ( 97.5%)      48502
# M4               152 (  1.3%)     11765 ( 98.7%)      11917
# M5                28 (  1.3%)      2158 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               150924 ( 34.0%)    293221 ( 66.0%)     444145 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1431423 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3096 um.
#Total wire length on LAYER M2 = 368462 um.
#Total wire length on LAYER M3 = 499724 um.
#Total wire length on LAYER M4 = 317558 um.
#Total wire length on LAYER M5 = 203696 um.
#Total wire length on LAYER M6 = 30166 um.
#Total wire length on LAYER M7 = 5416 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444145
#Total number of multi-cut vias = 293221 ( 66.0%)
#Total number of single cut vias = 150924 ( 34.0%)
#Up-Via Summary (total 444145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144224 ( 70.0%)     61692 ( 30.0%)     205916
# M2              5309 (  3.0%)    169672 ( 97.0%)     174981
# M3              1195 (  2.5%)     47307 ( 97.5%)      48502
# M4               152 (  1.3%)     11765 ( 98.7%)      11917
# M5                28 (  1.3%)      2158 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               150924 ( 34.0%)    293221 ( 66.0%)     444145 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar 14 17:31:46 2022
#
#
#Start Post Route Wire Spread.
#Done with 1549 horizontal wires in 4 hboxes and 1670 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1432281 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3096 um.
#Total wire length on LAYER M2 = 368581 um.
#Total wire length on LAYER M3 = 500012 um.
#Total wire length on LAYER M4 = 317901 um.
#Total wire length on LAYER M5 = 203799 um.
#Total wire length on LAYER M6 = 30169 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444145
#Total number of multi-cut vias = 293221 ( 66.0%)
#Total number of single cut vias = 150924 ( 34.0%)
#Up-Via Summary (total 444145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144224 ( 70.0%)     61692 ( 30.0%)     205916
# M2              5309 (  3.0%)    169672 ( 97.0%)     174981
# M3              1195 (  2.5%)     47307 ( 97.5%)      48502
# M4               152 (  1.3%)     11765 ( 98.7%)      11917
# M5                28 (  1.3%)      2158 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               150924 ( 34.0%)    293221 ( 66.0%)     444145 
#
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2966.27 (MB), peak = 3369.21 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1432281 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3096 um.
#Total wire length on LAYER M2 = 368581 um.
#Total wire length on LAYER M3 = 500012 um.
#Total wire length on LAYER M4 = 317901 um.
#Total wire length on LAYER M5 = 203799 um.
#Total wire length on LAYER M6 = 30169 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444145
#Total number of multi-cut vias = 293221 ( 66.0%)
#Total number of single cut vias = 150924 ( 34.0%)
#Up-Via Summary (total 444145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144224 ( 70.0%)     61692 ( 30.0%)     205916
# M2              5309 (  3.0%)    169672 ( 97.0%)     174981
# M3              1195 (  2.5%)     47307 ( 97.5%)      48502
# M4               152 (  1.3%)     11765 ( 98.7%)      11917
# M5                28 (  1.3%)      2158 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               150924 ( 34.0%)    293221 ( 66.0%)     444145 
#
#detailRoute Statistics:
#Cpu time = 00:01:39
#Elapsed time = 00:01:39
#Increased memory = -111.57 (MB)
#Total memory = 2845.06 (MB)
#Peak memory = 3369.21 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:12
#Elapsed time = 00:02:12
#Increased memory = -251.82 (MB)
#Total memory = 2778.70 (MB)
#Peak memory = 3369.21 (MB)
#Number of warnings = 42
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 17:32:03 2022
#
**optDesign ... cpu = 0:09:20, real = 0:09:19, mem = 2726.0M, totSessionCpu=5:48:21 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=95937 and nets=60514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3406.3M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 3482.5M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 3482.5M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 3482.5M)
Extracted 40.0003% (CPU Time= 0:00:04.2  MEM= 3486.5M)
Extracted 50.0003% (CPU Time= 0:00:05.3  MEM= 3486.5M)
Extracted 60.0003% (CPU Time= 0:00:07.9  MEM= 3486.5M)
Extracted 70.0003% (CPU Time= 0:00:08.6  MEM= 3486.5M)
Extracted 80.0003% (CPU Time= 0:00:09.2  MEM= 3486.5M)
Extracted 90.0003% (CPU Time= 0:00:10.0  MEM= 3486.5M)
Extracted 100% (CPU Time= 0:00:12.3  MEM= 3486.5M)
Number of Extracted Resistors     : 1181556
Number of Extracted Ground Cap.   : 1168622
Number of Extracted Coupling Cap. : 2176816
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3451.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.0  Real Time: 0:00:15.0  MEM: 3451.219M)
**optDesign ... cpu = 0:09:37, real = 0:09:34, mem = 2731.5M, totSessionCpu=5:48:38 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3417.4)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3476.69 CPU=0:00:18.3 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=3476.69 CPU=0:00:20.5 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3476.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3476.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3435.81)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 60343. 
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  23.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3441.96 CPU=0:00:10.9 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3441.96 CPU=0:00:11.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:43.1 real=0:00:43.0 totSessionCpu=5:49:21 mem=3442.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=3442.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=3442.0M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3442.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3457.2M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.647  | -0.550  | -2.647  |
|           TNS (ns):| -1339.0 | -1271.7 | -67.298 |
|    Violating Paths:|  4269   |  4139   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3457.2M
**optDesign ... cpu = 0:10:22, real = 0:10:20, mem = 2868.1M, totSessionCpu=5:49:23 **
**optDesign ... cpu = 0:10:22, real = 0:10:20, mem = 2868.1M, totSessionCpu=5:49:23 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -2.647
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 311 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:49:23.9/5:49:25.4 (1.0), mem = 3419.2M
(I,S,L,T): WC_VIEW: 170.493, 71.8892, 3.5487, 245.931
*info: 311 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.647 TNS Slack -1339.030 Density 96.70
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -67.298|
|reg2reg   |-0.550|-1271.733|
|HEPG      |-0.550|-1271.733|
|All Paths |-2.647|-1339.030|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -2.647|-1271.733|-1339.030|    96.70%|   0:00:01.0| 3574.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
|  -0.550|   -2.647|-1271.733|-1339.030|    96.70%|   0:00:01.0| 3574.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_49_/E                             |
|  -0.550|   -2.647|-1271.733|-1339.030|    96.70%|   0:00:00.0| 3574.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.550|   -2.647|-1271.733|-1339.030|    96.70%|   0:00:01.0| 3574.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.550|   -2.647|-1271.733|-1339.030|    96.70%|   0:00:01.0| 3574.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
|  -0.550|   -2.647|-1271.733|-1339.030|    96.70%|   0:00:00.0| 3574.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:04.0 mem=3574.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=3574.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -67.298|
|reg2reg   |-0.550|-1271.733|
|HEPG      |-0.550|-1271.733|
|All Paths |-2.647|-1339.030|
+----------+------+---------+

OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -67.298|
|reg2reg   |-0.550|-1271.733|
|HEPG      |-0.550|-1271.733|
|All Paths |-2.647|-1339.030|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 311 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.8 real=0:00:05.0 mem=3574.9M) ***
(I,S,L,T): WC_VIEW: 170.493, 71.8892, 3.5487, 245.931
*** SetupOpt [finish] : cpu/real = 0:00:17.8/0:00:17.7 (1.0), totSession cpu/real = 5:49:41.7/5:49:43.1 (1.0), mem = 3555.8M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:10:41, real = 0:10:38, mem = 3085.2M, totSessionCpu=5:49:42 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3482.79M, totSessionCpu=5:49:43).
**optDesign ... cpu = 0:10:42, real = 0:10:40, mem = 3085.2M, totSessionCpu=5:49:43 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3086.20MB/4679.37MB/3228.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3086.20MB/4679.37MB/3228.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3086.20MB/4679.37MB/3228.78MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 17:33:29 (2022-Mar-15 00:33:29 GMT)
2022-Mar-14 17:33:29 (2022-Mar-15 00:33:29 GMT): 10%
2022-Mar-14 17:33:29 (2022-Mar-15 00:33:29 GMT): 20%
2022-Mar-14 17:33:29 (2022-Mar-15 00:33:29 GMT): 30%
2022-Mar-14 17:33:29 (2022-Mar-15 00:33:29 GMT): 40%
2022-Mar-14 17:33:29 (2022-Mar-15 00:33:29 GMT): 50%
2022-Mar-14 17:33:29 (2022-Mar-15 00:33:29 GMT): 60%
2022-Mar-14 17:33:30 (2022-Mar-15 00:33:30 GMT): 70%
2022-Mar-14 17:33:30 (2022-Mar-15 00:33:30 GMT): 80%
2022-Mar-14 17:33:30 (2022-Mar-15 00:33:30 GMT): 90%

Finished Levelizing
2022-Mar-14 17:33:30 (2022-Mar-15 00:33:30 GMT)

Starting Activity Propagation
2022-Mar-14 17:33:30 (2022-Mar-15 00:33:30 GMT)
2022-Mar-14 17:33:31 (2022-Mar-15 00:33:31 GMT): 10%
2022-Mar-14 17:33:31 (2022-Mar-15 00:33:31 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:33:32 (2022-Mar-15 00:33:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3088.69MB/4679.37MB/3228.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 17:33:32 (2022-Mar-15 00:33:32 GMT)
 ... Calculating switching power
2022-Mar-14 17:33:32 (2022-Mar-15 00:33:32 GMT): 10%
2022-Mar-14 17:33:32 (2022-Mar-15 00:33:32 GMT): 20%
2022-Mar-14 17:33:32 (2022-Mar-15 00:33:32 GMT): 30%
2022-Mar-14 17:33:32 (2022-Mar-15 00:33:32 GMT): 40%
2022-Mar-14 17:33:33 (2022-Mar-15 00:33:33 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 17:33:33 (2022-Mar-15 00:33:33 GMT): 60%
2022-Mar-14 17:33:34 (2022-Mar-15 00:33:34 GMT): 70%
2022-Mar-14 17:33:35 (2022-Mar-15 00:33:35 GMT): 80%
2022-Mar-14 17:33:36 (2022-Mar-15 00:33:36 GMT): 90%

Finished Calculating power
2022-Mar-14 17:33:36 (2022-Mar-15 00:33:36 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3089.22MB/4679.37MB/3228.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3089.22MB/4679.37MB/3228.78MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3089.22MB/4679.37MB/3228.78MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3089.22MB/4679.37MB/3228.78MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-14 17:33:36 (2022-Mar-15 00:33:36 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.90956384 	   65.5999%
Total Switching Power:      88.58053251 	   33.0333%
Total Leakage Power:         3.66513604 	    1.3668%
Total Power:               268.15523190
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.94       5.702      0.7194       106.4       39.67
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0      0.9945      0.9945      0.3708
Combinational                      69.38       66.19       1.907       137.5       51.27
Clock (Combinational)              6.584       16.69       0.044       23.32       8.696
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.9       88.58       3.665       268.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.9       88.58       3.665       268.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.584       16.69       0.044       23.32       8.696
-----------------------------------------------------------------------------------------
Total                              6.584       16.69       0.044       23.32       8.696
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3139.07MB/4731.87MB/3228.78MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:10:55, real = 0:10:53, mem = 3080.4M, totSessionCpu=5:49:56 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:55, real = 0:10:53, mem = 3076.9M, totSessionCpu=5:49:57 **
** Profile ** Start :  cpu=0:00:00.0, mem=3483.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=3483.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.7 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:19.7 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 60343. 
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  12.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:34.1 real=0:00:34.0 totSessionCpu=0:02:42 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:35.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:38.3/0:00:38.1 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:38.2, mem=3493.3M
** Profile ** Total reports :  cpu=0:00:00.4, mem=3485.3M
** Profile ** DRVs :  cpu=0:00:02.4, mem=3483.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.647  | -0.550  | -2.647  |
|           TNS (ns):| -1339.0 | -1271.7 | -67.298 |
|    Violating Paths:|  4269   |  4139   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.304  | -0.304  | -0.298  |
|           TNS (ns):|-970.170 | -83.367 |-921.245 |
|    Violating Paths:|  10000  |  1163   |  9410   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3483.3M
**optDesign ... cpu = 0:11:37, real = 0:11:36, mem = 3049.2M, totSessionCpu=5:50:38 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2973.7M, totSessionCpu=5:50:38 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	sum_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2022-Mar-14 17:34:31 (2022-Mar-15 00:34:31 GMT)
2022-Mar-14 17:34:31 (2022-Mar-15 00:34:31 GMT): 10%
2022-Mar-14 17:34:32 (2022-Mar-15 00:34:32 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:34:33 (2022-Mar-15 00:34:33 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 3034.7M, totSessionCpu=5:50:55 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3477.9M, init mem=3477.9M)
*info: Placed = 95937          (Fixed = 161)
*info: Unplaced = 0           
Placement Density:96.68%(442272/457474)
Placement Density (including fixed std cells):96.68%(442272/457474)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=3472.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 56527

Instance distribution across the VT partitions:

 LVT : inst = 27408 (48.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 27408 (48.5%)

 HVT : inst = 29119 (51.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29119 (51.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=95937 and nets=60514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3461.9M)
Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 3538.1M)
Extracted 20.0003% (CPU Time= 0:00:03.2  MEM= 3538.1M)
Extracted 30.0003% (CPU Time= 0:00:03.8  MEM= 3538.1M)
Extracted 40.0003% (CPU Time= 0:00:04.6  MEM= 3542.1M)
Extracted 50.0003% (CPU Time= 0:00:05.6  MEM= 3542.1M)
Extracted 60.0003% (CPU Time= 0:00:08.3  MEM= 3542.1M)
Extracted 70.0003% (CPU Time= 0:00:09.0  MEM= 3542.1M)
Extracted 80.0003% (CPU Time= 0:00:09.6  MEM= 3542.1M)
Extracted 90.0003% (CPU Time= 0:00:10.4  MEM= 3542.1M)
Extracted 100% (CPU Time= 0:00:12.9  MEM= 3542.1M)
Number of Extracted Resistors     : 1181556
Number of Extracted Ground Cap.   : 1168622
Number of Extracted Coupling Cap. : 2176816
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3510.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.7  Real Time: 0:00:16.0  MEM: 3510.820M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3499.73)
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3559.03 CPU=0:00:19.5 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3559.03 CPU=0:00:21.1 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3559.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3559.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3467.14)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 60343. 
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  23.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3473.3 CPU=0:00:11.4 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3473.3 CPU=0:00:11.6 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:43.6 real=0:00:43.0 totSessionCpu=5:51:59 mem=3473.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=3473.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=3473.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3473.3M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3488.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.647  | -0.550  | -2.647  |
|           TNS (ns):| -1339.0 | -1271.7 | -67.298 |
|    Violating Paths:|  4269   |  4139   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3488.6M
**optDesign ... cpu = 0:01:24, real = 0:01:22, mem = 2898.1M, totSessionCpu=5:52:02 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       311 (unrouted=0, trialRouted=0, noStatus=0, routed=311, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 60203 (unrouted=221, trialRouted=0, noStatus=0, routed=59982, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 310 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 457380.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       11824
      Delay constrained sinks:     11824
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 11824 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=306, i=4, icg=0, nicg=0, l=0, total=310
    cell areas       : b=2038.320um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2070.000um^2
    cell capacitance : b=1.127pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.191pF
    sink capacitance : count=11824, total=10.746pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.889pF, leaf=7.820pF, total=8.709pF
    wire lengths     : top=0.000um, trunk=6662.260um, leaf=52913.170um, total=59575.430um
    hp wire lengths  : top=0.000um, trunk=5464.000um, leaf=13453.400um, total=18917.400um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=160 avg=0.036ns sd=0.022ns min=0.010ns max=0.089ns {130 <= 0.063ns, 28 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=151 avg=0.081ns sd=0.024ns min=0.019ns max=0.106ns {24 <= 0.063ns, 14 <= 0.084ns, 99 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 12 CKBD16: 149 BUFFD12: 6 CKBD12: 13 CKBD8: 6 CKBD6: 5 BUFFD4: 9 CKBD4: 2 CKBD3: 9 CKBD2: 13 BUFFD1: 61 CKBD1: 15 CKBD0: 6 
     Invs: CKND16: 4 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.468, max=1.568, avg=0.852, sd=0.344], skew [1.101 vs 0.057*], 44.4% {0.539, 0.597} (wid=0.056 ws=0.034) (gid=1.524 gs=1.087)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 311, tested: 311, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              0                    0           0            0                    0                  0
  leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=306, i=4, icg=0, nicg=0, l=0, total=310
    cell areas       : b=2038.320um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2070.000um^2
    cell capacitance : b=1.127pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.191pF
    sink capacitance : count=11824, total=10.746pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.889pF, leaf=7.820pF, total=8.709pF
    wire lengths     : top=0.000um, trunk=6662.260um, leaf=52913.170um, total=59575.430um
    hp wire lengths  : top=0.000um, trunk=5464.000um, leaf=13453.400um, total=18917.400um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=160 avg=0.036ns sd=0.022ns min=0.010ns max=0.089ns {130 <= 0.063ns, 28 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=151 avg=0.081ns sd=0.024ns min=0.019ns max=0.106ns {24 <= 0.063ns, 14 <= 0.084ns, 99 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 12 CKBD16: 149 BUFFD12: 6 CKBD12: 13 CKBD8: 6 CKBD6: 5 BUFFD4: 9 CKBD4: 2 CKBD3: 9 CKBD2: 13 BUFFD1: 61 CKBD1: 15 CKBD0: 6 
     Invs: CKND16: 4 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.468, max=1.568, avg=0.852, sd=0.344], skew [1.101 vs 0.057*], 44.4% {0.539, 0.597} (wid=0.056 ws=0.034) (gid=1.524 gs=1.087)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 2 insts, 4 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO final:
    cell counts      : b=306, i=4, icg=0, nicg=0, l=0, total=310
    cell areas       : b=2038.320um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2070.000um^2
    cell capacitance : b=1.127pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.191pF
    sink capacitance : count=11824, total=10.746pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.889pF, leaf=7.820pF, total=8.709pF
    wire lengths     : top=0.000um, trunk=6662.260um, leaf=52913.170um, total=59575.430um
    hp wire lengths  : top=0.000um, trunk=5464.000um, leaf=13453.400um, total=18917.400um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=160 avg=0.036ns sd=0.022ns min=0.010ns max=0.089ns {130 <= 0.063ns, 28 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=151 avg=0.081ns sd=0.024ns min=0.019ns max=0.106ns {24 <= 0.063ns, 14 <= 0.084ns, 99 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 12 CKBD16: 149 BUFFD12: 6 CKBD12: 13 CKBD8: 6 CKBD6: 5 BUFFD4: 9 CKBD4: 2 CKBD3: 9 CKBD2: 13 BUFFD1: 61 CKBD1: 15 CKBD0: 6 
     Invs: CKND16: 4 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.468, max=1.568, avg=0.852, sd=0.344], skew [1.101 vs 0.057*], 44.4% {0.539, 0.597} (wid=0.056 ws=0.034) (gid=1.524 gs=1.087)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       311 (unrouted=0, trialRouted=0, noStatus=0, routed=311, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 60203 (unrouted=221, trialRouted=0, noStatus=0, routed=59982, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.4 real=0:00:06.4)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 3461.29M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 311 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:52:15.7/5:52:17.6 (1.0), mem = 3461.3M
(I,S,L,T): WC_VIEW: 170.493, 71.8892, 3.5487, 245.931
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    21|    21|    -1.98|    19|    19|    -0.11|     0|     0|     0|     0|     0|     0|    -2.65| -1338.60|       0|       0|       0|  96.70|          |         |
|    20|    20|    -1.94|    19|    19|    -0.11|     0|     0|     0|     0|     0|     0|    -2.65| -1338.60|       0|       0|       0|  96.70| 0:00:00.0|  3606.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 311 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 21 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    21 net(s): Could not be fixed as the violating term's net is not routed.


*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=3606.7M) ***

(I,S,L,T): WC_VIEW: 170.493, 71.8892, 3.5487, 245.931
*** DrvOpt [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 5:52:26.4/5:52:28.2 (1.0), mem = 3587.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:48, real = 0:01:46, mem = 3068.5M, totSessionCpu=5:52:26 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 3538.61M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3538.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3538.6M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3548.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3548.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.19min real=0.18min mem=3538.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.647  | -0.550  | -2.647  |
|           TNS (ns):| -1338.6 | -1271.3 | -67.265 |
|    Violating Paths:|  4269   |  4139   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3548.6M
**optDesign ... cpu = 0:01:50, real = 0:01:48, mem = 3057.4M, totSessionCpu=5:52:29 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:52, real = 0:01:50, mem = 3010.4M, totSessionCpu=5:52:31 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:02, mem=3526.07M, totSessionCpu=5:52:32).
**optDesign ... cpu = 0:01:54, real = 0:01:52, mem = 3010.8M, totSessionCpu=5:52:32 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=3526.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=3526.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3536.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3536.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.647  | -0.550  | -2.647  |
|           TNS (ns):| -1338.6 | -1271.3 | -67.265 |
|    Violating Paths:|  4269   |  4139   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3536.1M
**optDesign ... cpu = 0:01:57, real = 0:01:55, mem = 2998.5M, totSessionCpu=5:52:35 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (5:52:36 mem=3526.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3548.0MB
Summary Report:
Instances move: 0 (out of 56410 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 3548.0MB
*** Finished refinePlace (5:52:38 mem=3548.0M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 3
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 3

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar 14 17:36:20 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[23] of net sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[22] of net sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[21] of net sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[20] of net sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[19] of net sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[18] of net sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[17] of net sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[16] of net sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[15] of net sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[14] of net sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[13] of net sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[12] of net sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[11] of net sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[10] of net sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[9] of net sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[8] of net sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[7] of net sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[6] of net sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[5] of net sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[4] of net sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=60514)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 17:36:25 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 60512 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2960.93 (MB), peak = 3369.21 (MB)
#Merging special wires: starts on Mon Mar 14 17:36:29 2022 with memory = 2961.69 (MB), peak = 3369.21 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.3 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar 14 17:36:29 2022
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 10.32 (MB)
#Total memory = 2961.83 (MB)
#Peak memory = 3369.21 (MB)
#
#
#Start global routing on Mon Mar 14 17:36:29 2022
#
#
#Start global routing initialization on Mon Mar 14 17:36:29 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 10.33 (MB)
#Total memory = 2961.84 (MB)
#Peak memory = 3369.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2967.57 (MB), peak = 3369.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1432281 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3096 um.
#Total wire length on LAYER M2 = 368581 um.
#Total wire length on LAYER M3 = 500012 um.
#Total wire length on LAYER M4 = 317901 um.
#Total wire length on LAYER M5 = 203799 um.
#Total wire length on LAYER M6 = 30169 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444145
#Total number of multi-cut vias = 293221 ( 66.0%)
#Total number of single cut vias = 150924 ( 34.0%)
#Up-Via Summary (total 444145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144224 ( 70.0%)     61692 ( 30.0%)     205916
# M2              5309 (  3.0%)    169672 ( 97.0%)     174981
# M3              1195 (  2.5%)     47307 ( 97.5%)      48502
# M4               152 (  1.3%)     11765 ( 98.7%)      11917
# M5                28 (  1.3%)      2158 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               150924 ( 34.0%)    293221 ( 66.0%)     444145 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 4.25 (MB)
#Total memory = 2966.09 (MB)
#Peak memory = 3369.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2973.30 (MB), peak = 3369.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1432281 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3096 um.
#Total wire length on LAYER M2 = 368581 um.
#Total wire length on LAYER M3 = 500012 um.
#Total wire length on LAYER M4 = 317901 um.
#Total wire length on LAYER M5 = 203799 um.
#Total wire length on LAYER M6 = 30169 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444145
#Total number of multi-cut vias = 293221 ( 66.0%)
#Total number of single cut vias = 150924 ( 34.0%)
#Up-Via Summary (total 444145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144224 ( 70.0%)     61692 ( 30.0%)     205916
# M2              5309 (  3.0%)    169672 ( 97.0%)     174981
# M3              1195 (  2.5%)     47307 ( 97.5%)      48502
# M4               152 (  1.3%)     11765 ( 98.7%)      11917
# M5                28 (  1.3%)      2158 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               150924 ( 34.0%)    293221 ( 66.0%)     444145 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 357
#Total wire length = 1432281 um.
#Total half perimeter of net bounding box = 1269121 um.
#Total wire length on LAYER M1 = 3096 um.
#Total wire length on LAYER M2 = 368581 um.
#Total wire length on LAYER M3 = 500012 um.
#Total wire length on LAYER M4 = 317901 um.
#Total wire length on LAYER M5 = 203799 um.
#Total wire length on LAYER M6 = 30169 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444145
#Total number of multi-cut vias = 293221 ( 66.0%)
#Total number of single cut vias = 150924 ( 34.0%)
#Up-Via Summary (total 444145):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144224 ( 70.0%)     61692 ( 30.0%)     205916
# M2              5309 (  3.0%)    169672 ( 97.0%)     174981
# M3              1195 (  2.5%)     47307 ( 97.5%)      48502
# M4               152 (  1.3%)     11765 ( 98.7%)      11917
# M5                28 (  1.3%)      2158 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               150924 ( 34.0%)    293221 ( 66.0%)     444145 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 11.80 (MB)
#Total memory = 2973.64 (MB)
#Peak memory = 3369.21 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = -134.01 (MB)
#Total memory = 2938.32 (MB)
#Peak memory = 3369.21 (MB)
#Number of warnings = 22
#Total number of warnings = 136
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 17:36:47 2022
#
**optDesign ... cpu = 0:02:27, real = 0:02:25, mem = 2936.0M, totSessionCpu=5:53:05 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=95937 and nets=60514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3524.4M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 3600.6M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 3600.6M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 3600.6M)
Extracted 40.0003% (CPU Time= 0:00:04.4  MEM= 3604.6M)
Extracted 50.0002% (CPU Time= 0:00:05.4  MEM= 3604.6M)
Extracted 60.0003% (CPU Time= 0:00:08.2  MEM= 3604.6M)
Extracted 70.0002% (CPU Time= 0:00:08.9  MEM= 3604.6M)
Extracted 80.0003% (CPU Time= 0:00:09.5  MEM= 3604.6M)
Extracted 90.0002% (CPU Time= 0:00:10.3  MEM= 3604.6M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 3604.6M)
Number of Extracted Resistors     : 1179811
Number of Extracted Ground Cap.   : 1166877
Number of Extracted Coupling Cap. : 2171184
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3573.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.5  Real Time: 0:00:16.0  MEM: 3573.320M)
**optDesign ... cpu = 0:02:45, real = 0:02:42, mem = 2890.9M, totSessionCpu=5:53:23 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3508.77)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3568.07 CPU=0:00:19.3 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3568.07 CPU=0:00:21.8 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3568.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3568.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3528.18)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 60343. 
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  23.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3534.34 CPU=0:00:11.4 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3534.34 CPU=0:00:11.7 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:45.3 real=0:00:45.0 totSessionCpu=5:54:09 mem=3534.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=3534.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=3534.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3534.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3549.6M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.647  | -0.550  | -2.647  |
|           TNS (ns):| -1339.1 | -1271.8 | -67.298 |
|    Violating Paths:|  4269   |  4139   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3549.6M
**optDesign ... cpu = 0:03:33, real = 0:03:29, mem = 3008.0M, totSessionCpu=5:54:11 **
**optDesign ... cpu = 0:03:33, real = 0:03:29, mem = 3008.0M, totSessionCpu=5:54:11 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:36, real = 0:03:33, mem = 2994.0M, totSessionCpu=5:54:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=3511.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3511.6M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3521.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3511.6M
** Profile ** DRVs :  cpu=0:00:02.7, mem=3509.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.647  | -0.550  | -2.647  |
|           TNS (ns):| -1339.1 | -1271.8 | -67.298 |
|    Violating Paths:|  4269   |  4139   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3509.6M
**optDesign ... cpu = 0:03:41, real = 0:03:38, mem = 2989.7M, totSessionCpu=5:54:19 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2908.7M, totSessionCpu=5:54:19 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	sum_out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sum_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT)
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 10%
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 20%
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 30%
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 40%
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 50%
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 60%
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 70%
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 80%
2022-Mar-14 17:38:10 (2022-Mar-15 00:38:10 GMT): 90%

Finished Levelizing
2022-Mar-14 17:38:11 (2022-Mar-15 00:38:11 GMT)

Starting Activity Propagation
2022-Mar-14 17:38:11 (2022-Mar-15 00:38:11 GMT)
2022-Mar-14 17:38:11 (2022-Mar-15 00:38:11 GMT): 10%
2022-Mar-14 17:38:12 (2022-Mar-15 00:38:12 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:38:13 (2022-Mar-15 00:38:13 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 2983.8M, totSessionCpu=5:54:38 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3513.3M, init mem=3513.3M)
*info: Placed = 95937          (Fixed = 161)
*info: Unplaced = 0           
Placement Density:96.68%(442272/457474)
Placement Density (including fixed std cells):96.68%(442272/457474)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=3508.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 56527

Instance distribution across the VT partitions:

 LVT : inst = 27408 (48.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 27408 (48.5%)

 HVT : inst = 29119 (51.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29119 (51.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=95937 and nets=60514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3501.3M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 3577.4M)
Extracted 20.0003% (CPU Time= 0:00:03.1  MEM= 3577.4M)
Extracted 30.0002% (CPU Time= 0:00:03.7  MEM= 3577.4M)
Extracted 40.0003% (CPU Time= 0:00:04.5  MEM= 3581.4M)
Extracted 50.0002% (CPU Time= 0:00:05.6  MEM= 3581.4M)
Extracted 60.0003% (CPU Time= 0:00:08.3  MEM= 3581.4M)
Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 3581.4M)
Extracted 80.0003% (CPU Time= 0:00:09.6  MEM= 3581.4M)
Extracted 90.0002% (CPU Time= 0:00:10.5  MEM= 3581.4M)
Extracted 100% (CPU Time= 0:00:12.9  MEM= 3581.4M)
Number of Extracted Resistors     : 1179811
Number of Extracted Ground Cap.   : 1166877
Number of Extracted Coupling Cap. : 2171184
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3550.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.6  Real Time: 0:00:16.0  MEM: 3550.133M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 60343. 
Total number of fetched objects 60343
End delay calculation. (MEM=0 CPU=0:00:10.1 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.8 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:03:00 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=0:03:00 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:19.8/0:00:19.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3530.41)
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3589.7 CPU=0:00:19.3 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3589.7 CPU=0:00:20.9 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3589.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3589.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3505.82)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 60343. 
Total number of fetched objects 60343
AAE_INFO-618: Total number of nets in the design is 60514,  23.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3511.97 CPU=0:00:11.3 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3511.97 CPU=0:00:11.6 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:42.4 real=0:00:42.0 totSessionCpu=5:56:02 mem=3512.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=3512.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=3512.0M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3512.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3527.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.647  | -0.550  | -2.647  |
|           TNS (ns):| -1339.1 | -1271.8 | -67.298 |
|    Violating Paths:|  4269   |  4139   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.838%
       (96.697% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:45, real = 0:01:44, mem = 2976.2M, totSessionCpu=5:56:05 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -2.647
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 311 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:56:09.5/5:56:09.8 (1.0), mem = 3489.2M
(I,S,L,T): WC_VIEW: 170.493, 71.8946, 3.5487, 245.936
*info: 311 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.647 TNS Slack -1339.121 Density 96.70
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -67.298|
|reg2reg   |-0.550|-1271.822|
|HEPG      |-0.550|-1271.822|
|All Paths |-2.647|-1339.121|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -2.647|-1271.822|-1339.121|    96.70%|   0:00:00.0| 3588.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
|  -0.550|   -2.647|-1270.907|-1338.206|    96.70%|   0:00:04.0| 3652.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_59_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 8 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.547|   -2.647|-1274.064|-1341.363|    96.70%|   0:00:06.0| 3720.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.547|   -2.647|-1274.064|-1341.363|    96.70%|   0:00:04.0| 3737.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.0 real=0:00:14.0 mem=3737.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.1 real=0:00:14.0 mem=3737.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -67.298|
|reg2reg   |-0.547|-1274.064|
|HEPG      |-0.547|-1274.064|
|All Paths |-2.647|-1341.363|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -2.647 TNS Slack -1341.363 Density 96.70
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 1 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -67.298|
|reg2reg   |-0.547|-1274.064|
|HEPG      |-0.547|-1274.064|
|All Paths |-2.647|-1341.363|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 319 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:15.3 real=0:00:15.0 mem=3737.4M) ***
(I,S,L,T): WC_VIEW: 170.495, 71.8949, 3.54875, 245.939
*** SetupOpt [finish] : cpu/real = 0:00:31.1/0:00:31.1 (1.0), totSession cpu/real = 5:56:40.6/5:56:40.9 (1.0), mem = 3718.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (5:56:41 mem=3718.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3718.3MB
Summary Report:
Instances move: 0 (out of 56418 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3718.3MB
*** Finished refinePlace (5:56:43 mem=3718.3M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 319 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:56:44.2/5:56:44.5 (1.0), mem = 3614.3M
(I,S,L,T): WC_VIEW: 170.495, 71.8949, 3.54875, 245.939
*info: 319 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.647 TNS Slack -1341.363 Density 96.70
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.647|  -67.298|
|reg2reg   |-0.547|-1274.064|
|HEPG      |-0.547|-1274.064|
|All Paths |-2.647|-1341.363|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.547|   -2.647|-1274.064|-1341.363|    96.70%|   0:00:00.0| 3635.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.547|   -2.647|-1273.556|-1340.855|    96.70%|   0:00:00.0| 3676.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.547|   -2.647|-1273.536|-1340.835|    96.70%|   0:00:01.0| 3676.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.547|   -2.647|-1278.364|-1345.663|    96.70%|   0:00:01.0| 3714.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.547|   -2.647|-1278.514|-1345.812|    96.70%|   0:00:03.0| 3714.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_106_/E                            |
|  -0.547|   -2.647|-1278.496|-1345.795|    96.70%|   0:00:01.0| 3714.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.547|   -2.647|-1278.463|-1345.761|    96.70%|   0:00:02.0| 3714.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_63_/E                             |
|  -0.547|   -2.647|-1278.046|-1345.344|    96.70%|   0:00:00.0| 3714.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_6_/E                              |
|  -0.547|   -2.647|-1277.638|-1344.936|    96.70%|   0:00:01.0| 3714.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_114_/E                          |
|  -0.547|   -2.647|-1276.580|-1343.879|    96.70%|   0:00:00.0| 3714.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_26_/E                           |
|  -0.547|   -2.647|-1275.927|-1343.226|    96.70%|   0:00:02.0| 3714.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_94_/E                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 8 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.551|   -2.772|-1270.603|-1352.665|    96.70%|   0:00:09.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/Q_reg_112_/D       |
|  -0.551|   -2.772|-1270.535|-1352.598|    96.70%|   0:00:00.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_99_/E                           |
|  -0.551|   -2.772|-1270.531|-1352.593|    96.70%|   0:00:00.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.551|   -2.772|-1269.485|-1351.547|    96.70%|   0:00:01.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.551|   -2.772|-1268.229|-1350.291|    96.70%|   0:00:00.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.551|   -2.772|-1268.116|-1350.178|    96.70%|   0:00:00.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.551|   -2.772|-1267.094|-1349.156|    96.70%|   0:00:02.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_42_/E                             |
|  -0.551|   -2.772|-1267.074|-1349.136|    96.70%|   0:00:01.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_101_/E                          |
|  -0.551|   -2.772|-1266.931|-1348.993|    96.70%|   0:00:03.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.551|   -2.772|-1266.866|-1348.929|    96.70%|   0:00:00.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.551|   -2.772|-1266.729|-1348.791|    96.71%|   0:00:01.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_18_/E                             |
|  -0.551|   -2.772|-1266.727|-1348.790|    96.71%|   0:00:00.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_18_/E                             |
|  -0.551|   -2.772|-1266.727|-1348.790|    96.71%|   0:00:03.0| 3752.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.551|   -2.772|-1267.216|-1349.278|    96.71%|   0:00:09.0| 3775.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.551|   -2.772|-1267.212|-1349.274|    96.71%|   0:00:01.0| 3775.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.551|   -2.772|-1267.178|-1349.240|    96.71%|   0:00:01.0| 3775.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_23_/D  |
|  -0.551|   -2.772|-1267.160|-1349.222|    96.71%|   0:00:01.0| 3775.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.551|   -2.772|-1267.112|-1349.174|    96.71%|   0:00:00.0| 3775.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -0.551|   -2.772|-1267.100|-1349.163|    96.71%|   0:00:00.0| 3775.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.551|   -2.772|-1267.101|-1349.163|    96.71%|   0:00:00.0| 3775.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:44.0 real=0:00:43.0 mem=3775.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:44.1 real=0:00:44.0 mem=3775.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.772|  -82.062|
|reg2reg   |-0.551|-1267.101|
|HEPG      |-0.551|-1267.101|
|All Paths |-2.772|-1349.163|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -2.772 TNS Slack -1349.163 Density 96.71
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 50 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.772|  -82.062|
|reg2reg   |-0.551|-1267.077|
|HEPG      |-0.551|-1267.077|
|All Paths |-2.772|-1349.139|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:45.3 real=0:00:45.0 mem=3775.2M) ***
(I,S,L,T): WC_VIEW: 170.534, 71.9111, 3.54973, 245.994
*** SetupOpt [finish] : cpu/real = 0:00:58.4/0:00:58.3 (1.0), totSession cpu/real = 5:57:42.6/5:57:42.8 (1.0), mem = 3756.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (5:57:43 mem=3756.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3756.1MB
Summary Report:
Instances move: 0 (out of 56438 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3756.1MB
*** Finished refinePlace (5:57:46 mem=3756.1M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.551 ns

Start Layer Assignment ...
WNS(-0.551ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 86 cadidates out of 60542.
Total Assign Layers on 0 Nets (cpu 0:00:01.6).
GigaOpt: setting up router preferences
        design wns: -0.5506
        slack threshold: 0.8994
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1806 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.772 ns

Start Layer Assignment ...
WNS(-2.772ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 86 cadidates out of 60542.
Total Assign Layers on 0 Nets (cpu 0:00:01.5).
GigaOpt: setting up router preferences
        design wns: -2.7723
        slack threshold: -1.3223
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1806 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3760.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3760.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3760.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=3760.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.772  | -0.551  | -2.772  |
|           TNS (ns):| -1349.1 | -1267.1 | -82.062 |
|    Violating Paths:|  4281   |  4151   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.856%
       (96.715% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3760.6M
**optDesign ... cpu = 0:03:35, real = 0:03:33, mem = 3166.2M, totSessionCpu=5:57:54 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 54
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 54

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar 14 17:41:34 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[23] of net sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[22] of net sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[21] of net sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[20] of net sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[19] of net sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[18] of net sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[17] of net sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[16] of net sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[15] of net sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[14] of net sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[13] of net sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[12] of net sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[11] of net sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[10] of net sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[9] of net sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[8] of net sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[7] of net sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[6] of net sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[5] of net sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum_out[4] of net sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=60542)
#Processed 76 dirty instances, 183 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(68 insts marked dirty, reset pre-exisiting dirty flag on 69 insts, 174 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar 14 17:41:39 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 60540 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2963.71 (MB), peak = 3404.91 (MB)
#Merging special wires: starts on Mon Mar 14 17:41:43 2022 with memory = 2963.95 (MB), peak = 3404.91 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.3 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 338.32000 253.71000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 300.52000 252.29000 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 291.52000 570.51000 ) on M1 for NET core_instance/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 274.20000 651.80000 ) on M1 for NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 275.49500 651.70000 ) on M1 for NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN24_n17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 561.20000 648.20000 ) on M1 for NET core_instance/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 559.60000 648.20000 ) on M1 for NET core_instance/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 581.40000 631.80000 ) on M1 for NET core_instance/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 573.60000 624.60000 ) on M1 for NET core_instance/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 572.80000 624.60000 ) on M1 for NET core_instance/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 205.12000 525.89000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 171.20000 518.60000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 228.20000 486.20000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 309.00000 561.80000 ) on M1 for NET core_instance/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 347.20000 552.60000 ) on M1 for NET core_instance/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 576.40000 655.40000 ) on M1 for NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 584.20000 653.40000 ) on M1 for NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 561.20000 649.80000 ) on M1 for NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 206.29500 525.70000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN417_n25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 172.49500 518.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN417_n25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#155 routed nets are extracted.
#    123 (0.20%) extracted nets are partially routed.
#60149 routed net(s) are imported.
#17 (0.03%) nets are without wires.
#221 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 60542.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar 14 17:41:43 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.02 (MB)
#Total memory = 2963.95 (MB)
#Peak memory = 3404.91 (MB)
#
#
#Start global routing on Mon Mar 14 17:41:43 2022
#
#
#Start global routing initialization on Mon Mar 14 17:41:43 2022
#
#Number of eco nets is 124
#
#Start global routing data preparation on Mon Mar 14 17:41:43 2022
#
#Start routing resource analysis on Mon Mar 14 17:41:44 2022
#
#Routing resource analysis is done on Mon Mar 14 17:41:47 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3394          80       54056    93.88%
#  M2             V        3404          84       54056     0.86%
#  M3             H        3474           0       54056     0.01%
#  M4             V        3424          64       54056     0.00%
#  M5             H        3474           0       54056     0.00%
#  M6             V        3488           0       54056     0.00%
#  M7             H         868           0       54056     0.00%
#  M8             V         872           0       54056     0.00%
#  --------------------------------------------------------------
#  Total                  22399       0.81%      432448    11.84%
#
#  377 nets (0.62%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar 14 17:41:47 2022
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2970.89 (MB), peak = 3404.91 (MB)
#
#
#Global routing initialization is done on Mon Mar 14 17:41:47 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2972.06 (MB), peak = 3404.91 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2977.60 (MB), peak = 3404.91 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2977.60 (MB), peak = 3404.91 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.38 (MB), peak = 3404.91 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 221 (skipped).
#Total number of routable nets = 60321.
#Total number of nets in the design = 60542.
#
#141 routable nets have only global wires.
#60180 routable nets have only detail routed wires.
#37 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#411 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 37             104  
#------------------------------------------------
#        Total                 37             104  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                377           71                71           59873  
#-------------------------------------------------------------------------------
#        Total                377           71                71           59873  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2            4(0.01%)      2(0.00%)      0(0.00%)   (0.01%)
#  M3            0(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      4(0.00%)      2(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1432550 um.
#Total half perimeter of net bounding box = 1269403 um.
#Total wire length on LAYER M1 = 3094 um.
#Total wire length on LAYER M2 = 368609 um.
#Total wire length on LAYER M3 = 500146 um.
#Total wire length on LAYER M4 = 318000 um.
#Total wire length on LAYER M5 = 203808 um.
#Total wire length on LAYER M6 = 30169 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444288
#Total number of multi-cut vias = 293190 ( 66.0%)
#Total number of single cut vias = 151098 ( 34.0%)
#Up-Via Summary (total 444288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144277 ( 70.0%)     61686 ( 30.0%)     205963
# M2              5385 (  3.1%)    169651 ( 96.9%)     175036
# M3              1234 (  2.5%)     47304 ( 97.5%)      48538
# M4               157 (  1.3%)     11765 ( 98.7%)      11922
# M5                29 (  1.3%)      2157 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               151098 ( 34.0%)    293190 ( 66.0%)     444288 
#
#Total number of involved priority nets 33
#Maximum src to sink distance for priority net 140.2
#Average of max src_to_sink distance for priority net 35.8
#Average of ave src_to_sink distance for priority net 23.6
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 22.01 (MB)
#Total memory = 2985.96 (MB)
#Peak memory = 3404.91 (MB)
#
#Finished global routing on Mon Mar 14 17:41:52 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2977.74 (MB), peak = 3404.91 (MB)
#Start Track Assignment.
#Done with 41 horizontal wires in 2 hboxes and 42 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1432677 um.
#Total half perimeter of net bounding box = 1269403 um.
#Total wire length on LAYER M1 = 3110 um.
#Total wire length on LAYER M2 = 368644 um.
#Total wire length on LAYER M3 = 500212 um.
#Total wire length on LAYER M4 = 318004 um.
#Total wire length on LAYER M5 = 203813 um.
#Total wire length on LAYER M6 = 30171 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444288
#Total number of multi-cut vias = 293190 ( 66.0%)
#Total number of single cut vias = 151098 ( 34.0%)
#Up-Via Summary (total 444288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144277 ( 70.0%)     61686 ( 30.0%)     205963
# M2              5385 (  3.1%)    169651 ( 96.9%)     175036
# M3              1234 (  2.5%)     47304 ( 97.5%)      48538
# M4               157 (  1.3%)     11765 ( 98.7%)      11922
# M5                29 (  1.3%)      2157 ( 98.7%)       2186
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               151098 ( 34.0%)    293190 ( 66.0%)     444288 
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3093.71 (MB), peak = 3404.91 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        Total 
#	15        10        25        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:24
#Increased memory = 136.25 (MB)
#Total memory = 3095.18 (MB)
#Peak memory = 3404.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.0% of the total area was rechecked for DRC, and 4.3% required routing.
#   number of violations = 47
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            6        2        6        0        1        0       15
#	M2            0        0       22        1        0        2       25
#	M3            0        0        1        0        0        0        1
#	M4            0        0        6        0        0        0        6
#	Totals        6        2       35        1        1        2       47
#68 out of 95965 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 47
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            6        2        6        0        1        0       15
#	M2            0        0       22        1        0        2       25
#	M3            0        0        1        0        0        0        1
#	M4            0        0        6        0        0        0        6
#	Totals        6        2       35        1        1        2       47
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3130.84 (MB), peak = 3404.91 (MB)
#start 1st optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	          Short      Mar   Totals
#	M1            1        0        1
#	M2            1        1        2
#	M3            0        0        0
#	M4            6        0        6
#	Totals        8        1        9
#    number of process antenna violations = 1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3166.91 (MB), peak = 3404.91 (MB)
#start 2nd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	          Short      Mar   Totals
#	M1            1        0        1
#	M2            1        1        2
#	M3            0        0        0
#	M4            6        0        6
#	Totals        8        1        9
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3166.91 (MB), peak = 3404.91 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3186.21 (MB), peak = 3404.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1432569 um.
#Total half perimeter of net bounding box = 1269403 um.
#Total wire length on LAYER M1 = 3070 um.
#Total wire length on LAYER M2 = 368528 um.
#Total wire length on LAYER M3 = 500177 um.
#Total wire length on LAYER M4 = 318067 um.
#Total wire length on LAYER M5 = 203823 um.
#Total wire length on LAYER M6 = 30181 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444465
#Total number of multi-cut vias = 292917 ( 65.9%)
#Total number of single cut vias = 151548 ( 34.1%)
#Up-Via Summary (total 444465):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144344 ( 70.1%)     61624 ( 29.9%)     205968
# M2              5611 (  3.2%)    169498 ( 96.8%)     175109
# M3              1360 (  2.8%)     47260 ( 97.2%)      48620
# M4               180 (  1.5%)     11753 ( 98.5%)      11933
# M5                37 (  1.7%)      2155 ( 98.3%)       2192
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               151548 ( 34.1%)    292917 ( 65.9%)     444465 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = -109.57 (MB)
#Total memory = 2985.71 (MB)
#Peak memory = 3404.91 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2987.25 (MB), peak = 3404.91 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1432569 um.
#Total half perimeter of net bounding box = 1269403 um.
#Total wire length on LAYER M1 = 3070 um.
#Total wire length on LAYER M2 = 368528 um.
#Total wire length on LAYER M3 = 500177 um.
#Total wire length on LAYER M4 = 318067 um.
#Total wire length on LAYER M5 = 203823 um.
#Total wire length on LAYER M6 = 30181 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444465
#Total number of multi-cut vias = 292917 ( 65.9%)
#Total number of single cut vias = 151548 ( 34.1%)
#Up-Via Summary (total 444465):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144344 ( 70.1%)     61624 ( 29.9%)     205968
# M2              5611 (  3.2%)    169498 ( 96.8%)     175109
# M3              1360 (  2.8%)     47260 ( 97.2%)      48620
# M4               180 (  1.5%)     11753 ( 98.5%)      11933
# M5                37 (  1.7%)      2155 ( 98.3%)       2192
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               151548 ( 34.1%)    292917 ( 65.9%)     444465 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1432569 um.
#Total half perimeter of net bounding box = 1269403 um.
#Total wire length on LAYER M1 = 3070 um.
#Total wire length on LAYER M2 = 368528 um.
#Total wire length on LAYER M3 = 500177 um.
#Total wire length on LAYER M4 = 318067 um.
#Total wire length on LAYER M5 = 203823 um.
#Total wire length on LAYER M6 = 30181 um.
#Total wire length on LAYER M7 = 5417 um.
#Total wire length on LAYER M8 = 3306 um.
#Total number of vias = 444465
#Total number of multi-cut vias = 292917 ( 65.9%)
#Total number of single cut vias = 151548 ( 34.1%)
#Up-Via Summary (total 444465):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            144344 ( 70.1%)     61624 ( 29.9%)     205968
# M2              5611 (  3.2%)    169498 ( 96.8%)     175109
# M3              1360 (  2.8%)     47260 ( 97.2%)      48620
# M4               180 (  1.5%)     11753 ( 98.5%)      11933
# M5                37 (  1.7%)      2155 ( 98.3%)       2192
# M6                10 (  2.4%)       400 ( 97.6%)        410
# M7                 6 (  2.6%)       227 ( 97.4%)        233
#-----------------------------------------------------------
#               151548 ( 34.1%)    292917 ( 65.9%)     444465 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:27
#Increased memory = -107.59 (MB)
#Total memory = 2987.70 (MB)
#Peak memory = 3404.91 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = -228.36 (MB)
#Total memory = 2937.88 (MB)
#Peak memory = 3404.91 (MB)
#Number of warnings = 42
#Total number of warnings = 178
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 14 17:42:33 2022
#
**optDesign ... cpu = 0:04:34, real = 0:04:32, mem = 2891.8M, totSessionCpu=5:58:53 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=95965 and nets=60542 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3568.8M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 3644.9M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 3644.9M)
Extracted 30.0003% (CPU Time= 0:00:03.6  MEM= 3644.9M)
Extracted 40.0002% (CPU Time= 0:00:04.4  MEM= 3648.9M)
Extracted 50.0002% (CPU Time= 0:00:05.5  MEM= 3648.9M)
Extracted 60.0002% (CPU Time= 0:00:08.2  MEM= 3648.9M)
Extracted 70.0002% (CPU Time= 0:00:08.9  MEM= 3648.9M)
Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 3648.9M)
Extracted 90.0002% (CPU Time= 0:00:10.3  MEM= 3648.9M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 3648.9M)
Number of Extracted Resistors     : 1180332
Number of Extracted Ground Cap.   : 1167316
Number of Extracted Coupling Cap. : 2172312
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3617.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.4  Real Time: 0:00:16.0  MEM: 3617.648M)
**optDesign ... cpu = 0:04:51, real = 0:04:48, mem = 2894.9M, totSessionCpu=5:59:11 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3587.83)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 60371
AAE_INFO-618: Total number of nets in the design is 60542,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3647.12 CPU=0:00:19.0 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3647.12 CPU=0:00:21.3 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3647.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3647.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3607.24)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 60371. 
Total number of fetched objects 60371
AAE_INFO-618: Total number of nets in the design is 60542,  23.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3613.39 CPU=0:00:11.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3613.39 CPU=0:00:11.4 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:44.5 real=0:00:44.0 totSessionCpu=5:59:55 mem=3613.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=3613.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=3613.4M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3613.4M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3628.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.726  | -0.552  | -2.726  |
|           TNS (ns):| -1343.6 | -1266.5 | -77.100 |
|    Violating Paths:|  4278   |  4148   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.856%
       (96.715% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3628.7M
**optDesign ... cpu = 0:05:38, real = 0:05:35, mem = 3021.3M, totSessionCpu=5:59:58 **
**optDesign ... cpu = 0:05:38, real = 0:05:35, mem = 3021.3M, totSessionCpu=5:59:58 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -2.726
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 328 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:59:58.4/5:59:56.8 (1.0), mem = 3590.7M
(I,S,L,T): WC_VIEW: 170.533, 71.9115, 3.54973, 245.994
*info: 328 clock nets excluded
*info: 2 special nets excluded.
*info: 193 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.726 TNS Slack -1343.594 Density 96.71
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.726|  -77.100|
|reg2reg   |-0.552|-1266.494|
|HEPG      |-0.552|-1266.494|
|All Paths |-2.726|-1343.594|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.552|   -2.726|-1266.494|-1343.594|    96.71%|   0:00:00.0| 3746.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -0.552|   -2.726|-1266.494|-1343.594|    96.71%|   0:00:02.0| 3746.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_92_/E                             |
|  -0.552|   -2.726|-1266.494|-1343.594|    96.71%|   0:00:01.0| 3746.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.552|   -2.726|-1266.494|-1343.594|    96.71%|   0:00:00.0| 3746.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_94_/E                           |
|  -0.552|   -2.726|-1266.494|-1343.594|    96.71%|   0:00:01.0| 3746.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.552|   -2.726|-1266.494|-1343.594|    96.71%|   0:00:00.0| 3746.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=3746.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:04.0 mem=3746.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.726|  -77.100|
|reg2reg   |-0.552|-1266.494|
|HEPG      |-0.552|-1266.494|
|All Paths |-2.726|-1343.594|
+----------+------+---------+

OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.726|  -77.100|
|reg2reg   |-0.552|-1266.494|
|HEPG      |-0.552|-1266.494|
|All Paths |-2.726|-1343.594|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=3746.1M) ***
(I,S,L,T): WC_VIEW: 170.533, 71.9115, 3.54973, 245.994
*** SetupOpt [finish] : cpu/real = 0:00:18.5/0:00:18.5 (1.0), totSession cpu/real = 6:00:16.9/6:00:15.2 (1.0), mem = 3727.0M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:58, real = 0:05:54, mem = 3243.2M, totSessionCpu=6:00:17 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3656.97M, totSessionCpu=6:00:19).
**optDesign ... cpu = 0:05:59, real = 0:05:56, mem = 3237.6M, totSessionCpu=6:00:19 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:03, real = 0:05:59, mem = 3226.6M, totSessionCpu=6:00:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=3657.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=3657.0M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3667.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=3659.0M
** Profile ** DRVs :  cpu=0:00:02.7, mem=3657.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.726  | -0.552  | -2.726  |
|           TNS (ns):| -1343.6 | -1266.5 | -77.100 |
|    Violating Paths:|  4278   |  4148   |   130   |
|          All Paths:|  22432  |  11054  |  16778  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.111   |     19 (19)      |
|   max_tran     |     20 (20)      |   -1.941   |     20 (20)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.856%
       (96.715% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3657.0M
**optDesign ... cpu = 0:06:07, real = 0:06:05, mem = 3202.3M, totSessionCpu=6:00:27 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/14 17:44:06, mem=3123.5M)
% Begin Save ccopt configuration ... (date=03/14 17:44:06, mem=3123.5M)
% End Save ccopt configuration ... (date=03/14 17:44:07, total cpu=0:00:00.5, real=0:00:01.0, peak res=3123.8M, current mem=3123.8M)
% Begin Save netlist data ... (date=03/14 17:44:07, mem=3123.8M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/14 17:44:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=3123.8M, current mem=3112.7M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/14 17:44:08, mem=3114.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/14 17:44:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=3114.1M, current mem=3114.1M)
Saving scheduling_file.cts.31669 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/14 17:44:09, mem=3118.5M)
% End Save clock tree data ... (date=03/14 17:44:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=3118.5M, current mem=3118.5M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/14 17:44:09, mem=3118.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/14 17:44:10, total cpu=0:00:00.3, real=0:00:01.0, peak res=3118.6M, current mem=3118.6M)
Saving PG file route.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3596.9M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/14 17:44:10, mem=3118.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/14 17:44:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3118.6M, current mem=3118.6M)
% Begin Save routing data ... (date=03/14 17:44:10, mem=3118.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=3596.9M) ***
% End Save routing data ... (date=03/14 17:44:11, total cpu=0:00:00.9, real=0:00:01.0, peak res=3118.9M, current mem=3118.9M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3599.9M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/14 17:44:13, mem=3118.9M)
% End Save power constraints data ... (date=03/14 17:44:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=3118.9M, current mem=3118.9M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/14 17:44:15, total cpu=0:00:06.7, real=0:00:09.0, peak res=3123.8M, current mem=3119.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3594.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 38.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 31
  Overlap     : 0
End Summary

  Verification Complete : 31 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:38.5  MEM: 121.3M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar 14 17:44:53 2022

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (697.6000, 695.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:44:54 **** Processed 5000 nets.
**** 17:44:54 **** Processed 10000 nets.
**WARN: (IMPVFC-97):	IO pin sum_out[23] of net sum_out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[22] of net sum_out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[21] of net sum_out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[20] of net sum_out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[19] of net sum_out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[18] of net sum_out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[17] of net sum_out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[16] of net sum_out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[15] of net sum_out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[14] of net sum_out[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[13] of net sum_out[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[12] of net sum_out[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[11] of net sum_out[11] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[10] of net sum_out[10] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[9] of net sum_out[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[8] of net sum_out[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[7] of net sum_out[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[6] of net sum_out[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[5] of net sum_out[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin sum_out[4] of net sum_out[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 17:44:54 **** Processed 15000 nets.
**** 17:44:55 **** Processed 20000 nets.
**** 17:44:55 **** Processed 25000 nets.
**** 17:44:55 **** Processed 30000 nets.
**** 17:44:55 **** Processed 35000 nets.
**** 17:44:56 **** Processed 40000 nets.
**** 17:44:56 **** Processed 45000 nets.
**** 17:44:56 **** Processed 50000 nets.
**** 17:44:56 **** Processed 55000 nets.
**** 17:44:56 **** Processed 60000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Mar 14 17:44:58 2022
Time Elapsed: 0:00:05.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.5  MEM: -0.195M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3421.30MB/4912.70MB/3421.30MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3421.30MB/4912.70MB/3421.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3421.30MB/4912.70MB/3421.30MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-14 17:45:02 (2022-Mar-15 00:45:02 GMT)
2022-Mar-14 17:45:02 (2022-Mar-15 00:45:02 GMT): 10%
2022-Mar-14 17:45:02 (2022-Mar-15 00:45:02 GMT): 20%
2022-Mar-14 17:45:02 (2022-Mar-15 00:45:02 GMT): 30%
2022-Mar-14 17:45:02 (2022-Mar-15 00:45:02 GMT): 40%
2022-Mar-14 17:45:02 (2022-Mar-15 00:45:02 GMT): 50%
2022-Mar-14 17:45:03 (2022-Mar-15 00:45:03 GMT): 60%
2022-Mar-14 17:45:03 (2022-Mar-15 00:45:03 GMT): 70%
2022-Mar-14 17:45:03 (2022-Mar-15 00:45:03 GMT): 80%
2022-Mar-14 17:45:03 (2022-Mar-15 00:45:03 GMT): 90%

Finished Levelizing
2022-Mar-14 17:45:03 (2022-Mar-15 00:45:03 GMT)

Starting Activity Propagation
2022-Mar-14 17:45:03 (2022-Mar-15 00:45:03 GMT)
2022-Mar-14 17:45:04 (2022-Mar-15 00:45:04 GMT): 10%
2022-Mar-14 17:45:04 (2022-Mar-15 00:45:04 GMT): 20%

Finished Activity Propagation
2022-Mar-14 17:45:05 (2022-Mar-15 00:45:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3421.81MB/4912.70MB/3421.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-14 17:45:05 (2022-Mar-15 00:45:05 GMT)
 ... Calculating switching power
2022-Mar-14 17:45:05 (2022-Mar-15 00:45:05 GMT): 10%
2022-Mar-14 17:45:05 (2022-Mar-15 00:45:05 GMT): 20%
2022-Mar-14 17:45:05 (2022-Mar-15 00:45:05 GMT): 30%
2022-Mar-14 17:45:06 (2022-Mar-15 00:45:06 GMT): 40%
2022-Mar-14 17:45:06 (2022-Mar-15 00:45:06 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-14 17:45:06 (2022-Mar-15 00:45:06 GMT): 60%
2022-Mar-14 17:45:07 (2022-Mar-15 00:45:07 GMT): 70%
2022-Mar-14 17:45:08 (2022-Mar-15 00:45:08 GMT): 80%
2022-Mar-14 17:45:09 (2022-Mar-15 00:45:09 GMT): 90%

Finished Calculating power
2022-Mar-14 17:45:09 (2022-Mar-15 00:45:09 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3422.34MB/4912.70MB/3422.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3422.34MB/4912.70MB/3422.34MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=3422.34MB/4912.70MB/3422.34MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3422.34MB/4912.70MB/3422.34MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.98473966 	   65.5929%
Total Switching Power:      88.64746123 	   33.0406%
Total Leakage Power:         3.66637868 	    1.3665%
Total Power:               268.29857900
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=3454.71MB/4954.70MB/3454.71MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          95965

Ports/Pins                             7
    metal layer M1                     7

Nets                              734205
    metal layer M1                  5753
    metal layer M2                374340
    metal layer M3                235503
    metal layer M4                 89306
    metal layer M5                 25765
    metal layer M6                  2821
    metal layer M7                   541
    metal layer M8                   176

    Via Instances                 444465

Special Nets                        1140
    metal layer M1                  1132
    metal layer M2                     4
    metal layer M4                     4

    Via Instances                   3040

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               60654
    metal layer M1                  1966
    metal layer M2                 41542
    metal layer M3                 15124
    metal layer M4                  1584
    metal layer M5                   335
    metal layer M6                    95
    metal layer M7                     6
    metal layer M8                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Mon Mar 14 17:45:12 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Mon Mar 14 17:45:14 2022 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/fullchip_31669_dE8W6N.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/.mmmcywuahP/modes/CON/CON.sdc' ...
Current (total cpu=6:01:35, real=6:01:39, peak res=3501.1M, current mem=2820.1M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2830.5M, current mem=2830.5M)
Current (total cpu=6:01:36, real=6:01:39, peak res=3501.1M, current mem=2830.5M)
Reading latency file '/tmp/innovus_temp_31669_ieng6-ece-20.ucsd.edu_kawan_16hKYQ/.mmmcywuahP/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=3493 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3532.75)
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xb7)[0x12e85308]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7fcecafbc630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7fcecfa1e23a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7fcecebc70ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7fcecebcf954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7fcecfa1d897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fceca3d4555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 18 (Thread 0x7fcec6769700 (LWP 31746)):
#0  0x00007fceca4a7b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7fcebeedd700 (LWP 31747)):
#0  0x00007fcecafbb9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7fcebe6dc700 (LWP 31748)):
#0  0x00007fceca4a7b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7fcebdedb700 (LWP 31751)):
#0  0x00007fcecafbbe9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7fcebccd2700 (LWP 31753)):
#0  0x00007fceca4779fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fceca477894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7fcebc0b9700 (LWP 31789)):
#0  0x00007fceca4a5ddd in poll () from /lib64/libc.so.6
#1  0x00007fcecbeb0022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fcecbeb1c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fcebc10ea59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fcece9ea17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7fceb59f5700 (LWP 31790)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7fceb51f4700 (LWP 31791)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7fceb49f3700 (LWP 31792)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7fceb41f2700 (LWP 31793)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7fceb39f1700 (LWP 31794)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7fceb31f0700 (LWP 31795)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7fceb29ef700 (LWP 31796)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7fceb21ee700 (LWP 31797)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7fceb0f5f700 (LWP 31830)):
#0  0x00007fcecafbc3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7fce99c7b700 (LWP 31921)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fcece9eafbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fcece636e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fcece9ea17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7fce6dc76700 (LWP 32662)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7fced3f81400 (LWP 31669)):
#0  0x00007fceca477659 in waitpid () from /lib64/libc.so.6
#1  0x00007fceca3f4f62 in do_system () from /lib64/libc.so.6
#2  0x00007fceca3f5311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007fcecfa1e23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007fcecebc70ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007fcecebcf954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007fcecfa1d897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 32662]
[New LWP 31921]
[New LWP 31830]
[New LWP 31797]
[New LWP 31796]
[New LWP 31795]
[New LWP 31794]
[New LWP 31793]
[New LWP 31792]
[New LWP 31791]
[New LWP 31790]
[New LWP 31789]
[New LWP 31753]
[New LWP 31751]
[New LWP 31748]
[New LWP 31747]
[New LWP 31746]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007fceca477659 in waitpid () from /lib64/libc.so.6

Thread 18 (Thread 0x7fcec6769700 (LWP 31746)):
#0  0x00007fceca4a7b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7fcebeedd700 (LWP 31747)):
#0  0x00007fcecafbb9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7fcebe6dc700 (LWP 31748)):
#0  0x00007fceca4a7b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7fcebdedb700 (LWP 31751)):
#0  0x00007fcecafbbe9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7fcebccd2700 (LWP 31753)):
#0  0x00007fceca4779fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fceca477894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7fcebc0b9700 (LWP 31789)):
#0  0x00007fceca4a5ddd in poll () from /lib64/libc.so.6
#1  0x00007fcecbeb0022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fcecbeb1c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fcebc10ea59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fcece9ea17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7fceb59f5700 (LWP 31790)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7fceb51f4700 (LWP 31791)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7fceb49f3700 (LWP 31792)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7fceb41f2700 (LWP 31793)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7fceb39f1700 (LWP 31794)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7fceb31f0700 (LWP 31795)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7fceb29ef700 (LWP 31796)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7fceb21ee700 (LWP 31797)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fceb93250b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fceb9324c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7fceb0f5f700 (LWP 31830)):
#0  0x00007fcecafbc3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7fce99c7b700 (LWP 31921)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fcece9eafbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fcece636e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fcece9ea17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7fce6dc76700 (LWP 32662)):
#0  0x00007fcecafb8a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fcecafb4ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fceca4b0b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7fced3f81400 (LWP 31669)):
#0  0x00007fceca477659 in waitpid () from /lib64/libc.so.6
#1  0x00007fceca3f4f62 in do_system () from /lib64/libc.so.6
#2  0x00007fceca3f5311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007fcecfa1e23a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007fcecebc70ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007fcecebcf954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007fcecfa1d897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 31669] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 31669) detached]

*** Memory Usage v#1 (Current mem = 3509.746M, initial mem = 291.785M) ***
*** Message Summary: 6435 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=6:01:40, real=6:02:21, mem=3509.7M) ---
