// Seed: 3645120798
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd37
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire _id_1;
  logic id_8 = -1;
  wire [id_1 : id_3] id_9, id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_11,
      id_9,
      id_6
  );
  assign id_3 = id_1;
endmodule
