--
--	Conversion of MotorControl2.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Nov 01 15:13:42 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \lcd:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \lcd:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \lcd:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \lcd:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \lcd:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \lcd:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \lcd:tmpOE__LCDPort_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \lcd:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \lcd:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \lcd:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \lcd:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \lcd:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \lcd:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \lcd:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \lcd:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \lcd:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \lcd:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \lcd:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \lcd:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \lcd:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \lcd:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \lcd:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \lcd:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL Net_6 : bit;
SIGNAL \enc:Net_1129\ : bit;
SIGNAL \enc:Cnt16:Net_43\ : bit;
SIGNAL \enc:Net_1275\ : bit;
SIGNAL \enc:Cnt16:Net_49\ : bit;
SIGNAL \enc:Cnt16:Net_82\ : bit;
SIGNAL \enc:Cnt16:Net_89\ : bit;
SIGNAL \enc:Net_1251\ : bit;
SIGNAL \enc:Cnt16:Net_95\ : bit;
SIGNAL \enc:Cnt16:Net_91\ : bit;
SIGNAL \enc:Cnt16:Net_102\ : bit;
SIGNAL Net_5 : bit;
SIGNAL \enc:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \enc:Net_1260\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \enc:Net_1264\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \enc:Net_1203\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \enc:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \enc:Net_1290\ : bit;
SIGNAL \enc:bQuadDec:sync_clock\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \enc:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \enc:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \enc:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \enc:bQuadDec:A_j\ : bit;
SIGNAL \enc:bQuadDec:A_k\ : bit;
SIGNAL \enc:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \enc:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \enc:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \enc:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \enc:bQuadDec:B_j\ : bit;
SIGNAL \enc:bQuadDec:B_k\ : bit;
SIGNAL \enc:bQuadDec:quad_B_filt\ : bit;
SIGNAL \enc:bQuadDec:index_filt\ : bit;
SIGNAL \enc:Net_1232\ : bit;
SIGNAL \enc:bQuadDec:state_2\ : bit;
SIGNAL \enc:bQuadDec:error\ : bit;
SIGNAL \enc:bQuadDec:state_3\ : bit;
SIGNAL \enc:bQuadDec:state_1\ : bit;
SIGNAL \enc:bQuadDec:state_0\ : bit;
SIGNAL \enc:bQuadDec:status_0\ : bit;
SIGNAL \enc:Net_530\ : bit;
SIGNAL \enc:bQuadDec:status_1\ : bit;
SIGNAL \enc:Net_611\ : bit;
SIGNAL \enc:bQuadDec:status_2\ : bit;
SIGNAL \enc:bQuadDec:status_3\ : bit;
SIGNAL \enc:bQuadDec:status_4\ : bit;
SIGNAL \enc:bQuadDec:status_5\ : bit;
SIGNAL \enc:bQuadDec:status_6\ : bit;
SIGNAL \enc:Net_1151\ : bit;
SIGNAL \enc:Net_1248\ : bit;
SIGNAL \enc:Net_1229\ : bit;
SIGNAL \enc:Net_1272\ : bit;
SIGNAL \enc:Net_1287\ : bit;
SIGNAL tmpOE__C1_net_0 : bit;
SIGNAL tmpIO_0__C1_net_0 : bit;
TERMINAL tmpSIOVREF__C1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__C1_net_0 : bit;
SIGNAL tmpOE__C2_net_0 : bit;
SIGNAL tmpIO_0__C2_net_0 : bit;
TERMINAL tmpSIOVREF__C2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__C2_net_0 : bit;
SIGNAL tmpOE__motora_net_0 : bit;
SIGNAL Net_182 : bit;
SIGNAL tmpFB_0__motora_net_0 : bit;
SIGNAL tmpIO_0__motora_net_0 : bit;
TERMINAL tmpSIOVREF__motora_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motora_net_0 : bit;
SIGNAL \pwm:PWMUDB:km_run\ : bit;
SIGNAL \pwm:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_168 : bit;
SIGNAL \pwm:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \pwm:PWMUDB:control_7\ : bit;
SIGNAL \pwm:PWMUDB:control_6\ : bit;
SIGNAL \pwm:PWMUDB:control_5\ : bit;
SIGNAL \pwm:PWMUDB:control_4\ : bit;
SIGNAL \pwm:PWMUDB:control_3\ : bit;
SIGNAL \pwm:PWMUDB:control_2\ : bit;
SIGNAL \pwm:PWMUDB:control_1\ : bit;
SIGNAL \pwm:PWMUDB:control_0\ : bit;
SIGNAL \pwm:PWMUDB:ctrl_enable\ : bit;
SIGNAL \pwm:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \pwm:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \pwm:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \pwm:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \pwm:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \pwm:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \pwm:PWMUDB:prevCapture\ : bit;
SIGNAL \pwm:PWMUDB:capt_rising\ : bit;
SIGNAL \pwm:PWMUDB:capt_falling\ : bit;
SIGNAL \pwm:PWMUDB:hwCapture\ : bit;
SIGNAL \pwm:PWMUDB:hwEnable\ : bit;
SIGNAL \pwm:PWMUDB:trig_last\ : bit;
SIGNAL \pwm:PWMUDB:trig_rise\ : bit;
SIGNAL \pwm:PWMUDB:trig_fall\ : bit;
SIGNAL \pwm:PWMUDB:trig_out\ : bit;
SIGNAL \pwm:PWMUDB:runmode_enable\ : bit;
SIGNAL \pwm:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_127 : bit;
SIGNAL \pwm:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \pwm:PWMUDB:final_enable\ : bit;
SIGNAL \pwm:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \pwm:PWMUDB:tc_i\ : bit;
SIGNAL \pwm:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \pwm:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \pwm:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \pwm:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \pwm:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \pwm:PWMUDB:sc_kill\ : bit;
SIGNAL \pwm:PWMUDB:min_kill\ : bit;
SIGNAL \pwm:PWMUDB:final_kill\ : bit;
SIGNAL \pwm:PWMUDB:km_tc\ : bit;
SIGNAL \pwm:PWMUDB:db_tc\ : bit;
SIGNAL \pwm:PWMUDB:dith_count_1\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \pwm:PWMUDB:dith_count_0\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \pwm:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \pwm:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \pwm:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \pwm:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \pwm:PWMUDB:dith_sel\ : bit;
SIGNAL \pwm:PWMUDB:status_6\ : bit;
SIGNAL \pwm:PWMUDB:status_5\ : bit;
SIGNAL \pwm:PWMUDB:status_4\ : bit;
SIGNAL \pwm:PWMUDB:status_3\ : bit;
SIGNAL \pwm:PWMUDB:status_2\ : bit;
SIGNAL \pwm:PWMUDB:status_1\ : bit;
SIGNAL \pwm:PWMUDB:status_0\ : bit;
SIGNAL \pwm:Net_55\ : bit;
SIGNAL \pwm:PWMUDB:prevCompare1\ : bit;
SIGNAL \pwm:PWMUDB:cmp1\ : bit;
SIGNAL \pwm:PWMUDB:cmp1_status\ : bit;
SIGNAL \pwm:PWMUDB:prevCompare2\ : bit;
SIGNAL \pwm:PWMUDB:cmp2\ : bit;
SIGNAL \pwm:PWMUDB:cmp2_status\ : bit;
SIGNAL \pwm:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \pwm:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \pwm:PWMUDB:final_kill_reg\ : bit;
SIGNAL \pwm:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \pwm:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \pwm:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \pwm:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \pwm:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \pwm:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \pwm:PWMUDB:fifo_full\ : bit;
SIGNAL \pwm:PWMUDB:cs_addr_2\ : bit;
SIGNAL \pwm:PWMUDB:cs_addr_1\ : bit;
SIGNAL \pwm:PWMUDB:cs_addr_0\ : bit;
SIGNAL \pwm:PWMUDB:final_capture\ : bit;
SIGNAL \pwm:PWMUDB:cmp1_eq\ : bit;
SIGNAL \pwm:PWMUDB:cmp1_less\ : bit;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:cmp2_eq\ : bit;
SIGNAL \pwm:PWMUDB:cmp2_less\ : bit;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:fifo_nempty\ : bit;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwm:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwm:PWMUDB:compare1\ : bit;
SIGNAL \pwm:PWMUDB:compare2\ : bit;
SIGNAL \pwm:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \pwm:PWMUDB:pwm_i\ : bit;
SIGNAL \pwm:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \pwm:PWMUDB:pwm1_i\ : bit;
SIGNAL \pwm:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \pwm:PWMUDB:pwm2_i\ : bit;
SIGNAL \pwm:PWMUDB:tc_i_reg\ : bit;
SIGNAL \pwm:Net_101\ : bit;
SIGNAL \pwm:Net_96\ : bit;
SIGNAL Net_172 : bit;
SIGNAL \pwm:PWMUDB:pwm_temp\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \pwm:PWMUDB:MODIN1_1\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \pwm:PWMUDB:MODIN1_0\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \pwm:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_188 : bit;
SIGNAL Net_173 : bit;
SIGNAL Net_170 : bit;
SIGNAL \pwm:Net_113\ : bit;
SIGNAL \pwm:Net_107\ : bit;
SIGNAL \pwm:Net_114\ : bit;
SIGNAL tmpOE__motorb_net_0 : bit;
SIGNAL tmpFB_0__motorb_net_0 : bit;
SIGNAL tmpIO_0__motorb_net_0 : bit;
TERMINAL tmpSIOVREF__motorb_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motorb_net_0 : bit;
SIGNAL \uart:Net_9\ : bit;
SIGNAL \uart:Net_61\ : bit;
SIGNAL \uart:BUART:clock_op\ : bit;
SIGNAL \uart:BUART:reset_reg\ : bit;
SIGNAL Net_194 : bit;
SIGNAL \uart:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart:BUART:FinalParityType_1\ : bit;
SIGNAL \uart:BUART:FinalParityType_0\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart:BUART:reset_sr\ : bit;
SIGNAL \uart:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_190 : bit;
SIGNAL \uart:BUART:txn\ : bit;
SIGNAL Net_196 : bit;
SIGNAL \uart:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_197 : bit;
SIGNAL \uart:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart:BUART:tx_state_1\ : bit;
SIGNAL \uart:BUART:tx_state_0\ : bit;
SIGNAL \uart:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \uart:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart:BUART:tx_shift_out\ : bit;
SIGNAL \uart:BUART:tx_fifo_notfull\ : bit;
SIGNAL \uart:BUART:tx_fifo_empty\ : bit;
SIGNAL \uart:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:counter_load_not\ : bit;
SIGNAL \uart:BUART:tx_state_2\ : bit;
SIGNAL \uart:BUART:tx_bitclk_dp\ : bit;
SIGNAL \uart:BUART:tx_counter_dp\ : bit;
SIGNAL \uart:BUART:sc_out_7\ : bit;
SIGNAL \uart:BUART:sc_out_6\ : bit;
SIGNAL \uart:BUART:sc_out_5\ : bit;
SIGNAL \uart:BUART:sc_out_4\ : bit;
SIGNAL \uart:BUART:sc_out_3\ : bit;
SIGNAL \uart:BUART:sc_out_2\ : bit;
SIGNAL \uart:BUART:sc_out_1\ : bit;
SIGNAL \uart:BUART:sc_out_0\ : bit;
SIGNAL \uart:BUART:tx_counter_tc\ : bit;
SIGNAL \uart:BUART:tx_status_6\ : bit;
SIGNAL \uart:BUART:tx_status_5\ : bit;
SIGNAL \uart:BUART:tx_status_4\ : bit;
SIGNAL \uart:BUART:tx_status_0\ : bit;
SIGNAL \uart:BUART:tx_status_1\ : bit;
SIGNAL \uart:BUART:tx_status_2\ : bit;
SIGNAL \uart:BUART:tx_status_3\ : bit;
SIGNAL Net_192 : bit;
SIGNAL \uart:BUART:tx_bitclk\ : bit;
SIGNAL \uart:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \uart:BUART:tx_mark\ : bit;
SIGNAL \uart:BUART:tx_parity_bit\ : bit;
SIGNAL \uart:BUART:rx_addressmatch\ : bit;
SIGNAL \uart:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart:BUART:rx_state_1\ : bit;
SIGNAL \uart:BUART:rx_state_0\ : bit;
SIGNAL \uart:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart:BUART:rx_postpoll\ : bit;
SIGNAL \uart:BUART:rx_load_fifo\ : bit;
SIGNAL \uart:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart:BUART:hd_shift_out\ : bit;
SIGNAL \uart:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart:BUART:rx_fifofull\ : bit;
SIGNAL \uart:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart:BUART:rx_counter_load\ : bit;
SIGNAL \uart:BUART:rx_state_3\ : bit;
SIGNAL \uart:BUART:rx_state_2\ : bit;
SIGNAL \uart:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart:BUART:rx_count_2\ : bit;
SIGNAL \uart:BUART:rx_count_1\ : bit;
SIGNAL \uart:BUART:rx_count_0\ : bit;
SIGNAL \uart:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart:BUART:rx_count_6\ : bit;
SIGNAL \uart:BUART:rx_count_5\ : bit;
SIGNAL \uart:BUART:rx_count_4\ : bit;
SIGNAL \uart:BUART:rx_count_3\ : bit;
SIGNAL \uart:BUART:rx_count7_tc\ : bit;
SIGNAL \uart:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart:BUART:rx_bitclk\ : bit;
SIGNAL \uart:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart:BUART:pollingrange\ : bit;
SIGNAL \uart:BUART:pollcount_1\ : bit;
SIGNAL Net_195 : bit;
SIGNAL \uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \uart:BUART:pollcount_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:rx_status_0\ : bit;
SIGNAL \uart:BUART:rx_markspace_status\ : bit;
SIGNAL \uart:BUART:rx_status_1\ : bit;
SIGNAL \uart:BUART:rx_status_2\ : bit;
SIGNAL \uart:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart:BUART:rx_status_3\ : bit;
SIGNAL \uart:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart:BUART:rx_status_4\ : bit;
SIGNAL \uart:BUART:rx_status_5\ : bit;
SIGNAL \uart:BUART:rx_status_6\ : bit;
SIGNAL \uart:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_191 : bit;
SIGNAL \uart:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart:BUART:rx_break_status\ : bit;
SIGNAL \uart:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \uart:BUART:rx_address_detected\ : bit;
SIGNAL \uart:BUART:rx_last\ : bit;
SIGNAL \uart:BUART:rx_parity_bit\ : bit;
SIGNAL \uart:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \uart:BUART:sRX:MODIN5_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \uart:BUART:sRX:MODIN5_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \uart:BUART:sRX:MODIN5_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODIN5_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \uart:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \uart:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \uart:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \enc:Net_1251\\D\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \enc:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \enc:Net_1203\\D\ : bit;
SIGNAL \enc:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \enc:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \enc:bQuadDec:state_2\\D\ : bit;
SIGNAL \enc:bQuadDec:state_3\\D\ : bit;
SIGNAL \enc:bQuadDec:state_1\\D\ : bit;
SIGNAL \enc:bQuadDec:state_0\\D\ : bit;
SIGNAL \pwm:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \pwm:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \pwm:PWMUDB:trig_last\\D\ : bit;
SIGNAL \pwm:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \pwm:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \pwm:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \pwm:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \pwm:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \pwm:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \pwm:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \pwm:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \pwm:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \pwm:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \pwm:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \pwm:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \pwm:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \pwm:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \uart:BUART:reset_reg\\D\ : bit;
SIGNAL \uart:BUART:txn\\D\ : bit;
SIGNAL \uart:BUART:tx_state_1\\D\ : bit;
SIGNAL \uart:BUART:tx_state_0\\D\ : bit;
SIGNAL \uart:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_192D : bit;
SIGNAL \uart:BUART:tx_bitclk\\D\ : bit;
SIGNAL \uart:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \uart:BUART:tx_mark\\D\ : bit;
SIGNAL \uart:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \uart:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart:BUART:rx_last\\D\ : bit;
SIGNAL \uart:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\enc:Cnt16:CounterUDB:reload\ <= (\enc:Cnt16:CounterUDB:overflow\
	OR \enc:Cnt16:CounterUDB:status_1\
	OR \enc:Net_1260\);

\enc:Cnt16:CounterUDB:status_0\ <= ((not \enc:Cnt16:CounterUDB:prevCompare\ and \enc:Cnt16:CounterUDB:cmp_out_i\));

\enc:Cnt16:CounterUDB:status_2\ <= ((not \enc:Cnt16:CounterUDB:overflow_reg_i\ and \enc:Cnt16:CounterUDB:overflow\));

\enc:Cnt16:CounterUDB:status_3\ <= ((not \enc:Cnt16:CounterUDB:underflow_reg_i\ and \enc:Cnt16:CounterUDB:status_1\));

\enc:Cnt16:CounterUDB:count_enable\ <= ((not \enc:Cnt16:CounterUDB:count_stored_i\ and \enc:Cnt16:CounterUDB:control_7\ and \enc:Net_1203\));

\enc:Cnt16:CounterUDB:reload_tc\ <= (\enc:Cnt16:CounterUDB:status_1\
	OR \enc:Cnt16:CounterUDB:overflow\);

\enc:bQuadDec:quad_A_filt\\D\ <= ((\enc:bQuadDec:quad_A_delayed_0\ and \enc:bQuadDec:quad_A_delayed_1\ and \enc:bQuadDec:quad_A_delayed_2\)
	OR (\enc:bQuadDec:quad_A_delayed_2\ and \enc:bQuadDec:quad_A_filt\)
	OR (\enc:bQuadDec:quad_A_delayed_1\ and \enc:bQuadDec:quad_A_filt\)
	OR (\enc:bQuadDec:quad_A_delayed_0\ and \enc:bQuadDec:quad_A_filt\));

\enc:bQuadDec:quad_B_filt\\D\ <= ((\enc:bQuadDec:quad_B_delayed_0\ and \enc:bQuadDec:quad_B_delayed_1\ and \enc:bQuadDec:quad_B_delayed_2\)
	OR (\enc:bQuadDec:quad_B_delayed_2\ and \enc:bQuadDec:quad_B_filt\)
	OR (\enc:bQuadDec:quad_B_delayed_1\ and \enc:bQuadDec:quad_B_filt\)
	OR (\enc:bQuadDec:quad_B_delayed_0\ and \enc:bQuadDec:quad_B_filt\));

\enc:bQuadDec:state_3\\D\ <= ((not \enc:Net_1260\ and not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:state_1\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:state_0\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and \enc:bQuadDec:state_1\ and \enc:bQuadDec:state_0\)
	OR (not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:quad_B_filt\));

\enc:bQuadDec:state_2\\D\ <= ((\enc:bQuadDec:error\ and \enc:bQuadDec:state_0\)
	OR (\enc:Net_1260\ and \enc:bQuadDec:state_0\)
	OR (\enc:bQuadDec:error\ and \enc:bQuadDec:state_1\)
	OR (\enc:Net_1260\ and \enc:bQuadDec:state_1\)
	OR (\enc:Net_1260\ and \enc:bQuadDec:error\));

\enc:bQuadDec:state_1\\D\ <= ((not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_A_filt\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:error\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:state_0\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:state_1\));

\enc:bQuadDec:state_0\\D\ <= ((not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_B_filt\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:error\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:state_1\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:state_0\));

\enc:Net_1251\\D\ <= ((not \enc:Net_1260\ and not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:state_1\ and \enc:bQuadDec:state_0\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:state_1\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:state_0\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:Net_1251\ and \enc:bQuadDec:error\)
	OR (not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_B_filt\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and \enc:Net_1251\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:state_0\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and \enc:Net_1251\ and \enc:bQuadDec:state_1\)
	OR (not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:Net_1251\ and \enc:bQuadDec:quad_B_filt\)
	OR (not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:Net_1251\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_0\ and \enc:Net_1251\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and \enc:Net_1251\ and \enc:bQuadDec:quad_B_filt\));

\enc:Net_1203\\D\ <= ((not \enc:Net_1260\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:Net_1203\ and \enc:bQuadDec:error\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:state_1\ and \enc:bQuadDec:state_0\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:error\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:state_1\ and \enc:bQuadDec:state_0\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:state_1\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:state_1\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and \enc:bQuadDec:state_0\)
	OR (not \enc:Net_1260\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and \enc:bQuadDec:quad_A_filt\ and \enc:bQuadDec:quad_B_filt\ and \enc:bQuadDec:state_0\)
	OR (not \enc:bQuadDec:quad_B_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_A_filt\)
	OR (not \enc:bQuadDec:quad_A_filt\ and not \enc:bQuadDec:error\ and not \enc:bQuadDec:state_1\ and not \enc:bQuadDec:state_0\ and \enc:bQuadDec:quad_B_filt\));

\enc:Net_530\ <= ((not \enc:Net_1264\ and \enc:Net_1275\ and \enc:Net_1251\));

\enc:Net_611\ <= ((not \enc:Net_1251\ and not \enc:Net_1264\ and \enc:Net_1275\));

\pwm:PWMUDB:sc_kill_tmp\\D\ <= (not \pwm:PWMUDB:tc_i\);

\pwm:PWMUDB:dith_count_1\\D\ <= ((not \pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:tc_i\ and \pwm:PWMUDB:dith_count_0\)
	OR (not \pwm:PWMUDB:dith_count_0\ and \pwm:PWMUDB:dith_count_1\)
	OR (not \pwm:PWMUDB:tc_i\ and \pwm:PWMUDB:dith_count_1\));

\pwm:PWMUDB:dith_count_0\\D\ <= ((not \pwm:PWMUDB:dith_count_0\ and \pwm:PWMUDB:tc_i\)
	OR (not \pwm:PWMUDB:tc_i\ and \pwm:PWMUDB:dith_count_0\));

\pwm:PWMUDB:cmp1_status\ <= ((not \pwm:PWMUDB:prevCompare1\ and \pwm:PWMUDB:cmp1_less\));

\pwm:PWMUDB:cmp2_status\ <= ((not \pwm:PWMUDB:prevCompare2\ and \pwm:PWMUDB:cmp2_less\));

\pwm:PWMUDB:status_2\ <= ((\pwm:PWMUDB:runmode_enable\ and \pwm:PWMUDB:tc_i\));

\pwm:PWMUDB:pwm1_i\ <= ((\pwm:PWMUDB:runmode_enable\ and \pwm:PWMUDB:cmp1_less\));

\pwm:PWMUDB:pwm2_i\ <= ((\pwm:PWMUDB:runmode_enable\ and \pwm:PWMUDB:cmp2_less\));

Net_190 <= (not \uart:BUART:txn\);

\uart:BUART:counter_load_not\ <= ((not \uart:BUART:tx_bitclk_enable_pre\ and \uart:BUART:tx_state_2\)
	OR \uart:BUART:tx_state_0\
	OR \uart:BUART:tx_state_1\);

\uart:BUART:tx_status_0\ <= ((not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk_enable_pre\ and \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_state_2\));

\uart:BUART:tx_status_2\ <= (not \uart:BUART:tx_fifo_notfull\);

Net_192D <= ((not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:tx_state_1\));

\uart:BUART:tx_bitclk\\D\ <= ((not \uart:BUART:tx_state_2\ and \uart:BUART:tx_bitclk_enable_pre\)
	OR (\uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk_enable_pre\)
	OR (\uart:BUART:tx_state_1\ and \uart:BUART:tx_bitclk_enable_pre\));

\uart:BUART:tx_mark\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:tx_mark\));

\uart:BUART:tx_state_2\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_counter_dp\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk_enable_pre\ and \uart:BUART:tx_state_2\));

\uart:BUART:tx_state_1\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_1\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk_enable_pre\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_counter_dp\ and \uart:BUART:tx_state_1\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_2\));

\uart:BUART:tx_state_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_bitclk_enable_pre\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_fifo_empty\ and not \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk_enable_pre\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_fifo_empty\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and \uart:BUART:tx_state_0\ and \uart:BUART:tx_state_2\));

\uart:BUART:txn\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_shift_out\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_counter_dp\ and \uart:BUART:tx_state_1\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_2\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_shift_out\ and not \uart:BUART:tx_state_2\ and \uart:BUART:tx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:tx_bitclk\ and \uart:BUART:txn\ and \uart:BUART:tx_state_1\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:txn\ and \uart:BUART:tx_state_2\));

\uart:BUART:tx_parity_bit\\D\ <= ((not \uart:BUART:tx_state_0\ and \uart:BUART:txn\ and \uart:BUART:tx_parity_bit\)
	OR (not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_parity_bit\)
	OR \uart:BUART:tx_parity_bit\);

\uart:BUART:rx_counter_load\ <= ((not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\));

\uart:BUART:rx_bitclk_pre\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

\uart:BUART:rx_state_stop1_reg\\D\ <= (not \uart:BUART:rx_state_2\
	OR not \uart:BUART:rx_state_3\
	OR \uart:BUART:rx_state_0\
	OR \uart:BUART:rx_state_1\);

\uart:BUART:pollcount_1\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:pollcount_1\ and Net_195 and \uart:BUART:pollcount_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:pollcount_0\ and \uart:BUART:pollcount_1\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not Net_195 and \uart:BUART:pollcount_1\));

\uart:BUART:pollcount_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:pollcount_0\ and Net_195)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not Net_195 and \uart:BUART:pollcount_0\));

\uart:BUART:rx_postpoll\ <= ((Net_195 and \uart:BUART:pollcount_0\)
	OR \uart:BUART:pollcount_1\);

\uart:BUART:rx_status_4\ <= ((\uart:BUART:rx_load_fifo\ and \uart:BUART:rx_fifofull\));

\uart:BUART:rx_status_5\ <= ((\uart:BUART:rx_fifonotempty\ and \uart:BUART:rx_state_stop1_reg\));

\uart:BUART:rx_stop_bit_error\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\ and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:pollcount_1\ and not Net_195 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_load_fifo\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_4\ and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\ and \uart:BUART:rx_state_0\));

\uart:BUART:rx_state_3\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_2\ and not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_4\ and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_2\ and not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\ and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_3\));

\uart:BUART:rx_state_2\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_state_2\ and not Net_195 and \uart:BUART:rx_last\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_0\ and not \uart:BUART:rx_state_2\ and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_4\ and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\ and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_state_1\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\));

\uart:BUART:rx_state_0\\D\ <= ((not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\ and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and not \uart:BUART:rx_state_1\ and not \uart:BUART:rx_state_3\ and not \uart:BUART:pollcount_1\ and not Net_195 and \uart:BUART:rx_bitclk_enable\ and \uart:BUART:rx_state_2\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_count_5\ and \uart:BUART:rx_count_4\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_count_6\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_3\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_1\ and \uart:BUART:rx_state_0\)
	OR (not \uart:BUART:reset_reg\ and \uart:BUART:rx_state_0\ and \uart:BUART:rx_state_2\));

\uart:BUART:rx_last\\D\ <= ((not \uart:BUART:reset_reg\ and Net_195));

\uart:BUART:rx_address_detected\\D\ <= ((not \uart:BUART:reset_reg\ and \uart:BUART:rx_address_detected\));

\lcd:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e4a4b20-afbc-4e7a-ae76-a312519f9480/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\lcd:tmpFB_6__LCDPort_net_6\, \lcd:tmpFB_6__LCDPort_net_5\, \lcd:tmpFB_6__LCDPort_net_4\, \lcd:tmpFB_6__LCDPort_net_3\,
			\lcd:tmpFB_6__LCDPort_net_2\, \lcd:tmpFB_6__LCDPort_net_1\, \lcd:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\lcd:tmpIO_6__LCDPort_net_6\, \lcd:tmpIO_6__LCDPort_net_5\, \lcd:tmpIO_6__LCDPort_net_4\, \lcd:tmpIO_6__LCDPort_net_3\,
			\lcd:tmpIO_6__LCDPort_net_2\, \lcd:tmpIO_6__LCDPort_net_1\, \lcd:tmpIO_6__LCDPort_net_0\),
		siovref=>(\lcd:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\lcd:tmpINTERRUPT_0__LCDPort_net_0\);
\enc:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6);
\enc:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5,
		enable=>one,
		clock_out=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\enc:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5,
		enable=>one,
		clock_out=>\enc:Cnt16:CounterUDB:Clk_Ctl_i\);
\enc:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\enc:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\enc:Cnt16:CounterUDB:control_7\, \enc:Cnt16:CounterUDB:control_6\, \enc:Cnt16:CounterUDB:control_5\, \enc:Cnt16:CounterUDB:control_4\,
			\enc:Cnt16:CounterUDB:control_3\, \enc:Cnt16:CounterUDB:control_2\, \enc:Cnt16:CounterUDB:control_1\, \enc:Cnt16:CounterUDB:control_0\));
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\enc:Net_1260\,
		clock=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\enc:Cnt16:CounterUDB:status_6\, \enc:Cnt16:CounterUDB:status_5\, zero, \enc:Cnt16:CounterUDB:status_3\,
			\enc:Cnt16:CounterUDB:status_2\, \enc:Cnt16:CounterUDB:status_1\, \enc:Cnt16:CounterUDB:status_0\),
		interrupt=>\enc:Cnt16:Net_43\);
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\enc:Net_1251\, \enc:Cnt16:CounterUDB:count_enable\, \enc:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\enc:Cnt16:CounterUDB:nc16\,
		cl0=>\enc:Cnt16:CounterUDB:nc17\,
		z0=>\enc:Cnt16:CounterUDB:nc1\,
		ff0=>\enc:Cnt16:CounterUDB:nc10\,
		ce1=>\enc:Cnt16:CounterUDB:nc2\,
		cl1=>\enc:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\enc:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\enc:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\enc:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\enc:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\enc:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\enc:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\enc:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\enc:Net_1251\, \enc:Cnt16:CounterUDB:count_enable\, \enc:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\enc:Cnt16:CounterUDB:per_equal\,
		cl0=>\enc:Cnt16:CounterUDB:nc43\,
		z0=>\enc:Cnt16:CounterUDB:status_1\,
		ff0=>\enc:Cnt16:CounterUDB:overflow\,
		ce1=>\enc:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\enc:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\enc:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\enc:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\enc:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\enc:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\enc:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\enc:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\enc:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \enc:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\enc:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\enc:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_5,
		enable=>one,
		clock_out=>\enc:bQuadDec:sync_clock\);
\enc:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_2,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:quad_A_delayed_0\);
\enc:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:quad_A_delayed_0\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:quad_A_delayed_1\);
\enc:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:quad_A_delayed_1\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:quad_A_delayed_2\);
\enc:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_3,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:quad_B_delayed_0\);
\enc:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:quad_B_delayed_0\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:quad_B_delayed_1\);
\enc:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:quad_B_delayed_1\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:quad_B_delayed_2\);
\enc:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\enc:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \enc:bQuadDec:error\,
			\enc:Net_1260\, \enc:Net_611\, \enc:Net_530\),
		interrupt=>Net_6);
C1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1c7878f4-f0ec-4859-81c2-9aa524a3660c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_2,
		analog=>(open),
		io=>(tmpIO_0__C1_net_0),
		siovref=>(tmpSIOVREF__C1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__C1_net_0);
C2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94d4706b-cff7-4de9-89cb-6f3c94c6831a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_3,
		analog=>(open),
		io=>(tmpIO_0__C2_net_0),
		siovref=>(tmpSIOVREF__C2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__C2_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ad5ea2d2-bed8-4a97-953b-a01a2f1c1eac",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5,
		dig_domain_out=>open);
motora:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_182,
		fb=>(tmpFB_0__motora_net_0),
		analog=>(open),
		io=>(tmpIO_0__motora_net_0),
		siovref=>(tmpSIOVREF__motora_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motora_net_0);
\pwm:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_168,
		enable=>one,
		clock_out=>\pwm:PWMUDB:ClockOutFromEnBlock\);
\pwm:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		control=>(\pwm:PWMUDB:control_7\, \pwm:PWMUDB:control_6\, \pwm:PWMUDB:control_5\, \pwm:PWMUDB:control_4\,
			\pwm:PWMUDB:control_3\, \pwm:PWMUDB:control_2\, \pwm:PWMUDB:control_1\, \pwm:PWMUDB:control_0\));
\pwm:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \pwm:PWMUDB:status_5\, zero, \pwm:PWMUDB:status_3\,
			\pwm:PWMUDB:status_2\, \pwm:PWMUDB:status_1\, \pwm:PWMUDB:status_0\),
		interrupt=>\pwm:Net_55\);
\pwm:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\pwm:PWMUDB:tc_i\, \pwm:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pwm:PWMUDB:cmp1_eq\,
		cl0=>\pwm:PWMUDB:cmp1_less\,
		z0=>\pwm:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\pwm:PWMUDB:cmp2_eq\,
		cl1=>\pwm:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\pwm:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\pwm:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ff3417c2-3f5a-469e-b385-b3215bbf56bc",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_168,
		dig_domain_out=>open);
motorb:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64c88a3a-e28d-4eb9-9615-bfcef69fb6cf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_172,
		fb=>(tmpFB_0__motorb_net_0),
		analog=>(open),
		io=>(tmpIO_0__motorb_net_0),
		siovref=>(tmpSIOVREF__motorb_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motorb_net_0);
\uart:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\uart:Net_9\,
		dig_domain_out=>open);
\uart:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart:Net_9\,
		enable=>one,
		clock_out=>\uart:BUART:clock_op\);
\uart:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(\uart:BUART:tx_state_1\, \uart:BUART:tx_state_0\, \uart:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart:BUART:tx_shift_out\,
		f0_bus_stat=>\uart:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\uart:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(zero, zero, \uart:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\uart:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\uart:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\uart:BUART:sc_out_7\, \uart:BUART:sc_out_6\, \uart:BUART:sc_out_5\, \uart:BUART:sc_out_4\,
			\uart:BUART:sc_out_3\, \uart:BUART:sc_out_2\, \uart:BUART:sc_out_1\, \uart:BUART:sc_out_0\));
\uart:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clock=>\uart:BUART:clock_op\,
		status=>(zero, zero, zero, \uart:BUART:tx_fifo_notfull\,
			\uart:BUART:tx_status_2\, \uart:BUART:tx_fifo_empty\, \uart:BUART:tx_status_0\),
		interrupt=>\uart:BUART:tx_interrupt_out\);
\uart:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clk=>\uart:BUART:clock_op\,
		cs_addr=>(\uart:BUART:rx_state_1\, \uart:BUART:rx_state_0\, \uart:BUART:rx_bitclk_enable\),
		route_si=>\uart:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart:BUART:hd_shift_out\,
		f0_bus_stat=>\uart:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart:BUART:rx_fifofull\,
		f1_bus_stat=>\uart:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart:BUART:clock_op\,
		reset=>\uart:BUART:reset_reg\,
		load=>\uart:BUART:rx_counter_load\,
		enable=>one,
		count=>(\uart:BUART:rx_count_6\, \uart:BUART:rx_count_5\, \uart:BUART:rx_count_4\, \uart:BUART:rx_count_3\,
			\uart:BUART:rx_count_2\, \uart:BUART:rx_count_1\, \uart:BUART:rx_count_0\),
		tc=>\uart:BUART:rx_count7_tc\);
\uart:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart:BUART:reset_reg\,
		clock=>\uart:BUART:clock_op\,
		status=>(zero, \uart:BUART:rx_status_5\, \uart:BUART:rx_status_4\, \uart:BUART:rx_status_3\,
			\uart:BUART:rx_status_2\, zero, zero),
		interrupt=>\uart:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_195,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_190,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\enc:Net_1251\:cy_dff
	PORT MAP(d=>\enc:Net_1251\\D\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:Net_1251\);
\enc:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\enc:Cnt16:CounterUDB:prevCapture\);
\enc:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\enc:Cnt16:CounterUDB:overflow\,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\enc:Cnt16:CounterUDB:overflow_reg_i\);
\enc:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\enc:Cnt16:CounterUDB:status_1\,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\enc:Cnt16:CounterUDB:underflow_reg_i\);
\enc:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\enc:Cnt16:CounterUDB:reload_tc\,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\enc:Net_1275\);
\enc:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\enc:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\enc:Cnt16:CounterUDB:prevCompare\);
\enc:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\enc:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\enc:Net_1264\);
\enc:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\enc:Net_1203\,
		clk=>\enc:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\enc:Cnt16:CounterUDB:count_stored_i\);
\enc:Net_1203\:cy_dff
	PORT MAP(d=>\enc:Net_1203\\D\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:Net_1203\);
\enc:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:quad_A_filt\\D\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:quad_A_filt\);
\enc:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:quad_B_filt\\D\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:quad_B_filt\);
\enc:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:state_2\\D\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:Net_1260\);
\enc:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:state_3\\D\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:error\);
\enc:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:state_1\\D\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:state_1\);
\enc:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\enc:bQuadDec:state_0\\D\,
		clk=>\enc:bQuadDec:sync_clock\,
		q=>\enc:bQuadDec:state_0\);
\pwm:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:min_kill_reg\);
\pwm:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:prevCapture\);
\pwm:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:trig_last\);
\pwm:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\pwm:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:runmode_enable\);
\pwm:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\pwm:PWMUDB:sc_kill_tmp\\D\,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:sc_kill_tmp\);
\pwm:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:ltch_kill_reg\);
\pwm:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\pwm:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:dith_count_1\);
\pwm:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\pwm:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:dith_count_0\);
\pwm:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\pwm:PWMUDB:cmp1_less\,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:prevCompare1\);
\pwm:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\pwm:PWMUDB:cmp2_less\,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:prevCompare2\);
\pwm:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\pwm:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:status_0\);
\pwm:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\pwm:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:status_1\);
\pwm:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:status_5\);
\pwm:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:pwm_i_reg\);
\pwm:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\pwm:PWMUDB:pwm1_i\,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_182);
\pwm:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\pwm:PWMUDB:pwm2_i\,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_172);
\pwm:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\pwm:PWMUDB:status_2\,
		clk=>\pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwm:PWMUDB:tc_i_reg\);
\uart:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:reset_reg\);
\uart:BUART:txn\:cy_dff
	PORT MAP(d=>\uart:BUART:txn\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:txn\);
\uart:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_1\);
\uart:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_0\);
\uart:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_state_2\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_state_2\);
Net_192:cy_dff
	PORT MAP(d=>Net_192D,
		clk=>\uart:BUART:clock_op\,
		q=>Net_192);
\uart:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_bitclk\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_bitclk\);
\uart:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_ctrl_mark_last\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_ctrl_mark_last\);
\uart:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_mark\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_mark\);
\uart:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\uart:BUART:tx_parity_bit\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:tx_parity_bit\);
\uart:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_1\);
\uart:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_0\);
\uart:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_load_fifo\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_load_fifo\);
\uart:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_3\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_3\);
\uart:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_2\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_2\);
\uart:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_bitclk_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_bitclk_enable\);
\uart:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_state_stop1_reg\);
\uart:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart:BUART:pollcount_1\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:pollcount_1\);
\uart:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart:BUART:pollcount_0\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:pollcount_0\);
\uart:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_markspace_status\);
\uart:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_status_2\);
\uart:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_stop_bit_error\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_status_3\);
\uart:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_addr_match_status\);
\uart:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_markspace_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_markspace_pre\);
\uart:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_parity_error_pre\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_parity_error_pre\);
\uart:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_break_status\);
\uart:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_address_detected\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_address_detected\);
\uart:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_last\\D\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_last\);
\uart:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart:BUART:rx_parity_bit\,
		clk=>\uart:BUART:clock_op\,
		q=>\uart:BUART:rx_parity_bit\);

END R_T_L;
