#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 20 22:22:31 2022
# Process ID: 17764
# Current directory: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.runs/synth_1
# Command line: vivado.exe -log pipeline_vote_counter_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_vote_counter_core.tcl
# Log file: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.runs/synth_1/pipeline_vote_counter_core.vds
# Journal file: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pipeline_vote_counter_core.tcl -notrace
Command: synth_design -top pipeline_vote_counter_core -part xc7a100tftg256-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19968
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline_vote_counter_core' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:44]
INFO: [Synth 8-3491] module 'program_counter' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/program_counter.vhd:28' bound to instance 'pc_state_machine' of component 'program_counter' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:258]
INFO: [Synth 8-638] synthesizing module 'program_counter' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/program_counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/program_counter.vhd:35]
INFO: [Synth 8-3491] module 'control_unit' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/control_unit.vhd:44' bound to instance 'ctr_unit' of component 'control_unit' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:265]
INFO: [Synth 8-638] synthesizing module 'control_unit' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/control_unit.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (2#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/control_unit.vhd:52]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'regnld' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/regnld.vhd:34' bound to instance 'reg_sec' of component 'regnld' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:272]
INFO: [Synth 8-638] synthesizing module 'regnld' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/regnld.vhd:41]
	Parameter n bound to: 25 - type: integer 
WARNING: [Synth 8-614] signal 'L' is read in the process but is not in the sensitivity list [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/regnld.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'regnld' (3#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/regnld.vhd:41]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regn' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:34' bound to instance 'reg_rec' of component 'regn' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:281]
INFO: [Synth 8-638] synthesizing module 'regn' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regn' (4#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'regn' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:34' bound to instance 'reg_tag' of component 'regn' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:288]
INFO: [Synth 8-638] synthesizing module 'regn__parameterized1' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regn__parameterized1' (4#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
	Parameter n bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'regn' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:34' bound to instance 'sm_swap_reg' of component 'regn' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:298]
INFO: [Synth 8-638] synthesizing module 'regn__parameterized3' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
	Parameter n bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regn__parameterized3' (4#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
INFO: [Synth 8-3491] module 'swap' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/swap.vhd:6' bound to instance 'swapper' of component 'swap' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:311]
INFO: [Synth 8-638] synthesizing module 'swap' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/swap.vhd:18]
INFO: [Synth 8-226] default block is never used [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/swap.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'swap' (5#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/swap.vhd:18]
	Parameter n bound to: 98 - type: integer 
INFO: [Synth 8-3491] module 'regn' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:34' bound to instance 'swap_rol_reg' of component 'regn' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:325]
INFO: [Synth 8-638] synthesizing module 'regn__parameterized5' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
	Parameter n bound to: 98 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regn__parameterized5' (5#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
INFO: [Synth 8-3491] module 'rol_8b' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd:26' bound to instance 'rotate_0' of component 'rol_8b' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:338]
INFO: [Synth 8-638] synthesizing module 'rol_8b' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'rol_8b' (6#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd:32]
INFO: [Synth 8-3491] module 'rol_8b' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd:26' bound to instance 'rotate_1' of component 'rol_8b' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:343]
INFO: [Synth 8-3491] module 'rol_8b' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd:26' bound to instance 'rotate_2' of component 'rol_8b' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:348]
INFO: [Synth 8-3491] module 'rol_8b' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd:26' bound to instance 'rotate_3' of component 'rol_8b' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:353]
	Parameter n bound to: 73 - type: integer 
INFO: [Synth 8-3491] module 'regn' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:34' bound to instance 'rol_xor_reg' of component 'regn' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:361]
INFO: [Synth 8-638] synthesizing module 'regn__parameterized7' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
	Parameter n bound to: 73 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regn__parameterized7' (6#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
INFO: [Synth 8-3491] module 'xor_tag' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/xor_tag.vhd:28' bound to instance 'tag_gen' of component 'xor_tag' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:372]
INFO: [Synth 8-638] synthesizing module 'xor_tag' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/xor_tag.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'xor_tag' (7#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/xor_tag.vhd:39]
INFO: [Synth 8-3491] module 'comparator' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/comparator.vhd:6' bound to instance 'cmp' of component 'comparator' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:379]
INFO: [Synth 8-638] synthesizing module 'comparator' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/comparator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'comparator' (8#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/comparator.vhd:14]
INFO: [Synth 8-3491] module 'addr_unit' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/addr_unit.vhd:28' bound to instance 'addr_u' of component 'addr_unit' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:384]
INFO: [Synth 8-638] synthesizing module 'addr_unit' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/addr_unit.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'addr_unit' (9#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/addr_unit.vhd:35]
	Parameter n bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'regn' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:34' bound to instance 'xor_mem_reg' of component 'regn' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:395]
INFO: [Synth 8-638] synthesizing module 'regn__parameterized9' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
	Parameter n bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regn__parameterized9' (9#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd:42]
INFO: [Synth 8-3491] module 'data_memory' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd:6' bound to instance 'data_mem' of component 'data_memory' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:409]
INFO: [Synth 8-638] synthesizing module 'data_memory' [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd:16]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (10#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pipeline_vote_counter_core' (11#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tftg256-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1017.453 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	               98 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 532   
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 531   
	   2 Input    1 Bit        Muxes := 1230  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:24 ; elapsed = 00:05:25 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:24 ; elapsed = 00:05:25 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:31 ; elapsed = 00:05:32 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:35 ; elapsed = 00:05:36 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:35 ; elapsed = 00:05:36 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:36 ; elapsed = 00:05:38 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:36 ; elapsed = 00:05:38 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:51 ; elapsed = 00:05:52 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:51 ; elapsed = 00:05:52 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |   493|
|4     |LUT2   |   384|
|5     |LUT3   | 10817|
|6     |LUT4   |   670|
|7     |LUT5   |   426|
|8     |LUT6   | 12653|
|9     |MUXF7  |  2240|
|10    |MUXF8  |  1120|
|11    |FDCE   | 16980|
|12    |FDPE   |    13|
|13    |FDRE   |   356|
|14    |IBUF   |    43|
|15    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     | 46208|
|2     |  addr_u           |addr_unit            |     7|
|3     |  cmp              |comparator           |     3|
|4     |  data_mem         |data_memory          | 44161|
|5     |  pc_state_machine |program_counter      |     1|
|6     |  reg_rec          |regn                 |    32|
|7     |  reg_sec          |regnld               |    25|
|8     |  reg_tag          |regn__parameterized1 |     8|
|9     |  rol_xor_reg      |regn__parameterized7 |    73|
|10    |  sm_swap_reg      |regn__parameterized3 |    66|
|11    |  swap_rol_reg     |regn__parameterized5 |    98|
|12    |  tag_gen          |xor_tag              |     8|
|13    |  xor_mem_reg      |regn__parameterized9 |    54|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:51 ; elapsed = 00:05:52 . Memory (MB): peak = 1285.332 ; gain = 267.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:51 ; elapsed = 00:05:52 . Memory (MB): peak = 1285.332 ; gain = 267.879
Synthesis Optimization Complete : Time (s): cpu = 00:05:51 ; elapsed = 00:05:52 . Memory (MB): peak = 1285.332 ; gain = 267.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.694 . Memory (MB): peak = 1285.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pipeline_vote_counter_core' is not ideal for floorplanning, since the cellview 'data_memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1285.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:04 ; elapsed = 00:06:07 . Memory (MB): peak = 1285.332 ; gain = 267.879
INFO: [Common 17-1381] The checkpoint 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.runs/synth_1/pipeline_vote_counter_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_vote_counter_core_utilization_synth.rpt -pb pipeline_vote_counter_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 22:28:44 2022...
