
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035337                       # Number of seconds simulated
sim_ticks                                 35337277224                       # Number of ticks simulated
final_tick                               564901657161                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 280419                       # Simulator instruction rate (inst/s)
host_op_rate                                   360690                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2286938                       # Simulator tick rate (ticks/s)
host_mem_usage                               16945564                       # Number of bytes of host memory used
host_seconds                                 15451.78                       # Real time elapsed on the host
sim_insts                                  4332968683                       # Number of instructions simulated
sim_ops                                    5573297721                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       898176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1104384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1268992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       379264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3657856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2465152                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2465152                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7017                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8628                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9914                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2963                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28577                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19259                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19259                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25417238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31252663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35910860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10732689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103512672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50711                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             199223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          69760666                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               69760666                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          69760666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25417238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31252663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35910860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10732689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              173273339                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84741673                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31005748                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25432663                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017985                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13039845                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085397                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158251                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86876                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32034741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170343441                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31005748                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15243648                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36599085                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10813477                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6379695                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83776535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.498609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47177450     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658973      4.37%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197087      3.82%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441032      4.11%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2994842      3.57%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571742      1.88%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027490      1.23%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717791      3.24%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17990128     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83776535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365885                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.010150                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33694220                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5963367                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34819637                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542743                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8756559                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079847                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6478                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202024337                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51076                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8756559                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35368640                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2491546                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       786888                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33659454                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2713440                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195164015                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11424                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1693331                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271152032                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910026705                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910026705                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102892768                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34086                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18064                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7227380                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19227645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243944                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3048038                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183980652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34075                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147819084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281131                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61081493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186583932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2031                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83776535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764445                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911138                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29588034     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17869005     21.33%     56.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11895316     14.20%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7625023      9.10%     79.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7574721      9.04%     88.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4420368      5.28%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3400524      4.06%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747842      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655702      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83776535                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084039     70.05%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202427     13.08%     83.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261108     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121596332     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017615      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15741306     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8447809      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147819084                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744349                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547612                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010470                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381243442                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245097254                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143667922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149366696                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261979                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7015516                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          454                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1060                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2280414                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8756559                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1758622                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164195                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184014727                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       311959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19227645                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022087                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18053                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8135                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1060                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234308                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129914                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364222                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145236619                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14794035                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22997263                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588250                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8203228                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713875                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143814984                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143667922                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93704743                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261762604                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695363                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61595683                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043280                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75019976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173819                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29707303     39.60%     39.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456778     27.27%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8377853     11.17%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4296704      5.73%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682142      4.91%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808841      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1984529      2.65%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007231      1.34%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3698595      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75019976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3698595                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255338984                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376800052                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 965138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.847417                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.847417                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.180057                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.180057                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655734289                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197080969                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189471987                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84741673                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31126506                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27217031                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1968549                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15575970                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14966328                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2238819                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62283                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36702065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173207572                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31126506                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17205147                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35652768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9658379                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3877609                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18092452                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       781229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83911099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.375811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.174070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48258331     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1763315      2.10%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3228252      3.85%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3030558      3.61%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5000998      5.96%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5204433      6.20%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229974      1.47%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          922499      1.10%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15272739     18.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83911099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367310                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.043948                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37842328                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3750071                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34506706                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       139044                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7672949                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3382937                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5693                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193785516                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1575                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7672949                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39424508                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1154051                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       449149                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33043547                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2166894                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188707002                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        754267                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       851646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250528295                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    858888723                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    858888723                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163230115                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87298173                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22210                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10859                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5853650                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29058427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6304321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104562                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2240017                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178593777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21707                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150800703                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198512                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53452058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146808546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83911099                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.797148                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28790942     34.31%     34.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15640435     18.64%     52.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13794102     16.44%     69.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8407682     10.02%     79.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8784464     10.47%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5191727      6.19%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2276958      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       607533      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417256      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83911099                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         593788     66.49%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189687     21.24%     87.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109573     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118264808     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1187154      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10850      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25987671     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5350220      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150800703                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.779534                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893048                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386604065                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232068012                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145902726                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151693751                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369629                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8250309                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          945                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1539545                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7672949                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         571563                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57194                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178615488                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29058427                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6304321                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10859                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1050052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2207877                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147997607                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24983432                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2803096                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30204570                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22378584                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5221138                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.746456                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146065557                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145902726                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89661576                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218696892                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721735                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409981                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109706632                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124592080                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54024118                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1973732                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76238149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634248                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.324382                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34814202     45.67%     45.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16250383     21.32%     66.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9096606     11.93%     78.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3076522      4.04%     82.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2948143      3.87%     86.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1237528      1.62%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3311272      4.34%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956869      1.26%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4546624      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76238149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109706632                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124592080                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25572892                       # Number of memory references committed
system.switch_cpus1.commit.loads             20808116                       # Number of loads committed
system.switch_cpus1.commit.membars              10848                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19514380                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108751573                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1681251                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4546624                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250307723                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364912070                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 830574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109706632                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124592080                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109706632                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.772439                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.772439                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.294601                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.294601                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684682516                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191206150                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199790464                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21696                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84741673                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30768685                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25003907                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100724                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13057668                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12026017                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3249285                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88923                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30889566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170580225                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30768685                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15275302                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37534090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11271129                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6081428                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15131588                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       906328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83628749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.520322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46094659     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3294212      3.94%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2670588      3.19%     62.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6480409      7.75%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1765501      2.11%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2263464      2.71%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1625734      1.94%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          912448      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18521734     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83628749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363088                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012944                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32314988                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5895340                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36094211                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       242699                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9081502                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5257729                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42525                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203963079                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        85755                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9081502                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34682108                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1291561                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1120414                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33913997                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3539159                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196752167                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29142                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1466657                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1101309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1076                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275441032                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    918536877                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    918536877                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168938937                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106502054                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40244                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22622                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9709289                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18347801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9333351                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145918                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3171906                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186079409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147826846                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       284103                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64248501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196325990                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5980                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83628749                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767656                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886344                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28839265     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18031844     21.56%     56.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11893407     14.22%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8757688     10.47%     80.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7519940      8.99%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3916103      4.68%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3330912      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       627343      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       712247      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83628749                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         866204     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176322     14.48%     85.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174970     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123176450     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2103324      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16364      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14679318      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7851390      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147826846                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.744441                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217502                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380784040                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250367278                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144067734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149044348                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       552227                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7229464                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2855                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          660                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2379908                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9081502                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         539700                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80773                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186118119                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       410991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18347801                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9333351                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22344                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          660                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1258276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2436903                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145481182                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13770156                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2345658                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21418972                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20526698                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7648816                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.716761                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144163615                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144067734                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93884093                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265076350                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700081                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354178                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98970410                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121545205                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64573663                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2104928                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74547246                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.630445                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28781530     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20749325     27.83%     66.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8444199     11.33%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4740589      6.36%     84.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3882650      5.21%     89.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1579807      2.12%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1878382      2.52%     93.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       940324      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3550440      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74547246                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98970410                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121545205                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18071780                       # Number of memory references committed
system.switch_cpus2.commit.loads             11118337                       # Number of loads committed
system.switch_cpus2.commit.membars              16364                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17463742                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109516607                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2474459                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3550440                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257115674                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381324935                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1112924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98970410                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121545205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98970410                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.856232                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856232                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.167907                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.167907                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654472014                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199123224                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188182586                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32728                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84741673                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31988627                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26098247                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2135663                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13598298                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12609313                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3312251                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93960                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33158774                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173793875                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31988627                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15921564                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37679214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11138755                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4595933                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16146301                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       827090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84419369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.545897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46740155     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3092728      3.66%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4620438      5.47%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3213094      3.81%     68.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2245315      2.66%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2195176      2.60%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1333494      1.58%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2839760      3.36%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18139209     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84419369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377484                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.050867                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34098783                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4828609                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35982313                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       524503                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8985155                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5388470                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208179307                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1663                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8985155                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36005088                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         514731                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1559279                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34561444                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2793667                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     202000776                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1166636                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       950193                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    283338886                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    940333285                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    940333285                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174470187                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       108868694                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36401                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17395                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8287215                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18522324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9485804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       113776                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3072459                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188250665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150414784                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       297973                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62731453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    191941126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84419369                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.781757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916248                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29948751     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16874651     19.99%     55.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12398117     14.69%     70.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8141869      9.64%     79.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8163340      9.67%     89.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3942191      4.67%     94.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3497276      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       655071      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       798103      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84419369                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         820651     71.26%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        162410     14.10%     85.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168630     14.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125821778     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1899116      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17332      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14786633      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7889925      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150414784                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.774980                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1151691                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    386698601                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251017234                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146252349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151566475                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       471307                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7185409                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6078                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          390                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2276543                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8985155                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         274021                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        49808                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188285394                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       650059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18522324                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9485804                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17395                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         41744                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          390                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1302043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1161197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2463240                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147650222                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13819172                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2764562                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21518658                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20984323                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7699486                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.742357                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146315348                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146252349                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94762595                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        269229668                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.725861                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351977                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101441710                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125041351                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63244215                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2152778                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75434213                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.657621                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.176615                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28632581     37.96%     37.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21703313     28.77%     66.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8199836     10.87%     77.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4591229      6.09%     83.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3896998      5.17%     88.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1743991      2.31%     91.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1668433      2.21%     93.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1136522      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3861310      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75434213                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101441710                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125041351                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18546176                       # Number of memory references committed
system.switch_cpus3.commit.loads             11336915                       # Number of loads committed
system.switch_cpus3.commit.membars              17332                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18142137                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112569462                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2586231                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3861310                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           259858469                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          385561972                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 322304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101441710                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125041351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101441710                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.835373                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.835373                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.197070                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.197070                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663130061                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203458911                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191321737                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34664                       # number of misc regfile writes
system.l2.replacements                          28577                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          2273483                       # Total number of references to valid blocks.
system.l2.sampled_refs                         159649                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.240509                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         35262.075061                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.997052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3721.425650                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.949817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4383.018580                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.845110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5115.042243                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     16.009407                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1514.984004                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          25864.236432                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            106.795619                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18430.585353                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          23201.543032                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          13417.492638                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.269028                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.028392                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033440                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.039025                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.011558                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.197328                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000815                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.140614                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.177014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.102367                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        88351                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        45445                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        61883                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        30521                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  226201                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            71557                       # number of Writeback hits
system.l2.Writeback_hits::total                 71557                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        88351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        45445                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        61883                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        30521                       # number of demand (read+write) hits
system.l2.demand_hits::total                   226201                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        88351                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        45445                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        61883                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        30521                       # number of overall hits
system.l2.overall_hits::total                  226201                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7017                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8628                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9914                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2963                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28577                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7017                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8628                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9914                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2963                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28577                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7017                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8628                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9914                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2963                       # number of overall misses
system.l2.overall_misses::total                 28577                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       566390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    378153420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       707302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    463294116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       572963                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    517426783                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       753076                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    163493973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1524968023                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       566390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    378153420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       707302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    463294116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       572963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    517426783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       753076                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    163493973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1524968023                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       566390                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    378153420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       707302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    463294116                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       572963                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    517426783                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       753076                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    163493973                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1524968023                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95368                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71797                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33484                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              254778                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        71557                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             71557                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95368                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71797                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33484                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               254778                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95368                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71797                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33484                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              254778                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.073578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.159562                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.138084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.088490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.112164                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.073578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.159562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.138084                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.088490                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112164                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.073578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.159562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.138084                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.088490                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112164                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        51490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53891.038906                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50521.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53696.582754                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44074.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52191.525419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44298.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55178.526156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53363.474927                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        51490                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53891.038906                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50521.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53696.582754                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44074.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52191.525419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44298.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55178.526156                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53363.474927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        51490                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53891.038906                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50521.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53696.582754                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44074.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52191.525419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44298.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55178.526156                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53363.474927                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19259                       # number of writebacks
system.l2.writebacks::total                     19259                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7017                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8628                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9914                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2963                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28577                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28577                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       502926                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    337551888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       627287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    413220330                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       497749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    459977599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       655662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    146368268                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1359401709                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       502926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    337551888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       627287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    413220330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       497749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    459977599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       655662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    146368268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1359401709                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       502926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    337551888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       627287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    413220330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       497749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    459977599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       655662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    146368268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1359401709                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.073578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.159562                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.138084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.088490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.112164                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.073578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.159562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.138084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.088490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.073578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.159562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.138084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.088490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112164                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45720.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48104.872168                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44806.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47892.945063                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38288.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46396.772140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38568.352941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49398.672967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47569.783707                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45720.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48104.872168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44806.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47892.945063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38288.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46396.772140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38568.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49398.672967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47569.783707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45720.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48104.872168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44806.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47892.945063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38288.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46396.772140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38568.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49398.672967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47569.783707                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.997051                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679626                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843338.704174                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.997051                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671965                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671965                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671965                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671965                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671965                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671965                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       617760                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       617760                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       617760                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       617760                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       617760                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       617760                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        56160                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        56160                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        56160                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        56160                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        56160                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        56160                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       578060                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       578060                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       578060                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       578060                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       578060                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       578060                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52550.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52550.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52550.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52550.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52550.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52550.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95368                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191897228                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95624                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2006.789383                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499407                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500593                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11632772                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11632772                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709465                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17147                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19342237                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19342237                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19342237                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19342237                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354886                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354886                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           60                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354946                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354946                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354946                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354946                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9290566580                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9290566580                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1781817                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1781817                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9292348397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9292348397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9292348397                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9292348397                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987658                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987658                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19697183                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19697183                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19697183                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19697183                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029604                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029604                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018020                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018020                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018020                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018020                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26179.016867                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26179.016867                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29696.950000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29696.950000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26179.611538                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26179.611538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26179.611538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26179.611538                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18669                       # number of writebacks
system.cpu0.dcache.writebacks::total            18669                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259518                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259518                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259578                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259578                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95368                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95368                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95368                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95368                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95368                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95368                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1310162694                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1310162694                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1310162694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1310162694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1310162694                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1310162694                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004842                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004842                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004842                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004842                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13737.969696                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13737.969696                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13737.969696                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13737.969696                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13737.969696                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13737.969696                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.994404                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929558425                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715052.444649                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.994404                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868581                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18092435                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18092435                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18092435                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18092435                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18092435                       # number of overall hits
system.cpu1.icache.overall_hits::total       18092435                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       827273                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       827273                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       827273                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       827273                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       827273                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       827273                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18092452                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18092452                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18092452                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18092452                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18092452                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18092452                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48663.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48663.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48663.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48663.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48663.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48663.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       750656                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       750656                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       750656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       750656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       750656                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       750656                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50043.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50043.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50043.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50043.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50043.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50043.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54073                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232441992                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54329                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4278.414696                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.042056                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.957944                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828289                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171711                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22708021                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22708021                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4743060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4743060                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10859                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10859                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10848                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10848                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27451081                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27451081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27451081                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27451081                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       151088                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       151088                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151088                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151088                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151088                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151088                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5127537448                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5127537448                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5127537448                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5127537448                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5127537448                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5127537448                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22859109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22859109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4743060                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4743060                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10848                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10848                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27602169                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27602169                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27602169                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27602169                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006610                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006610                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005474                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33937.423541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33937.423541                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33937.423541                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33937.423541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33937.423541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33937.423541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18472                       # number of writebacks
system.cpu1.dcache.writebacks::total            18472                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97015                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97015                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97015                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54073                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54073                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54073                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54073                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    859071876                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    859071876                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    859071876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    859071876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    859071876                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    859071876                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15887.261221                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15887.261221                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15887.261221                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15887.261221                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15887.261221                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15887.261221                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996767                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020212326                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056879.689516                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996767                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15131571                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15131571                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15131571                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15131571                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15131571                       # number of overall hits
system.cpu2.icache.overall_hits::total       15131571                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788690                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788690                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788690                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788690                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788690                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788690                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15131588                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15131588                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15131588                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15131588                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15131588                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15131588                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46393.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46393.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46393.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46393.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46393.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46393.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       602528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       602528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       602528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       602528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       602528                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       602528                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46348.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46348.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46348.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46348.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46348.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46348.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71797                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181154018                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72053                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2514.177314                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.714258                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.285742                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901228                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098772                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10461441                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10461441                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6920715                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6920715                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21938                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21938                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16364                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16364                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17382156                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17382156                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17382156                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17382156                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154187                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154187                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154187                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154187                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154187                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154187                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4360784017                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4360784017                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4360784017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4360784017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4360784017                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4360784017                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10615628                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10615628                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6920715                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6920715                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17536343                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17536343                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17536343                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17536343                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014525                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014525                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008792                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28282.436373                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28282.436373                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28282.436373                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28282.436373                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28282.436373                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28282.436373                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25432                       # number of writebacks
system.cpu2.dcache.writebacks::total            25432                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82390                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82390                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82390                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82390                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82390                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82390                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71797                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71797                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71797                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71797                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71797                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71797                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1113533115                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1113533115                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1113533115                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1113533115                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1113533115                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1113533115                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004094                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004094                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15509.465785                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15509.465785                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15509.465785                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15509.465785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15509.465785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15509.465785                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.009404                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022496847                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208416.516199                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.009404                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025656                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740400                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16146282                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16146282                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16146282                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16146282                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16146282                       # number of overall hits
system.cpu3.icache.overall_hits::total       16146282                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       921910                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       921910                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       921910                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       921910                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       921910                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       921910                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16146301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16146301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16146301                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16146301                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16146301                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16146301                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48521.578947                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48521.578947                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48521.578947                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48521.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48521.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48521.578947                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       795747                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       795747                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       795747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       795747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       795747                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       795747                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46808.647059                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46808.647059                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46808.647059                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46808.647059                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46808.647059                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46808.647059                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33484                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164868812                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33740                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4886.449674                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.004868                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.995132                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902363                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097637                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10518815                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10518815                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7174598                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7174598                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17365                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17365                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17332                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17332                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17693413                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17693413                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17693413                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17693413                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69091                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69091                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69091                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69091                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69091                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69091                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1735905231                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1735905231                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1735905231                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1735905231                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1735905231                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1735905231                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10587906                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10587906                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7174598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7174598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17762504                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17762504                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17762504                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17762504                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006525                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006525                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003890                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003890                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003890                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003890                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25124.911074                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25124.911074                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25124.911074                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25124.911074                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25124.911074                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25124.911074                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8984                       # number of writebacks
system.cpu3.dcache.writebacks::total             8984                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35607                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35607                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35607                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35607                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35607                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35607                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33484                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33484                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33484                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33484                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33484                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33484                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    456291663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    456291663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    456291663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    456291663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    456291663                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    456291663                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13627.155149                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13627.155149                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13627.155149                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13627.155149                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13627.155149                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13627.155149                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
