# RV32Icore

Making a RISC-V core for the base instruction set in VHDL


32 x registers

4 core instruction formats (R,I,S,U)

Types of instructions:

Integer computation instructions (20)
  I format or R format.

  Integer register immediate instructions (10)

  Integer register register instructions (9)

  NOP instruction (1)

Control Transfer instructions 
  
  unconditional jumps

  conditional branches

load and store instructions




