
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tput_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401130 <.init>:
  401130:	stp	x29, x30, [sp, #-16]!
  401134:	mov	x29, sp
  401138:	bl	4014c0 <tigetstr@plt+0x60>
  40113c:	ldp	x29, x30, [sp], #16
  401140:	ret

Disassembly of section .plt:

0000000000401150 <strlen@plt-0x20>:
  401150:	stp	x16, x30, [sp, #-16]!
  401154:	adrp	x16, 413000 <tigetstr@plt+0x11ba0>
  401158:	ldr	x17, [x16, #4088]
  40115c:	add	x16, x16, #0xff8
  401160:	br	x17
  401164:	nop
  401168:	nop
  40116c:	nop

0000000000401170 <strlen@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401174:	ldr	x17, [x16]
  401178:	add	x16, x16, #0x0
  40117c:	br	x17

0000000000401180 <fputs@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401184:	ldr	x17, [x16, #8]
  401188:	add	x16, x16, #0x8
  40118c:	br	x17

0000000000401190 <exit@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401194:	ldr	x17, [x16, #16]
  401198:	add	x16, x16, #0x10
  40119c:	br	x17

00000000004011a0 <setupterm@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4011a4:	ldr	x17, [x16, #24]
  4011a8:	add	x16, x16, #0x18
  4011ac:	br	x17

00000000004011b0 <tputs@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4011b4:	ldr	x17, [x16, #32]
  4011b8:	add	x16, x16, #0x20
  4011bc:	br	x17

00000000004011c0 <putp@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4011c4:	ldr	x17, [x16, #40]
  4011c8:	add	x16, x16, #0x28
  4011cc:	br	x17

00000000004011d0 <putc@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4011d4:	ldr	x17, [x16, #48]
  4011d8:	add	x16, x16, #0x30
  4011dc:	br	x17

00000000004011e0 <fputc@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4011e4:	ldr	x17, [x16, #56]
  4011e8:	add	x16, x16, #0x38
  4011ec:	br	x17

00000000004011f0 <curses_version@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4011f4:	ldr	x17, [x16, #64]
  4011f8:	add	x16, x16, #0x40
  4011fc:	br	x17

0000000000401200 <tcgetattr@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401204:	ldr	x17, [x16, #72]
  401208:	add	x16, x16, #0x48
  40120c:	br	x17

0000000000401210 <fileno@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401214:	ldr	x17, [x16, #80]
  401218:	add	x16, x16, #0x50
  40121c:	br	x17

0000000000401220 <fclose@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401224:	ldr	x17, [x16, #88]
  401228:	add	x16, x16, #0x58
  40122c:	br	x17

0000000000401230 <fopen@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401234:	ldr	x17, [x16, #96]
  401238:	add	x16, x16, #0x60
  40123c:	br	x17

0000000000401240 <open@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401244:	ldr	x17, [x16, #104]
  401248:	add	x16, x16, #0x68
  40124c:	br	x17

0000000000401250 <tparm@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401254:	ldr	x17, [x16, #112]
  401258:	add	x16, x16, #0x70
  40125c:	br	x17

0000000000401260 <strncmp@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401264:	ldr	x17, [x16, #120]
  401268:	add	x16, x16, #0x78
  40126c:	br	x17

0000000000401270 <__libc_start_main@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401274:	ldr	x17, [x16, #128]
  401278:	add	x16, x16, #0x80
  40127c:	br	x17

0000000000401280 <tigetflag@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401284:	ldr	x17, [x16, #136]
  401288:	add	x16, x16, #0x88
  40128c:	br	x17

0000000000401290 <memset@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401294:	ldr	x17, [x16, #144]
  401298:	add	x16, x16, #0x90
  40129c:	br	x17

00000000004012a0 <_nc_tparm_analyze@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4012a4:	ldr	x17, [x16, #152]
  4012a8:	add	x16, x16, #0x98
  4012ac:	br	x17

00000000004012b0 <getopt@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4012b4:	ldr	x17, [x16, #160]
  4012b8:	add	x16, x16, #0xa0
  4012bc:	br	x17

00000000004012c0 <use_tioctl@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4012c4:	ldr	x17, [x16, #168]
  4012c8:	add	x16, x16, #0xa8
  4012cc:	br	x17

00000000004012d0 <bcmp@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4012d4:	ldr	x17, [x16, #176]
  4012d8:	add	x16, x16, #0xb0
  4012dc:	br	x17

00000000004012e0 <system@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4012e4:	ldr	x17, [x16, #184]
  4012e8:	add	x16, x16, #0xb8
  4012ec:	br	x17

00000000004012f0 <strerror@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4012f4:	ldr	x17, [x16, #192]
  4012f8:	add	x16, x16, #0xc0
  4012fc:	br	x17

0000000000401300 <__gmon_start__@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401304:	ldr	x17, [x16, #200]
  401308:	add	x16, x16, #0xc8
  40130c:	br	x17

0000000000401310 <abort@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401314:	ldr	x17, [x16, #208]
  401318:	add	x16, x16, #0xd0
  40131c:	br	x17

0000000000401320 <puts@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401324:	ldr	x17, [x16, #216]
  401328:	add	x16, x16, #0xd8
  40132c:	br	x17

0000000000401330 <fread_unlocked@plt>:
  401330:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401334:	ldr	x17, [x16, #224]
  401338:	add	x16, x16, #0xe0
  40133c:	br	x17

0000000000401340 <strcmp@plt>:
  401340:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401344:	ldr	x17, [x16, #232]
  401348:	add	x16, x16, #0xe8
  40134c:	br	x17

0000000000401350 <__ctype_b_loc@plt>:
  401350:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401354:	ldr	x17, [x16, #240]
  401358:	add	x16, x16, #0xf0
  40135c:	br	x17

0000000000401360 <strtol@plt>:
  401360:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401364:	ldr	x17, [x16, #248]
  401368:	add	x16, x16, #0xf8
  40136c:	br	x17

0000000000401370 <longname@plt>:
  401370:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401374:	ldr	x17, [x16, #256]
  401378:	add	x16, x16, #0x100
  40137c:	br	x17

0000000000401380 <_nc_rootname@plt>:
  401380:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401384:	ldr	x17, [x16, #264]
  401388:	add	x16, x16, #0x108
  40138c:	br	x17

0000000000401390 <fwrite@plt>:
  401390:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401394:	ldr	x17, [x16, #272]
  401398:	add	x16, x16, #0x110
  40139c:	br	x17

00000000004013a0 <fflush@plt>:
  4013a0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4013a4:	ldr	x17, [x16, #280]
  4013a8:	add	x16, x16, #0x118
  4013ac:	br	x17

00000000004013b0 <tcsetattr@plt>:
  4013b0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4013b4:	ldr	x17, [x16, #288]
  4013b8:	add	x16, x16, #0x120
  4013bc:	br	x17

00000000004013c0 <use_env@plt>:
  4013c0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4013c4:	ldr	x17, [x16, #296]
  4013c8:	add	x16, x16, #0x128
  4013cc:	br	x17

00000000004013d0 <vfprintf@plt>:
  4013d0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4013d4:	ldr	x17, [x16, #304]
  4013d8:	add	x16, x16, #0x130
  4013dc:	br	x17

00000000004013e0 <printf@plt>:
  4013e0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4013e4:	ldr	x17, [x16, #312]
  4013e8:	add	x16, x16, #0x138
  4013ec:	br	x17

00000000004013f0 <__errno_location@plt>:
  4013f0:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  4013f4:	ldr	x17, [x16, #320]
  4013f8:	add	x16, x16, #0x140
  4013fc:	br	x17

0000000000401400 <getenv@plt>:
  401400:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401404:	ldr	x17, [x16, #328]
  401408:	add	x16, x16, #0x148
  40140c:	br	x17

0000000000401410 <putchar@plt>:
  401410:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401414:	ldr	x17, [x16, #336]
  401418:	add	x16, x16, #0x150
  40141c:	br	x17

0000000000401420 <tigetnum@plt>:
  401420:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401424:	ldr	x17, [x16, #344]
  401428:	add	x16, x16, #0x158
  40142c:	br	x17

0000000000401430 <fprintf@plt>:
  401430:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401434:	ldr	x17, [x16, #352]
  401438:	add	x16, x16, #0x160
  40143c:	br	x17

0000000000401440 <fgets@plt>:
  401440:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401444:	ldr	x17, [x16, #360]
  401448:	add	x16, x16, #0x168
  40144c:	br	x17

0000000000401450 <ioctl@plt>:
  401450:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401454:	ldr	x17, [x16, #368]
  401458:	add	x16, x16, #0x170
  40145c:	br	x17

0000000000401460 <tigetstr@plt>:
  401460:	adrp	x16, 414000 <tigetstr@plt+0x12ba0>
  401464:	ldr	x17, [x16, #376]
  401468:	add	x16, x16, #0x178
  40146c:	br	x17

Disassembly of section .text:

0000000000401470 <.text>:
  401470:	mov	x29, #0x0                   	// #0
  401474:	mov	x30, #0x0                   	// #0
  401478:	mov	x5, x0
  40147c:	ldr	x1, [sp]
  401480:	add	x2, sp, #0x8
  401484:	mov	x6, sp
  401488:	movz	x0, #0x0, lsl #48
  40148c:	movk	x0, #0x0, lsl #32
  401490:	movk	x0, #0x40, lsl #16
  401494:	movk	x0, #0x157c
  401498:	movz	x3, #0x0, lsl #48
  40149c:	movk	x3, #0x0, lsl #32
  4014a0:	movk	x3, #0x40, lsl #16
  4014a4:	movk	x3, #0x2c08
  4014a8:	movz	x4, #0x0, lsl #48
  4014ac:	movk	x4, #0x0, lsl #32
  4014b0:	movk	x4, #0x40, lsl #16
  4014b4:	movk	x4, #0x2c88
  4014b8:	bl	401270 <__libc_start_main@plt>
  4014bc:	bl	401310 <abort@plt>
  4014c0:	adrp	x0, 413000 <tigetstr@plt+0x11ba0>
  4014c4:	ldr	x0, [x0, #4048]
  4014c8:	cbz	x0, 4014d0 <tigetstr@plt+0x70>
  4014cc:	b	401300 <__gmon_start__@plt>
  4014d0:	ret
  4014d4:	nop
  4014d8:	adrp	x0, 414000 <tigetstr@plt+0x12ba0>
  4014dc:	add	x0, x0, #0x1b0
  4014e0:	adrp	x1, 414000 <tigetstr@plt+0x12ba0>
  4014e4:	add	x1, x1, #0x1b0
  4014e8:	cmp	x1, x0
  4014ec:	b.eq	401504 <tigetstr@plt+0xa4>  // b.none
  4014f0:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  4014f4:	ldr	x1, [x1, #3240]
  4014f8:	cbz	x1, 401504 <tigetstr@plt+0xa4>
  4014fc:	mov	x16, x1
  401500:	br	x16
  401504:	ret
  401508:	adrp	x0, 414000 <tigetstr@plt+0x12ba0>
  40150c:	add	x0, x0, #0x1b0
  401510:	adrp	x1, 414000 <tigetstr@plt+0x12ba0>
  401514:	add	x1, x1, #0x1b0
  401518:	sub	x1, x1, x0
  40151c:	lsr	x2, x1, #63
  401520:	add	x1, x2, x1, asr #3
  401524:	cmp	xzr, x1, asr #1
  401528:	asr	x1, x1, #1
  40152c:	b.eq	401544 <tigetstr@plt+0xe4>  // b.none
  401530:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  401534:	ldr	x2, [x2, #3248]
  401538:	cbz	x2, 401544 <tigetstr@plt+0xe4>
  40153c:	mov	x16, x2
  401540:	br	x16
  401544:	ret
  401548:	stp	x29, x30, [sp, #-32]!
  40154c:	mov	x29, sp
  401550:	str	x19, [sp, #16]
  401554:	adrp	x19, 414000 <tigetstr@plt+0x12ba0>
  401558:	ldrb	w0, [x19, #432]
  40155c:	cbnz	w0, 40156c <tigetstr@plt+0x10c>
  401560:	bl	4014d8 <tigetstr@plt+0x78>
  401564:	mov	w0, #0x1                   	// #1
  401568:	strb	w0, [x19, #432]
  40156c:	ldr	x19, [sp, #16]
  401570:	ldp	x29, x30, [sp], #32
  401574:	ret
  401578:	b	401508 <tigetstr@plt+0xa8>
  40157c:	stp	x29, x30, [sp, #-96]!
  401580:	stp	x28, x27, [sp, #16]
  401584:	stp	x26, x25, [sp, #32]
  401588:	stp	x24, x23, [sp, #48]
  40158c:	stp	x22, x21, [sp, #64]
  401590:	stp	x20, x19, [sp, #80]
  401594:	mov	x29, sp
  401598:	sub	sp, sp, #0x2, lsl #12
  40159c:	sub	sp, sp, #0xd0
  4015a0:	ldr	x8, [x1]
  4015a4:	mov	w19, w0
  4015a8:	mov	x21, x1
  4015ac:	mov	x0, x8
  4015b0:	bl	401380 <_nc_rootname@plt>
  4015b4:	mov	w1, #0x1                   	// #1
  4015b8:	mov	w24, #0x1                   	// #1
  4015bc:	bl	401888 <tigetstr@plt+0x428>
  4015c0:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  4015c4:	str	x0, [x8, #440]
  4015c8:	adrp	x0, 402000 <tigetstr@plt+0xba0>
  4015cc:	add	x0, x0, #0xcbd
  4015d0:	bl	401400 <getenv@plt>
  4015d4:	adrp	x26, 413000 <tigetstr@plt+0x11ba0>
  4015d8:	ldr	x26, [x26, #4016]
  4015dc:	adrp	x22, 402000 <tigetstr@plt+0xba0>
  4015e0:	mov	x20, x0
  4015e4:	mov	w23, wzr
  4015e8:	add	x22, x22, #0xcc2
  4015ec:	mov	w0, w19
  4015f0:	mov	x1, x21
  4015f4:	mov	x2, x22
  4015f8:	bl	4012b0 <getopt@plt>
  4015fc:	cmp	w0, #0x53
  401600:	b.le	40161c <tigetstr@plt+0x1bc>
  401604:	cmp	w0, #0x54
  401608:	b.eq	401628 <tigetstr@plt+0x1c8>  // b.none
  40160c:	cmp	w0, #0x78
  401610:	mov	w23, #0x1                   	// #1
  401614:	b.eq	4015ec <tigetstr@plt+0x18c>  // b.none
  401618:	b	401640 <tigetstr@plt+0x1e0>
  40161c:	b.ne	401658 <tigetstr@plt+0x1f8>  // b.any
  401620:	mov	w24, wzr
  401624:	b	4015ec <tigetstr@plt+0x18c>
  401628:	mov	w0, wzr
  40162c:	bl	4013c0 <use_env@plt>
  401630:	mov	w0, #0x1                   	// #1
  401634:	bl	4012c0 <use_tioctl@plt>
  401638:	ldr	x20, [x26]
  40163c:	b	4015ec <tigetstr@plt+0x18c>
  401640:	cmp	w0, #0x56
  401644:	b.ne	401790 <tigetstr@plt+0x330>  // b.any
  401648:	bl	4011f0 <curses_version@plt>
  40164c:	bl	401320 <puts@plt>
  401650:	mov	w0, wzr
  401654:	bl	401190 <exit@plt>
  401658:	cmn	w0, #0x1
  40165c:	b.ne	401790 <tigetstr@plt+0x330>  // b.any
  401660:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  401664:	adrp	x9, 414000 <tigetstr@plt+0x12ba0>
  401668:	adrp	x10, 414000 <tigetstr@plt+0x12ba0>
  40166c:	adrp	x28, 413000 <tigetstr@plt+0x11ba0>
  401670:	ldrb	w8, [x8, #448]
  401674:	ldrb	w9, [x9, #452]
  401678:	ldrb	w10, [x10, #456]
  40167c:	ldr	x28, [x28, #4024]
  401680:	orr	w8, w9, w8
  401684:	orr	w9, w10, w9
  401688:	ldr	w26, [x28]
  40168c:	orr	w27, w10, w8
  401690:	tst	w9, #0xff
  401694:	sxtw	x25, w26
  401698:	b.ne	4016bc <tigetstr@plt+0x25c>  // b.any
  40169c:	cmp	w26, w19
  4016a0:	b.ge	4016c4 <tigetstr@plt+0x264>  // b.tcont
  4016a4:	ldr	x22, [x21, x25, lsl #3]
  4016a8:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  4016ac:	add	x1, x1, #0xcc8
  4016b0:	mov	x0, x22
  4016b4:	bl	401340 <strcmp@plt>
  4016b8:	cbnz	w0, 4016cc <tigetstr@plt+0x26c>
  4016bc:	mov	w1, #0x1                   	// #1
  4016c0:	b	4016e4 <tigetstr@plt+0x284>
  4016c4:	mov	w1, wzr
  4016c8:	b	4016e4 <tigetstr@plt+0x284>
  4016cc:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  4016d0:	add	x1, x1, #0xcce
  4016d4:	mov	x0, x22
  4016d8:	bl	401340 <strcmp@plt>
  4016dc:	cmp	w0, #0x0
  4016e0:	cset	w1, eq  // eq = none
  4016e4:	tst	w27, #0xff
  4016e8:	b.eq	401718 <tigetstr@plt+0x2b8>  // b.none
  4016ec:	adrp	x9, 414000 <tigetstr@plt+0x12ba0>
  4016f0:	ldr	x9, [x9, #440]
  4016f4:	sub	w8, w26, #0x1
  4016f8:	add	x10, x21, w8, sxtw #3
  4016fc:	cmp	w26, w19
  401700:	csel	x22, x10, x21, lt  // lt = tstop
  401704:	str	w8, [x28]
  401708:	csel	w26, w8, wzr, lt  // lt = tstop
  40170c:	str	x9, [x22]
  401710:	cbnz	x20, 401720 <tigetstr@plt+0x2c0>
  401714:	b	401728 <tigetstr@plt+0x2c8>
  401718:	add	x22, x21, x25, lsl #3
  40171c:	cbz	x20, 401728 <tigetstr@plt+0x2c8>
  401720:	ldrb	w8, [x20]
  401724:	cbnz	w8, 401738 <tigetstr@plt+0x2d8>
  401728:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  40172c:	add	x1, x1, #0xcd3
  401730:	mov	w0, #0x2                   	// #2
  401734:	bl	401990 <tigetstr@plt+0x530>
  401738:	add	x0, sp, #0x88
  40173c:	bl	402a3c <tigetstr@plt+0x15dc>
  401740:	mov	w21, w0
  401744:	sub	x2, x29, #0xc
  401748:	mov	x0, x20
  40174c:	mov	w1, w21
  401750:	bl	4011a0 <setupterm@plt>
  401754:	cbz	w0, 401778 <tigetstr@plt+0x318>
  401758:	ldur	w8, [x29, #-12]
  40175c:	cmp	w8, #0x0
  401760:	b.gt	401778 <tigetstr@plt+0x318>
  401764:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  401768:	add	x1, x1, #0xcfa
  40176c:	mov	w0, #0x3                   	// #3
  401770:	mov	x2, x20
  401774:	bl	401990 <tigetstr@plt+0x530>
  401778:	tbz	w24, #0, 401794 <tigetstr@plt+0x334>
  40177c:	tst	w27, #0xff
  401780:	sub	w3, w19, w26
  401784:	b.ne	401870 <tigetstr@plt+0x410>  // b.any
  401788:	cmp	w3, #0x0
  40178c:	b.gt	401870 <tigetstr@plt+0x410>
  401790:	bl	40194c <tigetstr@plt+0x4ec>
  401794:	adrp	x20, 413000 <tigetstr@plt+0x11ba0>
  401798:	ldr	x20, [x20, #4040]
  40179c:	add	x0, sp, #0xc4
  4017a0:	mov	w1, #0x2000                	// #8192
  4017a4:	add	x22, sp, #0xc4
  4017a8:	ldr	x2, [x20]
  4017ac:	bl	401440 <fgets@plt>
  4017b0:	mov	w19, wzr
  4017b4:	cbz	x0, 401868 <tigetstr@plt+0x408>
  4017b8:	add	x24, sp, #0x8
  4017bc:	mov	w25, #0x5                   	// #5
  4017c0:	ldrb	w26, [sp, #196]
  4017c4:	cbnz	w26, 4017d0 <tigetstr@plt+0x370>
  4017c8:	str	xzr, [sp, #8]
  4017cc:	b	401854 <tigetstr@plt+0x3f4>
  4017d0:	bl	401350 <__ctype_b_loc@plt>
  4017d4:	mov	x8, xzr
  4017d8:	mov	w3, wzr
  4017dc:	ldr	x9, [x0]
  4017e0:	and	x10, x26, #0xff
  4017e4:	ldrh	w10, [x9, x10, lsl #1]
  4017e8:	add	x9, x22, x8
  4017ec:	tbnz	w10, #13, 401818 <tigetstr@plt+0x3b8>
  4017f0:	cbz	x8, 401800 <tigetstr@plt+0x3a0>
  4017f4:	add	x10, x22, x8
  4017f8:	ldurb	w10, [x10, #-1]
  4017fc:	cbnz	w10, 40181c <tigetstr@plt+0x3bc>
  401800:	add	w10, w3, #0x1
  401804:	cmp	w3, #0xd
  401808:	str	x9, [x24, w3, sxtw #3]
  40180c:	mov	w3, w10
  401810:	b.gt	40182c <tigetstr@plt+0x3cc>
  401814:	b	40181c <tigetstr@plt+0x3bc>
  401818:	strb	wzr, [x9]
  40181c:	add	x9, x22, x8
  401820:	ldrb	w26, [x9, #1]
  401824:	add	x8, x8, #0x1
  401828:	cbnz	w26, 4017dc <tigetstr@plt+0x37c>
  40182c:	str	xzr, [x24, w3, sxtw #3]
  401830:	cbz	w3, 401854 <tigetstr@plt+0x3f4>
  401834:	and	w2, w23, #0x1
  401838:	add	x1, sp, #0x88
  40183c:	add	x4, sp, #0x8
  401840:	mov	w0, w21
  401844:	bl	401a3c <tigetstr@plt+0x5dc>
  401848:	cbz	w0, 401854 <tigetstr@plt+0x3f4>
  40184c:	cmp	w19, #0x0
  401850:	csinc	w19, w25, w19, eq  // eq = none
  401854:	ldr	x2, [x20]
  401858:	add	x0, sp, #0xc4
  40185c:	mov	w1, #0x2000                	// #8192
  401860:	bl	401440 <fgets@plt>
  401864:	cbnz	x0, 4017c0 <tigetstr@plt+0x360>
  401868:	mov	w0, w19
  40186c:	bl	401190 <exit@plt>
  401870:	and	w2, w23, #0x1
  401874:	add	x1, sp, #0x88
  401878:	mov	w0, w21
  40187c:	mov	x4, x22
  401880:	bl	401a3c <tigetstr@plt+0x5dc>
  401884:	bl	401190 <exit@plt>
  401888:	stp	x29, x30, [sp, #-64]!
  40188c:	stp	x22, x21, [sp, #32]
  401890:	adrp	x22, 414000 <tigetstr@plt+0x12ba0>
  401894:	adrp	x8, 402000 <tigetstr@plt+0xba0>
  401898:	add	x22, x22, #0x198
  40189c:	add	x8, x8, #0xcce
  4018a0:	tst	w1, #0x1
  4018a4:	stp	x24, x23, [sp, #16]
  4018a8:	csel	x1, x8, x22, ne  // ne = any
  4018ac:	adrp	x23, 414000 <tigetstr@plt+0x12ba0>
  4018b0:	adrp	x8, 402000 <tigetstr@plt+0xba0>
  4018b4:	adrp	x24, 414000 <tigetstr@plt+0x12ba0>
  4018b8:	adrp	x9, 402000 <tigetstr@plt+0xba0>
  4018bc:	add	x23, x23, #0x19d
  4018c0:	add	x8, x8, #0xcc8
  4018c4:	add	x24, x24, #0x1a3
  4018c8:	add	x9, x9, #0xd10
  4018cc:	stp	x20, x19, [sp, #48]
  4018d0:	mov	x29, sp
  4018d4:	mov	x19, x0
  4018d8:	csel	x20, x8, x23, ne  // ne = any
  4018dc:	csel	x21, x9, x24, ne  // ne = any
  4018e0:	bl	4029dc <tigetstr@plt+0x157c>
  4018e4:	and	w8, w0, #0x1
  4018e8:	adrp	x9, 414000 <tigetstr@plt+0x12ba0>
  4018ec:	tst	w0, #0x1
  4018f0:	mov	x0, x19
  4018f4:	mov	x1, x20
  4018f8:	strb	w8, [x9, #456]
  4018fc:	csel	x22, x22, x19, ne  // ne = any
  401900:	bl	4029dc <tigetstr@plt+0x157c>
  401904:	and	w8, w0, #0x1
  401908:	adrp	x9, 414000 <tigetstr@plt+0x12ba0>
  40190c:	tst	w0, #0x1
  401910:	mov	x0, x19
  401914:	mov	x1, x21
  401918:	strb	w8, [x9, #452]
  40191c:	csel	x20, x23, x22, ne  // ne = any
  401920:	bl	4029dc <tigetstr@plt+0x157c>
  401924:	tst	w0, #0x1
  401928:	and	w8, w0, #0x1
  40192c:	csel	x0, x24, x20, ne  // ne = any
  401930:	ldp	x20, x19, [sp, #48]
  401934:	ldp	x22, x21, [sp, #32]
  401938:	ldp	x24, x23, [sp, #16]
  40193c:	adrp	x9, 414000 <tigetstr@plt+0x12ba0>
  401940:	strb	w8, [x9, #448]
  401944:	ldp	x29, x30, [sp], #64
  401948:	ret
  40194c:	stp	x29, x30, [sp, #-32]!
  401950:	str	x19, [sp, #16]
  401954:	adrp	x19, 413000 <tigetstr@plt+0x11ba0>
  401958:	ldr	x19, [x19, #4008]
  40195c:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  401960:	ldr	x2, [x8, #440]
  401964:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  401968:	ldr	x0, [x19]
  40196c:	add	x1, x1, #0xd16
  401970:	mov	x29, sp
  401974:	bl	401430 <fprintf@plt>
  401978:	ldr	x1, [x19]
  40197c:	adrp	x0, 402000 <tigetstr@plt+0xba0>
  401980:	add	x0, x0, #0xd68
  401984:	bl	401180 <fputs@plt>
  401988:	mov	w0, #0x2                   	// #2
  40198c:	bl	401190 <exit@plt>
  401990:	sub	sp, sp, #0x120
  401994:	stp	x29, x30, [sp, #240]
  401998:	add	x29, sp, #0xf0
  40199c:	stp	x28, x21, [sp, #256]
  4019a0:	stp	x20, x19, [sp, #272]
  4019a4:	stp	x2, x3, [x29, #-112]
  4019a8:	stp	x4, x5, [x29, #-96]
  4019ac:	stp	x6, x7, [x29, #-80]
  4019b0:	stp	q1, q2, [sp, #16]
  4019b4:	stp	q3, q4, [sp, #48]
  4019b8:	str	q0, [sp]
  4019bc:	stp	q5, q6, [sp, #80]
  4019c0:	str	q7, [sp, #112]
  4019c4:	adrp	x21, 413000 <tigetstr@plt+0x11ba0>
  4019c8:	ldr	x21, [x21, #4008]
  4019cc:	adrp	x11, 414000 <tigetstr@plt+0x12ba0>
  4019d0:	mov	w20, w0
  4019d4:	ldr	x2, [x11, #440]
  4019d8:	ldr	x0, [x21]
  4019dc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4019e0:	mov	x9, sp
  4019e4:	mov	x19, x1
  4019e8:	movk	x8, #0xff80, lsl #32
  4019ec:	sub	x10, x29, #0x70
  4019f0:	add	x9, x9, #0x80
  4019f4:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  4019f8:	add	x10, x10, #0x30
  4019fc:	stp	x9, x8, [x29, #-16]
  401a00:	add	x8, x29, #0x30
  401a04:	add	x1, x1, #0xd35
  401a08:	stp	x8, x10, [x29, #-32]
  401a0c:	bl	401430 <fprintf@plt>
  401a10:	ldp	q0, q1, [x29, #-32]
  401a14:	ldr	x0, [x21]
  401a18:	sub	x2, x29, #0x40
  401a1c:	mov	x1, x19
  401a20:	stp	q0, q1, [x29, #-64]
  401a24:	bl	4013d0 <vfprintf@plt>
  401a28:	ldr	x1, [x21]
  401a2c:	mov	w0, #0xa                   	// #10
  401a30:	bl	4011e0 <fputc@plt>
  401a34:	mov	w0, w20
  401a38:	bl	401190 <exit@plt>
  401a3c:	sub	sp, sp, #0x160
  401a40:	stp	x29, x30, [sp, #256]
  401a44:	stp	x26, x25, [sp, #288]
  401a48:	stp	x24, x23, [sp, #304]
  401a4c:	stp	x22, x21, [sp, #320]
  401a50:	stp	x20, x19, [sp, #336]
  401a54:	ldr	x8, [x4]
  401a58:	mov	x19, x1
  401a5c:	mov	w23, w0
  401a60:	mov	w1, wzr
  401a64:	mov	x0, x8
  401a68:	str	x28, [sp, #272]
  401a6c:	add	x29, sp, #0x100
  401a70:	mov	x22, x4
  401a74:	mov	w21, w3
  401a78:	mov	w24, w2
  401a7c:	bl	401888 <tigetstr@plt+0x428>
  401a80:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  401a84:	adrp	x9, 414000 <tigetstr@plt+0x12ba0>
  401a88:	ldrb	w8, [x8, #452]
  401a8c:	ldrb	w9, [x9, #456]
  401a90:	orr	w9, w9, w8
  401a94:	tst	w9, #0xff
  401a98:	b.eq	401ac8 <tigetstr@plt+0x668>  // b.none
  401a9c:	adrp	x9, 413000 <tigetstr@plt+0x11ba0>
  401aa0:	ldr	x9, [x9, #4032]
  401aa4:	ldr	x0, [x9]
  401aa8:	cbz	w8, 401b0c <tigetstr@plt+0x6ac>
  401aac:	mov	w1, #0x1                   	// #1
  401ab0:	mov	w2, wzr
  401ab4:	bl	4026b0 <tigetstr@plt+0x1250>
  401ab8:	mov	w0, w23
  401abc:	mov	x1, x19
  401ac0:	bl	401e88 <tigetstr@plt+0xa28>
  401ac4:	b	401b18 <tigetstr@plt+0x6b8>
  401ac8:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  401acc:	add	x1, x1, #0xd3a
  401ad0:	mov	x20, x0
  401ad4:	bl	401340 <strcmp@plt>
  401ad8:	cbz	w0, 401b94 <tigetstr@plt+0x734>
  401adc:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  401ae0:	add	x1, x1, #0xd10
  401ae4:	mov	x0, x20
  401ae8:	bl	401340 <strcmp@plt>
  401aec:	cbz	w0, 401bac <tigetstr@plt+0x74c>
  401af0:	mov	x0, x20
  401af4:	bl	401280 <tigetflag@plt>
  401af8:	cmn	w0, #0x1
  401afc:	b.eq	401bc4 <tigetstr@plt+0x764>  // b.none
  401b00:	cmp	w0, #0x0
  401b04:	cset	w0, eq  // eq = none
  401b08:	b	401b74 <tigetstr@plt+0x714>
  401b0c:	mov	w2, #0x1                   	// #1
  401b10:	mov	w1, wzr
  401b14:	bl	4026b0 <tigetstr@plt+0x1250>
  401b18:	adrp	x8, 413000 <tigetstr@plt+0x11ba0>
  401b1c:	ldr	x8, [x8, #4064]
  401b20:	mov	w0, w23
  401b24:	ldr	x8, [x8]
  401b28:	ldr	x2, [x8, #24]
  401b2c:	add	x1, x2, #0x4
  401b30:	bl	40287c <tigetstr@plt+0x141c>
  401b34:	mov	w1, #0xffffffff            	// #-1
  401b38:	mov	w2, #0xffffffff            	// #-1
  401b3c:	mov	w3, #0xffffffff            	// #-1
  401b40:	mov	x0, x19
  401b44:	bl	401fc8 <tigetstr@plt+0xb68>
  401b48:	mov	x0, x19
  401b4c:	bl	402088 <tigetstr@plt+0xc28>
  401b50:	sub	x1, x29, #0x50
  401b54:	mov	w0, w23
  401b58:	bl	4020f4 <tigetstr@plt+0xc94>
  401b5c:	tbz	w0, #0, 401b64 <tigetstr@plt+0x704>
  401b60:	bl	4026d4 <tigetstr@plt+0x1274>
  401b64:	sub	x0, x29, #0x50
  401b68:	mov	x1, x19
  401b6c:	bl	402bbc <tigetstr@plt+0x175c>
  401b70:	mov	w0, wzr
  401b74:	ldp	x20, x19, [sp, #336]
  401b78:	ldp	x22, x21, [sp, #320]
  401b7c:	ldp	x24, x23, [sp, #304]
  401b80:	ldp	x26, x25, [sp, #288]
  401b84:	ldr	x28, [sp, #272]
  401b88:	ldp	x29, x30, [sp, #256]
  401b8c:	add	sp, sp, #0x160
  401b90:	ret
  401b94:	bl	401370 <longname@plt>
  401b98:	adrp	x8, 413000 <tigetstr@plt+0x11ba0>
  401b9c:	ldr	x8, [x8, #4032]
  401ba0:	ldr	x1, [x8]
  401ba4:	bl	401180 <fputs@plt>
  401ba8:	b	401b70 <tigetstr@plt+0x710>
  401bac:	and	w0, w24, #0x1
  401bb0:	bl	401df8 <tigetstr@plt+0x998>
  401bb4:	cmn	w0, #0x1
  401bb8:	cset	w8, eq  // eq = none
  401bbc:	lsl	w0, w8, #1
  401bc0:	b	401b74 <tigetstr@plt+0x714>
  401bc4:	mov	x0, x20
  401bc8:	bl	401420 <tigetnum@plt>
  401bcc:	cmn	w0, #0x2
  401bd0:	b.ne	401cb8 <tigetstr@plt+0x858>  // b.any
  401bd4:	mov	x0, x20
  401bd8:	bl	401460 <tigetstr@plt>
  401bdc:	cbz	x0, 401ccc <tigetstr@plt+0x86c>
  401be0:	mov	x19, x0
  401be4:	cmn	x0, #0x1
  401be8:	b.eq	401de4 <tigetstr@plt+0x984>  // b.none
  401bec:	cmp	w21, #0x2
  401bf0:	b.lt	401dd8 <tigetstr@plt+0x978>  // b.tstop
  401bf4:	mov	w23, w21
  401bf8:	mov	w24, #0x1                   	// #1
  401bfc:	add	x25, sp, #0x60
  401c00:	sub	x26, x29, #0x50
  401c04:	str	xzr, [sp, #24]
  401c08:	ldr	x0, [x22, x24, lsl #3]
  401c0c:	add	x1, sp, #0x18
  401c10:	mov	w2, wzr
  401c14:	str	x0, [x25, x24, lsl #3]
  401c18:	bl	401360 <strtol@plt>
  401c1c:	ldr	x8, [sp, #24]
  401c20:	str	x0, [x26, x24, lsl #3]
  401c24:	cbz	x8, 401c30 <tigetstr@plt+0x7d0>
  401c28:	ldrb	w8, [x8]
  401c2c:	cbz	w8, 401c34 <tigetstr@plt+0x7d4>
  401c30:	str	xzr, [x26, x24, lsl #3]
  401c34:	add	x8, x24, #0x1
  401c38:	cmp	x8, x23
  401c3c:	b.cs	401c4c <tigetstr@plt+0x7ec>  // b.hs, b.nlast
  401c40:	cmp	x24, #0x8
  401c44:	mov	x24, x8
  401c48:	b.cc	401c04 <tigetstr@plt+0x7a4>  // b.lo, b.ul, b.last
  401c4c:	cmp	w21, #0x9
  401c50:	b.gt	401c8c <tigetstr@plt+0x82c>
  401c54:	sub	x8, x29, #0x50
  401c58:	mov	w9, #0x9                   	// #9
  401c5c:	add	x0, x8, x23, lsl #3
  401c60:	sub	w8, w9, w21
  401c64:	lsl	x8, x8, #3
  401c68:	add	x21, x8, #0x8
  401c6c:	mov	w1, wzr
  401c70:	mov	x2, x21
  401c74:	bl	401290 <memset@plt>
  401c78:	add	x8, sp, #0x60
  401c7c:	add	x0, x8, x23, lsl #3
  401c80:	mov	w1, wzr
  401c84:	mov	x2, x21
  401c88:	bl	401290 <memset@plt>
  401c8c:	mov	x0, x20
  401c90:	bl	402980 <tigetstr@plt+0x1520>
  401c94:	cmp	w0, #0x2
  401c98:	b.eq	401cd4 <tigetstr@plt+0x874>  // b.none
  401c9c:	cmp	w0, #0x1
  401ca0:	b.ne	401ce8 <tigetstr@plt+0x888>  // b.any
  401ca4:	ldur	x1, [x29, #-72]
  401ca8:	ldr	x2, [sp, #112]
  401cac:	mov	x0, x19
  401cb0:	bl	401250 <tparm@plt>
  401cb4:	b	401dd4 <tigetstr@plt+0x974>
  401cb8:	mov	w1, w0
  401cbc:	adrp	x0, 402000 <tigetstr@plt+0xba0>
  401cc0:	add	x0, x0, #0xd43
  401cc4:	bl	4013e0 <printf@plt>
  401cc8:	b	401b70 <tigetstr@plt+0x710>
  401ccc:	mov	w0, #0x1                   	// #1
  401cd0:	b	401b74 <tigetstr@plt+0x714>
  401cd4:	ldur	x1, [x29, #-72]
  401cd8:	ldp	x2, x3, [sp, #112]
  401cdc:	mov	x0, x19
  401ce0:	bl	401250 <tparm@plt>
  401ce4:	b	401dd4 <tigetstr@plt+0x974>
  401ce8:	add	x1, sp, #0x18
  401cec:	add	x2, x29, #0x1c
  401cf0:	mov	x0, x19
  401cf4:	bl	4012a0 <_nc_tparm_analyze@plt>
  401cf8:	ldp	x10, x11, [sp, #24]
  401cfc:	ldp	x12, x13, [sp, #40]
  401d00:	add	x8, sp, #0x60
  401d04:	sub	x9, x29, #0x50
  401d08:	ldp	x14, x15, [sp, #56]
  401d0c:	add	x0, x8, #0x8
  401d10:	cmp	x10, #0x0
  401d14:	add	x10, x9, #0x8
  401d18:	csel	x10, x10, x0, eq  // eq = none
  401d1c:	add	x0, x8, #0x10
  401d20:	cmp	x11, #0x0
  401d24:	add	x11, x9, #0x10
  401d28:	ldp	x16, x17, [sp, #72]
  401d2c:	csel	x11, x11, x0, eq  // eq = none
  401d30:	add	x0, x8, #0x18
  401d34:	cmp	x12, #0x0
  401d38:	add	x12, x9, #0x18
  401d3c:	csel	x12, x12, x0, eq  // eq = none
  401d40:	add	x0, x8, #0x20
  401d44:	cmp	x13, #0x0
  401d48:	add	x13, x9, #0x20
  401d4c:	ldr	x18, [sp, #88]
  401d50:	csel	x13, x13, x0, eq  // eq = none
  401d54:	add	x0, x8, #0x28
  401d58:	cmp	x14, #0x0
  401d5c:	add	x14, x9, #0x28
  401d60:	csel	x14, x14, x0, eq  // eq = none
  401d64:	add	x0, x8, #0x30
  401d68:	cmp	x15, #0x0
  401d6c:	add	x15, x9, #0x30
  401d70:	csel	x15, x15, x0, eq  // eq = none
  401d74:	add	x0, x8, #0x38
  401d78:	cmp	x16, #0x0
  401d7c:	add	x16, x9, #0x38
  401d80:	csel	x16, x16, x0, eq  // eq = none
  401d84:	add	x0, x8, #0x40
  401d88:	cmp	x17, #0x0
  401d8c:	add	x17, x9, #0x40
  401d90:	add	x8, x8, #0x48
  401d94:	add	x9, x9, #0x48
  401d98:	ldr	x1, [x10]
  401d9c:	csel	x10, x17, x0, eq  // eq = none
  401da0:	cmp	x18, #0x0
  401da4:	csel	x8, x9, x8, eq  // eq = none
  401da8:	ldr	x2, [x11]
  401dac:	ldr	x3, [x12]
  401db0:	ldr	x4, [x13]
  401db4:	ldr	x5, [x14]
  401db8:	ldr	x6, [x15]
  401dbc:	ldr	x7, [x16]
  401dc0:	ldr	x10, [x10]
  401dc4:	ldr	x8, [x8]
  401dc8:	mov	x0, x19
  401dcc:	stp	x10, x8, [sp]
  401dd0:	bl	401250 <tparm@plt>
  401dd4:	mov	x19, x0
  401dd8:	mov	x0, x19
  401ddc:	bl	4011c0 <putp@plt>
  401de0:	b	401b70 <tigetstr@plt+0x710>
  401de4:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  401de8:	add	x1, x1, #0xd47
  401dec:	mov	w0, #0x4                   	// #4
  401df0:	mov	x2, x20
  401df4:	bl	401990 <tigetstr@plt+0x530>
  401df8:	stp	x29, x30, [sp, #-48]!
  401dfc:	str	x21, [sp, #16]
  401e00:	stp	x20, x19, [sp, #32]
  401e04:	adrp	x21, 413000 <tigetstr@plt+0x11ba0>
  401e08:	ldr	x21, [x21, #4064]
  401e0c:	mov	w20, w0
  401e10:	adrp	x2, 401000 <strlen@plt-0x170>
  401e14:	add	x2, x2, #0xe84
  401e18:	ldr	x8, [x21]
  401e1c:	mov	x29, sp
  401e20:	ldp	x9, x8, [x8, #24]
  401e24:	ldrsh	w9, [x9, #4]
  401e28:	ldr	x0, [x8, #40]
  401e2c:	cmp	w9, #0x1
  401e30:	csinc	w1, w9, wzr, gt
  401e34:	bl	4011b0 <tputs@plt>
  401e38:	mov	w19, w0
  401e3c:	tbnz	w20, #0, 401e70 <tigetstr@plt+0xa10>
  401e40:	adrp	x0, 402000 <tigetstr@plt+0xba0>
  401e44:	add	x0, x0, #0xedf
  401e48:	bl	401460 <tigetstr@plt>
  401e4c:	cbz	x0, 401e70 <tigetstr@plt+0xa10>
  401e50:	ldr	x8, [x21]
  401e54:	adrp	x2, 401000 <strlen@plt-0x170>
  401e58:	add	x2, x2, #0xe84
  401e5c:	ldr	x8, [x8, #24]
  401e60:	ldrsh	w8, [x8, #4]
  401e64:	cmp	w8, #0x1
  401e68:	csinc	w1, w8, wzr, gt
  401e6c:	bl	4011b0 <tputs@plt>
  401e70:	mov	w0, w19
  401e74:	ldp	x20, x19, [sp, #32]
  401e78:	ldr	x21, [sp, #16]
  401e7c:	ldp	x29, x30, [sp], #48
  401e80:	ret
  401e84:	b	401410 <putchar@plt>
  401e88:	stp	x29, x30, [sp, #-32]!
  401e8c:	stp	x20, x19, [sp, #16]
  401e90:	mov	x29, sp
  401e94:	mov	x19, x1
  401e98:	mov	w20, w0
  401e9c:	bl	401200 <tcgetattr@plt>
  401ea0:	adrp	x8, 402000 <tigetstr@plt+0xba0>
  401ea4:	ldr	q0, [x19]
  401ea8:	ldr	q1, [x8, #3824]
  401eac:	ldrb	w8, [x19, #30]
  401eb0:	adrp	x10, 402000 <tigetstr@plt+0xba0>
  401eb4:	mov	w9, #0xf                   	// #15
  401eb8:	and	v0.16b, v0.16b, v1.16b
  401ebc:	ldr	q1, [x10, #3840]
  401ec0:	ldrb	w10, [x19, #21]
  401ec4:	cmp	w8, #0x0
  401ec8:	csel	w8, w9, w8, eq  // eq = none
  401ecc:	strb	w8, [x19, #30]
  401ed0:	ldrb	w8, [x19, #19]
  401ed4:	mov	w9, #0x4                   	// #4
  401ed8:	cmp	w10, #0x0
  401edc:	csel	w9, w9, w10, eq  // eq = none
  401ee0:	mov	w10, #0x7f                  	// #127
  401ee4:	strb	w9, [x19, #21]
  401ee8:	ldrb	w9, [x19, #17]
  401eec:	cmp	w8, #0x0
  401ef0:	csel	w8, w10, w8, eq  // eq = none
  401ef4:	strb	w8, [x19, #19]
  401ef8:	ldrb	w8, [x19, #20]
  401efc:	mov	w10, #0x3                   	// #3
  401f00:	cmp	w9, #0x0
  401f04:	csel	w9, w10, w9, eq  // eq = none
  401f08:	mov	w10, #0x15                  	// #21
  401f0c:	strb	w9, [x19, #17]
  401f10:	ldrb	w9, [x19, #32]
  401f14:	cmp	w8, #0x0
  401f18:	csel	w8, w10, w8, eq  // eq = none
  401f1c:	strb	w8, [x19, #20]
  401f20:	ldrb	w8, [x19, #18]
  401f24:	mov	w10, #0x16                  	// #22
  401f28:	cmp	w9, #0x0
  401f2c:	csel	w9, w10, w9, eq  // eq = none
  401f30:	mov	w10, #0x1c                  	// #28
  401f34:	strb	w9, [x19, #32]
  401f38:	ldrb	w9, [x19, #29]
  401f3c:	cmp	w8, #0x0
  401f40:	csel	w8, w10, w8, eq  // eq = none
  401f44:	strb	w8, [x19, #18]
  401f48:	ldrb	w8, [x19, #25]
  401f4c:	mov	w10, #0x12                  	// #18
  401f50:	cmp	w9, #0x0
  401f54:	csel	w9, w10, w9, eq  // eq = none
  401f58:	mov	w10, #0x11                  	// #17
  401f5c:	strb	w9, [x19, #29]
  401f60:	ldrb	w9, [x19, #26]
  401f64:	cmp	w8, #0x0
  401f68:	csel	w8, w10, w8, eq  // eq = none
  401f6c:	strb	w8, [x19, #25]
  401f70:	ldrb	w8, [x19, #27]
  401f74:	mov	w10, #0x13                  	// #19
  401f78:	cmp	w9, #0x0
  401f7c:	csel	w9, w10, w9, eq  // eq = none
  401f80:	strb	w9, [x19, #26]
  401f84:	mov	w9, #0x1a                  	// #26
  401f88:	cmp	w8, #0x0
  401f8c:	csel	w8, w9, w8, eq  // eq = none
  401f90:	ldrb	w9, [x19, #31]
  401f94:	strb	w8, [x19, #27]
  401f98:	mov	w8, #0x17                  	// #23
  401f9c:	orr	v0.16b, v0.16b, v1.16b
  401fa0:	cmp	w9, #0x0
  401fa4:	csel	w8, w8, w9, eq  // eq = none
  401fa8:	strb	w8, [x19, #31]
  401fac:	str	q0, [x19]
  401fb0:	mov	w0, w20
  401fb4:	mov	x2, x19
  401fb8:	ldp	x20, x19, [sp, #16]
  401fbc:	mov	w1, #0x1                   	// #1
  401fc0:	ldp	x29, x30, [sp], #32
  401fc4:	b	4013b0 <tcsetattr@plt>
  401fc8:	stp	x29, x30, [sp, #-48]!
  401fcc:	stp	x22, x21, [sp, #16]
  401fd0:	stp	x20, x19, [sp, #32]
  401fd4:	mov	w19, w3
  401fd8:	mov	w21, w2
  401fdc:	mov	x20, x0
  401fe0:	mov	x29, sp
  401fe4:	tbz	w1, #31, 401ff0 <tigetstr@plt+0xb90>
  401fe8:	ldrb	w8, [x20, #19]
  401fec:	cbnz	w8, 402028 <tigetstr@plt+0xbc8>
  401ff0:	tbz	w1, #31, 402024 <tigetstr@plt+0xbc4>
  401ff4:	adrp	x8, 413000 <tigetstr@plt+0x11ba0>
  401ff8:	ldr	x8, [x8, #4064]
  401ffc:	ldr	x8, [x8]
  402000:	ldr	x9, [x8, #16]
  402004:	ldrb	w9, [x9, #15]
  402008:	cbz	w9, 402020 <tigetstr@plt+0xbc0>
  40200c:	ldr	x8, [x8, #32]
  402010:	ldr	x22, [x8, #440]
  402014:	add	x8, x22, #0x1
  402018:	cmp	x8, #0x2
  40201c:	b.cs	402070 <tigetstr@plt+0xc10>  // b.hs, b.nlast
  402020:	mov	w1, #0x7f                  	// #127
  402024:	strb	w1, [x20, #19]
  402028:	tbz	w21, #31, 402034 <tigetstr@plt+0xbd4>
  40202c:	ldrb	w8, [x20, #17]
  402030:	cbnz	w8, 402044 <tigetstr@plt+0xbe4>
  402034:	cmp	w21, #0x0
  402038:	mov	w8, #0x3                   	// #3
  40203c:	csel	w8, w21, w8, ge  // ge = tcont
  402040:	strb	w8, [x20, #17]
  402044:	tbz	w19, #31, 402050 <tigetstr@plt+0xbf0>
  402048:	ldrb	w8, [x20, #20]
  40204c:	cbnz	w8, 402060 <tigetstr@plt+0xc00>
  402050:	cmp	w19, #0x0
  402054:	mov	w8, #0x15                  	// #21
  402058:	csel	w8, w19, w8, ge  // ge = tcont
  40205c:	strb	w8, [x20, #20]
  402060:	ldp	x20, x19, [sp, #32]
  402064:	ldp	x22, x21, [sp, #16]
  402068:	ldp	x29, x30, [sp], #48
  40206c:	ret
  402070:	mov	x0, x22
  402074:	bl	401170 <strlen@plt>
  402078:	cmp	x0, #0x1
  40207c:	b.ne	402020 <tigetstr@plt+0xbc0>  // b.any
  402080:	ldrb	w1, [x22]
  402084:	b	402024 <tigetstr@plt+0xbc4>
  402088:	ldp	w9, w8, [x0]
  40208c:	ldr	w10, [x0, #12]
  402090:	orr	w11, w8, #0x4
  402094:	orr	w12, w9, #0x100
  402098:	stp	w12, w11, [x0]
  40209c:	orr	w11, w10, #0x8
  4020a0:	str	w11, [x0, #12]
  4020a4:	adrp	x11, 413000 <tigetstr@plt+0x11ba0>
  4020a8:	ldr	x11, [x11, #4064]
  4020ac:	ldr	x11, [x11]
  4020b0:	ldr	x11, [x11, #32]
  4020b4:	ldr	x11, [x11, #824]
  4020b8:	add	x12, x11, #0x1
  4020bc:	cmp	x12, #0x2
  4020c0:	b.cs	4020d0 <tigetstr@plt+0xc70>  // b.hs, b.nlast
  4020c4:	orr	w8, w10, #0x38
  4020c8:	str	w8, [x0, #12]
  4020cc:	ret
  4020d0:	ldrb	w12, [x11]
  4020d4:	cmp	w12, #0xa
  4020d8:	b.ne	4020c4 <tigetstr@plt+0xc64>  // b.any
  4020dc:	ldrb	w11, [x11, #1]
  4020e0:	cbnz	w11, 4020c4 <tigetstr@plt+0xc64>
  4020e4:	and	w8, w8, #0xfffffffb
  4020e8:	and	w9, w9, #0xfffffeff
  4020ec:	stp	w9, w8, [x0]
  4020f0:	b	4020c4 <tigetstr@plt+0xc64>
  4020f4:	stp	x29, x30, [sp, #-96]!
  4020f8:	stp	x28, x27, [sp, #16]
  4020fc:	stp	x26, x25, [sp, #32]
  402100:	stp	x24, x23, [sp, #48]
  402104:	stp	x22, x21, [sp, #64]
  402108:	stp	x20, x19, [sp, #80]
  40210c:	mov	x29, sp
  402110:	sub	sp, sp, #0x2, lsl #12
  402114:	sub	sp, sp, #0x10
  402118:	cbz	x1, 40213c <tigetstr@plt+0xcdc>
  40211c:	ldr	w8, [x1, #4]
  402120:	mov	w9, #0x182c                	// #6188
  402124:	mov	x2, x1
  402128:	ands	w8, w8, w9
  40212c:	b.eq	40213c <tigetstr@plt+0xcdc>  // b.none
  402130:	mov	w1, #0x1                   	// #1
  402134:	str	w8, [x2, #4]
  402138:	bl	4013b0 <tcsetattr@plt>
  40213c:	adrp	x24, 414000 <tigetstr@plt+0x12ba0>
  402140:	adrp	x9, 414000 <tigetstr@plt+0x12ba0>
  402144:	ldrb	w8, [x24, #464]
  402148:	ldrb	w9, [x9, #468]
  40214c:	orr	w9, w9, w8
  402150:	tst	w9, #0xff
  402154:	b.eq	4021ac <tigetstr@plt+0xd4c>  // b.none
  402158:	adrp	x23, 413000 <tigetstr@plt+0x11ba0>
  40215c:	ldr	x23, [x23, #4064]
  402160:	ldr	x9, [x23]
  402164:	ldr	x9, [x9, #32]
  402168:	ldr	x0, [x9, #1104]
  40216c:	add	x9, x0, #0x1
  402170:	cmp	x9, #0x2
  402174:	b.cc	402180 <tigetstr@plt+0xd20>  // b.lo, b.ul, b.last
  402178:	bl	4012e0 <system@plt>
  40217c:	ldrb	w8, [x24, #464]
  402180:	ldr	x9, [x23]
  402184:	ldr	x9, [x9, #32]
  402188:	cbz	w8, 402194 <tigetstr@plt+0xd34>
  40218c:	ldr	x0, [x9, #976]
  402190:	cbnz	x0, 402198 <tigetstr@plt+0xd38>
  402194:	ldr	x0, [x9, #384]
  402198:	add	x9, x0, #0x1
  40219c:	cmp	x9, #0x2
  4021a0:	b.cs	4021b4 <tigetstr@plt+0xd54>  // b.hs, b.nlast
  4021a4:	mov	w19, wzr
  4021a8:	b	4021cc <tigetstr@plt+0xd6c>
  4021ac:	mov	w0, wzr
  4021b0:	b	40249c <tigetstr@plt+0x103c>
  4021b4:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  4021b8:	add	x2, x2, #0x6a4
  4021bc:	mov	w1, wzr
  4021c0:	bl	4011b0 <tputs@plt>
  4021c4:	ldrb	w8, [x24, #464]
  4021c8:	mov	w19, #0x1                   	// #1
  4021cc:	ldr	x9, [x23]
  4021d0:	ldr	x10, [x9, #32]
  4021d4:	cbz	w8, 4021e0 <tigetstr@plt+0xd80>
  4021d8:	ldr	x0, [x10, #984]
  4021dc:	cbnz	x0, 4021e4 <tigetstr@plt+0xd84>
  4021e0:	ldr	x0, [x10, #392]
  4021e4:	add	x8, x0, #0x1
  4021e8:	cmp	x8, #0x2
  4021ec:	b.cs	4021f8 <tigetstr@plt+0xd98>  // b.hs, b.nlast
  4021f0:	mov	w10, wzr
  4021f4:	b	402210 <tigetstr@plt+0xdb0>
  4021f8:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  4021fc:	add	x2, x2, #0x6a4
  402200:	mov	w1, wzr
  402204:	bl	4011b0 <tputs@plt>
  402208:	ldr	x9, [x23]
  40220c:	mov	w10, #0x1                   	// #1
  402210:	ldr	x8, [x9, #32]
  402214:	ldr	x0, [x8, #2160]
  402218:	add	x11, x0, #0x1
  40221c:	cmp	x11, #0x2
  402220:	b.cs	402300 <tigetstr@plt+0xea0>  // b.hs, b.nlast
  402224:	ldr	x0, [x8, #2944]
  402228:	orr	w25, w19, w10
  40222c:	add	x11, x0, #0x1
  402230:	cmp	x11, #0x2
  402234:	b.cs	402318 <tigetstr@plt+0xeb8>  // b.hs, b.nlast
  402238:	ldr	x0, [x8, #2736]
  40223c:	add	x9, x0, #0x1
  402240:	cmp	x9, #0x2
  402244:	b.cc	402258 <tigetstr@plt+0xdf8>  // b.lo, b.ul, b.last
  402248:	ldr	x9, [x8, #2744]
  40224c:	add	x9, x9, #0x1
  402250:	cmp	x9, #0x2
  402254:	b.cs	40250c <tigetstr@plt+0x10ac>  // b.hs, b.nlast
  402258:	ldr	x9, [x8, #2168]
  40225c:	add	x9, x9, #0x1
  402260:	cmp	x9, #0x2
  402264:	b.cc	402358 <tigetstr@plt+0xef8>  // b.lo, b.ul, b.last
  402268:	ldr	x8, [x8, #2176]
  40226c:	add	x8, x8, #0x1
  402270:	cmp	x8, #0x2
  402274:	b.cc	402358 <tigetstr@plt+0xef8>  // b.lo, b.ul, b.last
  402278:	bl	402664 <tigetstr@plt+0x1204>
  40227c:	ldr	x8, [x23]
  402280:	ldr	x9, [x8, #32]
  402284:	ldr	x0, [x9, #2168]
  402288:	add	x10, x0, #0x1
  40228c:	cmp	x10, #0x2
  402290:	b.cc	4022ac <tigetstr@plt+0xe4c>  // b.lo, b.ul, b.last
  402294:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  402298:	add	x2, x2, #0x6a4
  40229c:	mov	w1, wzr
  4022a0:	bl	4011b0 <tputs@plt>
  4022a4:	ldr	x8, [x23]
  4022a8:	ldr	x9, [x8, #32]
  4022ac:	ldr	x0, [x9, #896]
  4022b0:	add	x9, x0, #0x1
  4022b4:	cmp	x9, #0x2
  4022b8:	b.cs	402588 <tigetstr@plt+0x1128>  // b.hs, b.nlast
  4022bc:	ldr	x8, [x8, #24]
  4022c0:	ldrsh	w8, [x8]
  4022c4:	cmp	w8, #0x2
  4022c8:	b.lt	4025b4 <tigetstr@plt+0x1154>  // b.tstop
  4022cc:	mov	w19, wzr
  4022d0:	adrp	x20, 414000 <tigetstr@plt+0x12ba0>
  4022d4:	ldr	x1, [x20, #472]
  4022d8:	mov	w0, #0x20                  	// #32
  4022dc:	bl	4011d0 <putc@plt>
  4022e0:	ldr	x8, [x23]
  4022e4:	add	w19, w19, #0x1
  4022e8:	ldr	x8, [x8, #24]
  4022ec:	ldrsh	w8, [x8]
  4022f0:	sub	w8, w8, #0x1
  4022f4:	cmp	w19, w8
  4022f8:	b.lt	4022d4 <tigetstr@plt+0xe74>  // b.tstop
  4022fc:	b	4025b4 <tigetstr@plt+0x1154>
  402300:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  402304:	add	x2, x2, #0x6a4
  402308:	mov	w1, wzr
  40230c:	bl	4011b0 <tputs@plt>
  402310:	mov	w25, #0x1                   	// #1
  402314:	b	402358 <tigetstr@plt+0xef8>
  402318:	ldr	x8, [x9, #24]
  40231c:	mov	x1, xzr
  402320:	ldrsh	x8, [x8]
  402324:	sub	x2, x8, #0x1
  402328:	bl	401250 <tparm@plt>
  40232c:	add	x8, x0, #0x1
  402330:	cmp	x8, #0x2
  402334:	b.cs	402340 <tigetstr@plt+0xee0>  // b.hs, b.nlast
  402338:	mov	w8, wzr
  40233c:	b	402354 <tigetstr@plt+0xef4>
  402340:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  402344:	add	x2, x2, #0x6a4
  402348:	mov	w1, wzr
  40234c:	bl	4011b0 <tputs@plt>
  402350:	mov	w8, #0x1                   	// #1
  402354:	orr	w25, w25, w8
  402358:	ldr	x9, [x23]
  40235c:	mov	w26, wzr
  402360:	ldr	x8, [x9, #24]
  402364:	ldrsh	w10, [x8, #2]
  402368:	cmp	w10, #0x8
  40236c:	b.eq	40239c <tigetstr@plt+0xf3c>  // b.none
  402370:	tbnz	w10, #31, 40239c <tigetstr@plt+0xf3c>
  402374:	ldr	x9, [x9, #32]
  402378:	ldr	x10, [x9, #1056]
  40237c:	add	x10, x10, #0x1
  402380:	cmp	x10, #0x2
  402384:	b.cc	402398 <tigetstr@plt+0xf38>  // b.lo, b.ul, b.last
  402388:	ldr	x9, [x9, #32]
  40238c:	add	x9, x9, #0x1
  402390:	cmp	x9, #0x2
  402394:	b.cs	4024c0 <tigetstr@plt+0x1060>  // b.hs, b.nlast
  402398:	mov	w26, wzr
  40239c:	ldr	x9, [x23]
  4023a0:	ldrb	w8, [x24, #464]
  4023a4:	ldr	x9, [x9, #32]
  4023a8:	cbz	w8, 4023b4 <tigetstr@plt+0xf54>
  4023ac:	ldr	x19, [x9, #1000]
  4023b0:	cbnz	x19, 4023bc <tigetstr@plt+0xf5c>
  4023b4:	ldr	x19, [x9, #408]
  4023b8:	cbz	x19, 40244c <tigetstr@plt+0xfec>
  4023bc:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  4023c0:	add	x1, x1, #0xd14
  4023c4:	mov	x0, x19
  4023c8:	add	x20, sp, #0x8
  4023cc:	bl	401230 <fopen@plt>
  4023d0:	cbz	x0, 40265c <tigetstr@plt+0x11fc>
  4023d4:	mov	x21, x0
  4023d8:	mov	w1, #0x1                   	// #1
  4023dc:	mov	w2, #0x2000                	// #8192
  4023e0:	mov	x0, x20
  4023e4:	mov	x3, x21
  4023e8:	bl	401330 <fread_unlocked@plt>
  4023ec:	cbz	x0, 402438 <tigetstr@plt+0xfd8>
  4023f0:	mov	x22, x0
  4023f4:	adrp	x28, 414000 <tigetstr@plt+0x12ba0>
  4023f8:	ldr	x3, [x28, #472]
  4023fc:	mov	w1, #0x1                   	// #1
  402400:	mov	x0, x20
  402404:	mov	x2, x22
  402408:	bl	401390 <fwrite@plt>
  40240c:	cmp	x0, x22
  402410:	b.ne	40265c <tigetstr@plt+0x11fc>  // b.any
  402414:	mov	w1, #0x1                   	// #1
  402418:	mov	w2, #0x2000                	// #8192
  40241c:	mov	x0, x20
  402420:	mov	x3, x21
  402424:	mov	w27, #0x1                   	// #1
  402428:	bl	401330 <fread_unlocked@plt>
  40242c:	mov	x22, x0
  402430:	cbnz	x0, 4023f8 <tigetstr@plt+0xf98>
  402434:	b	40243c <tigetstr@plt+0xfdc>
  402438:	mov	w27, wzr
  40243c:	mov	x0, x21
  402440:	bl	401220 <fclose@plt>
  402444:	ldrb	w8, [x24, #464]
  402448:	b	402450 <tigetstr@plt+0xff0>
  40244c:	mov	w27, wzr
  402450:	ldr	x9, [x23]
  402454:	ldr	x10, [x9, #32]
  402458:	orr	w9, w25, w26
  40245c:	cbz	w8, 402468 <tigetstr@plt+0x1008>
  402460:	ldr	x0, [x10, #992]
  402464:	cbnz	x0, 40246c <tigetstr@plt+0x100c>
  402468:	ldr	x0, [x10, #400]
  40246c:	add	x8, x0, #0x1
  402470:	cmp	x8, #0x2
  402474:	orr	w19, w9, w27
  402478:	b.cs	402484 <tigetstr@plt+0x1024>  // b.hs, b.nlast
  40247c:	mov	w8, wzr
  402480:	b	402498 <tigetstr@plt+0x1038>
  402484:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  402488:	add	x2, x2, #0x6a4
  40248c:	mov	w1, wzr
  402490:	bl	4011b0 <tputs@plt>
  402494:	mov	w8, #0x1                   	// #1
  402498:	orr	w0, w19, w8
  40249c:	add	sp, sp, #0x2, lsl #12
  4024a0:	add	sp, sp, #0x10
  4024a4:	ldp	x20, x19, [sp, #80]
  4024a8:	ldp	x22, x21, [sp, #64]
  4024ac:	ldp	x24, x23, [sp, #48]
  4024b0:	ldp	x26, x25, [sp, #32]
  4024b4:	ldp	x28, x27, [sp, #16]
  4024b8:	ldp	x29, x30, [sp], #96
  4024bc:	ret
  4024c0:	ldrsh	w22, [x8]
  4024c4:	bl	402664 <tigetstr@plt+0x1204>
  4024c8:	ldr	x8, [x23]
  4024cc:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  4024d0:	add	x2, x2, #0x6a4
  4024d4:	mov	w1, wzr
  4024d8:	ldr	x8, [x8, #32]
  4024dc:	ldr	x0, [x8, #32]
  4024e0:	bl	4011b0 <tputs@plt>
  4024e4:	ldr	x8, [x23]
  4024e8:	ldr	x9, [x8, #24]
  4024ec:	ldrsh	w8, [x9, #2]
  4024f0:	cmp	w8, #0x2
  4024f4:	b.lt	402654 <tigetstr@plt+0x11f4>  // b.tstop
  4024f8:	and	w26, w8, #0xffff
  4024fc:	cmp	w26, w22
  402500:	b.le	4025e4 <tigetstr@plt+0x1184>
  402504:	strh	w22, [x9, #2]
  402508:	b	402650 <tigetstr@plt+0x11f0>
  40250c:	mov	x1, xzr
  402510:	bl	401250 <tparm@plt>
  402514:	add	x8, x0, #0x1
  402518:	cmp	x8, #0x2
  40251c:	b.cs	402528 <tigetstr@plt+0x10c8>  // b.hs, b.nlast
  402520:	mov	w8, wzr
  402524:	b	40253c <tigetstr@plt+0x10dc>
  402528:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  40252c:	add	x2, x2, #0x6a4
  402530:	mov	w1, wzr
  402534:	bl	4011b0 <tputs@plt>
  402538:	mov	w8, #0x1                   	// #1
  40253c:	ldr	x9, [x23]
  402540:	orr	w19, w25, w8
  402544:	ldp	x10, x9, [x9, #24]
  402548:	ldrsh	x10, [x10]
  40254c:	ldr	x0, [x9, #2744]
  402550:	sub	x1, x10, #0x1
  402554:	bl	401250 <tparm@plt>
  402558:	add	x8, x0, #0x1
  40255c:	cmp	x8, #0x2
  402560:	b.cs	40256c <tigetstr@plt+0x110c>  // b.hs, b.nlast
  402564:	mov	w8, wzr
  402568:	b	402580 <tigetstr@plt+0x1120>
  40256c:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  402570:	add	x2, x2, #0x6a4
  402574:	mov	w1, wzr
  402578:	bl	4011b0 <tputs@plt>
  40257c:	mov	w8, #0x1                   	// #1
  402580:	orr	w25, w19, w8
  402584:	b	402358 <tigetstr@plt+0xef8>
  402588:	ldr	x8, [x8, #24]
  40258c:	ldrsh	x8, [x8]
  402590:	sub	x1, x8, #0x1
  402594:	bl	401250 <tparm@plt>
  402598:	add	x8, x0, #0x1
  40259c:	cmp	x8, #0x2
  4025a0:	b.cc	4025b4 <tigetstr@plt+0x1154>  // b.lo, b.ul, b.last
  4025a4:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  4025a8:	add	x2, x2, #0x6a4
  4025ac:	mov	w1, wzr
  4025b0:	bl	4011b0 <tputs@plt>
  4025b4:	ldr	x8, [x23]
  4025b8:	ldr	x8, [x8, #32]
  4025bc:	ldr	x0, [x8, #2176]
  4025c0:	add	x8, x0, #0x1
  4025c4:	cmp	x8, #0x2
  4025c8:	b.cc	4025dc <tigetstr@plt+0x117c>  // b.lo, b.ul, b.last
  4025cc:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  4025d0:	add	x2, x2, #0x6a4
  4025d4:	mov	w1, wzr
  4025d8:	bl	4011b0 <tputs@plt>
  4025dc:	bl	402664 <tigetstr@plt+0x1204>
  4025e0:	b	402310 <tigetstr@plt+0xeb0>
  4025e4:	cmp	w8, w22
  4025e8:	b.ge	402650 <tigetstr@plt+0x11f0>  // b.tcont
  4025ec:	adrp	x19, 402000 <tigetstr@plt+0xba0>
  4025f0:	adrp	x20, 402000 <tigetstr@plt+0xba0>
  4025f4:	adrp	x21, 402000 <tigetstr@plt+0xba0>
  4025f8:	adrp	x27, 414000 <tigetstr@plt+0x12ba0>
  4025fc:	add	x19, x19, #0xf25
  402600:	add	x20, x20, #0xd38
  402604:	add	x21, x21, #0x6a4
  402608:	ldr	x0, [x27, #472]
  40260c:	sxth	w2, w8
  402610:	mov	x1, x19
  402614:	mov	x3, x20
  402618:	bl	401430 <fprintf@plt>
  40261c:	ldr	x8, [x23]
  402620:	mov	w1, wzr
  402624:	mov	x2, x21
  402628:	ldr	x8, [x8, #32]
  40262c:	ldr	x0, [x8, #1056]
  402630:	bl	4011b0 <tputs@plt>
  402634:	ldr	x8, [x23]
  402638:	ldr	x8, [x8, #24]
  40263c:	ldrsh	w8, [x8, #2]
  402640:	add	w26, w26, w8
  402644:	cmp	w26, w22
  402648:	and	w8, w8, #0xffff
  40264c:	b.lt	402608 <tigetstr@plt+0x11a8>  // b.tstop
  402650:	bl	402664 <tigetstr@plt+0x1204>
  402654:	mov	w26, #0x1                   	// #1
  402658:	b	40239c <tigetstr@plt+0xf3c>
  40265c:	mov	x0, x19
  402660:	bl	402904 <tigetstr@plt+0x14a4>
  402664:	adrp	x8, 413000 <tigetstr@plt+0x11ba0>
  402668:	ldr	x8, [x8, #4064]
  40266c:	ldr	x8, [x8]
  402670:	ldr	x8, [x8, #32]
  402674:	ldr	x0, [x8, #16]
  402678:	add	x8, x0, #0x1
  40267c:	cmp	x8, #0x2
  402680:	b.cs	402694 <tigetstr@plt+0x1234>  // b.hs, b.nlast
  402684:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  402688:	ldr	x1, [x8, #472]
  40268c:	mov	w0, #0xd                   	// #13
  402690:	b	4011d0 <putc@plt>
  402694:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  402698:	add	x2, x2, #0x6a4
  40269c:	mov	w1, wzr
  4026a0:	b	4011b0 <tputs@plt>
  4026a4:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  4026a8:	ldr	x1, [x8, #472]
  4026ac:	b	4011d0 <putc@plt>
  4026b0:	and	w8, w1, #0x1
  4026b4:	and	w9, w2, #0x1
  4026b8:	adrp	x10, 414000 <tigetstr@plt+0x12ba0>
  4026bc:	adrp	x11, 414000 <tigetstr@plt+0x12ba0>
  4026c0:	adrp	x12, 414000 <tigetstr@plt+0x12ba0>
  4026c4:	str	x0, [x10, #472]
  4026c8:	strb	w8, [x11, #464]
  4026cc:	strb	w9, [x12, #468]
  4026d0:	ret
  4026d4:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  4026d8:	ldr	x0, [x8, #472]
  4026dc:	cbz	x0, 4026e4 <tigetstr@plt+0x1284>
  4026e0:	b	4013a0 <fflush@plt>
  4026e4:	ret
  4026e8:	stp	x29, x30, [sp, #-32]!
  4026ec:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  4026f0:	add	x2, x2, #0xf10
  4026f4:	mov	w3, #0x2                   	// #2
  4026f8:	mov	w4, #0x7f                  	// #127
  4026fc:	stp	x20, x19, [sp, #16]
  402700:	mov	x29, sp
  402704:	mov	x19, x1
  402708:	mov	x20, x0
  40270c:	bl	402750 <tigetstr@plt+0x12f0>
  402710:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  402714:	add	x2, x2, #0xf16
  402718:	mov	w3, #0x3                   	// #3
  40271c:	mov	w4, #0x15                  	// #21
  402720:	mov	x0, x20
  402724:	mov	x1, x19
  402728:	bl	402750 <tigetstr@plt+0x12f0>
  40272c:	mov	x0, x20
  402730:	mov	x1, x19
  402734:	ldp	x20, x19, [sp, #16]
  402738:	adrp	x2, 402000 <tigetstr@plt+0xba0>
  40273c:	add	x2, x2, #0xf1b
  402740:	mov	w4, #0x3                   	// #3
  402744:	mov	w3, wzr
  402748:	ldp	x29, x30, [sp], #32
  40274c:	b	402750 <tigetstr@plt+0x12f0>
  402750:	stp	x29, x30, [sp, #-32]!
  402754:	stp	x20, x19, [sp, #16]
  402758:	add	x8, x1, w3, sxtw
  40275c:	add	x9, x0, w3, sxtw
  402760:	ldrb	w19, [x8, #17]
  402764:	ldrb	w8, [x9, #17]
  402768:	mov	x29, sp
  40276c:	cmp	w8, w19
  402770:	b.ne	402788 <tigetstr@plt+0x1328>  // b.any
  402774:	cmp	w8, w4
  402778:	b.ne	402788 <tigetstr@plt+0x1328>  // b.any
  40277c:	ldp	x20, x19, [sp, #16]
  402780:	ldp	x29, x30, [sp], #32
  402784:	ret
  402788:	adrp	x20, 413000 <tigetstr@plt+0x11ba0>
  40278c:	ldr	x20, [x20, #4008]
  402790:	adrp	x9, 402000 <tigetstr@plt+0xba0>
  402794:	adrp	x10, 402000 <tigetstr@plt+0xba0>
  402798:	add	x9, x9, #0xf3f
  40279c:	ldr	x0, [x20]
  4027a0:	add	x10, x10, #0xf3c
  4027a4:	cmp	w8, w19
  4027a8:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  4027ac:	csel	x3, x10, x9, eq  // eq = none
  4027b0:	add	x1, x1, #0xf35
  4027b4:	bl	401430 <fprintf@plt>
  4027b8:	cmp	w19, #0x7f
  4027bc:	b.eq	4027d8 <tigetstr@plt+0x1378>  // b.none
  4027c0:	cbnz	w19, 4027f8 <tigetstr@plt+0x1398>
  4027c4:	ldr	x3, [x20]
  4027c8:	adrp	x0, 402000 <tigetstr@plt+0xba0>
  4027cc:	add	x0, x0, #0xf46
  4027d0:	mov	w1, #0x7                   	// #7
  4027d4:	b	4027e8 <tigetstr@plt+0x1388>
  4027d8:	ldr	x3, [x20]
  4027dc:	adrp	x0, 402000 <tigetstr@plt+0xba0>
  4027e0:	add	x0, x0, #0xf4e
  4027e4:	mov	w1, #0x8                   	// #8
  4027e8:	ldp	x20, x19, [sp, #16]
  4027ec:	mov	w2, #0x1                   	// #1
  4027f0:	ldp	x29, x30, [sp], #32
  4027f4:	b	401390 <fwrite@plt>
  4027f8:	adrp	x8, 413000 <tigetstr@plt+0x11ba0>
  4027fc:	ldr	x8, [x8, #4064]
  402800:	ldr	x8, [x8]
  402804:	ldr	x8, [x8, #32]
  402808:	ldr	x8, [x8, #440]
  40280c:	cbz	x8, 402838 <tigetstr@plt+0x13d8>
  402810:	ldrb	w9, [x8]
  402814:	cmp	w19, w9
  402818:	b.ne	402838 <tigetstr@plt+0x13d8>  // b.any
  40281c:	ldrb	w8, [x8, #1]
  402820:	cbnz	w8, 402838 <tigetstr@plt+0x13d8>
  402824:	ldr	x3, [x20]
  402828:	adrp	x0, 402000 <tigetstr@plt+0xba0>
  40282c:	add	x0, x0, #0xf57
  402830:	mov	w1, #0xb                   	// #11
  402834:	b	4027e8 <tigetstr@plt+0x1388>
  402838:	cmp	w19, #0x1f
  40283c:	b.hi	402860 <tigetstr@plt+0x1400>  // b.pmore
  402840:	ldr	x0, [x20]
  402844:	eor	w2, w19, #0x40
  402848:	ldp	x20, x19, [sp, #16]
  40284c:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  402850:	add	x1, x1, #0xf63
  402854:	mov	w3, w2
  402858:	ldp	x29, x30, [sp], #32
  40285c:	b	401430 <fprintf@plt>
  402860:	ldr	x0, [x20]
  402864:	mov	w2, w19
  402868:	ldp	x20, x19, [sp, #16]
  40286c:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  402870:	add	x1, x1, #0xf76
  402874:	ldp	x29, x30, [sp], #32
  402878:	b	401430 <fprintf@plt>
  40287c:	stp	x29, x30, [sp, #-48]!
  402880:	mov	x29, sp
  402884:	str	x21, [sp, #16]
  402888:	stp	x20, x19, [sp, #32]
  40288c:	mov	x20, x2
  402890:	mov	x21, x1
  402894:	add	x2, x29, #0x18
  402898:	mov	w1, #0x5413                	// #21523
  40289c:	mov	w19, w0
  4028a0:	bl	401450 <ioctl@plt>
  4028a4:	ldrh	w9, [x29, #24]
  4028a8:	ldrh	w8, [x29, #26]
  4028ac:	cbz	w9, 4028c0 <tigetstr@plt+0x1460>
  4028b0:	cbz	w8, 4028f4 <tigetstr@plt+0x1494>
  4028b4:	strh	w9, [x21]
  4028b8:	strh	w8, [x20]
  4028bc:	b	4028f4 <tigetstr@plt+0x1494>
  4028c0:	cbnz	w8, 4028f4 <tigetstr@plt+0x1494>
  4028c4:	ldrsh	w8, [x21]
  4028c8:	cmp	w8, #0x1
  4028cc:	b.lt	4028f4 <tigetstr@plt+0x1494>  // b.tstop
  4028d0:	ldrsh	w9, [x20]
  4028d4:	cmp	w9, #0x1
  4028d8:	b.lt	4028f4 <tigetstr@plt+0x1494>  // b.tstop
  4028dc:	add	x2, x29, #0x18
  4028e0:	mov	w1, #0x5414                	// #21524
  4028e4:	mov	w0, w19
  4028e8:	strh	w8, [x29, #24]
  4028ec:	strh	w9, [x29, #26]
  4028f0:	bl	401450 <ioctl@plt>
  4028f4:	ldp	x20, x19, [sp, #32]
  4028f8:	ldr	x21, [sp, #16]
  4028fc:	ldp	x29, x30, [sp], #48
  402900:	ret
  402904:	stp	x29, x30, [sp, #-48]!
  402908:	stp	x22, x21, [sp, #16]
  40290c:	stp	x20, x19, [sp, #32]
  402910:	mov	x29, sp
  402914:	mov	x19, x0
  402918:	bl	4013f0 <__errno_location@plt>
  40291c:	adrp	x8, 413000 <tigetstr@plt+0x11ba0>
  402920:	adrp	x9, 413000 <tigetstr@plt+0x11ba0>
  402924:	ldr	w20, [x0]
  402928:	ldr	x8, [x8, #4008]
  40292c:	ldr	x9, [x9, #4056]
  402930:	mov	w0, w20
  402934:	ldr	x21, [x8]
  402938:	ldr	x22, [x9]
  40293c:	bl	4012f0 <strerror@plt>
  402940:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  402944:	mov	x4, x0
  402948:	add	x1, x1, #0xf29
  40294c:	mov	x0, x21
  402950:	mov	x2, x22
  402954:	mov	x3, x19
  402958:	bl	401430 <fprintf@plt>
  40295c:	bl	402b90 <tigetstr@plt+0x1730>
  402960:	adrp	x19, 414000 <tigetstr@plt+0x12ba0>
  402964:	ldr	x1, [x19, #472]
  402968:	mov	w0, #0xa                   	// #10
  40296c:	bl	4011e0 <fputc@plt>
  402970:	ldr	x0, [x19, #472]
  402974:	bl	4013a0 <fflush@plt>
  402978:	add	w0, w20, #0x4
  40297c:	bl	401190 <exit@plt>
  402980:	stp	x29, x30, [sp, #-48]!
  402984:	str	x21, [sp, #16]
  402988:	adrp	x21, 402000 <tigetstr@plt+0xba0>
  40298c:	stp	x20, x19, [sp, #32]
  402990:	mov	x19, x0
  402994:	mov	x20, xzr
  402998:	add	x21, x21, #0xf7c
  40299c:	mov	x29, sp
  4029a0:	add	x8, x21, x20
  4029a4:	add	x1, x8, #0x4
  4029a8:	mov	x0, x19
  4029ac:	bl	401340 <strcmp@plt>
  4029b0:	cbz	w0, 4029c8 <tigetstr@plt+0x1568>
  4029b4:	add	x20, x20, #0x10
  4029b8:	cmp	x20, #0xf0
  4029bc:	b.ne	4029a0 <tigetstr@plt+0x1540>  // b.any
  4029c0:	mov	w0, wzr
  4029c4:	b	4029cc <tigetstr@plt+0x156c>
  4029c8:	ldr	w0, [x21, x20]
  4029cc:	ldp	x20, x19, [sp, #32]
  4029d0:	ldr	x21, [sp, #16]
  4029d4:	ldp	x29, x30, [sp], #48
  4029d8:	ret
  4029dc:	stp	x29, x30, [sp, #-48]!
  4029e0:	str	x21, [sp, #16]
  4029e4:	stp	x20, x19, [sp, #32]
  4029e8:	mov	x29, sp
  4029ec:	mov	x19, x1
  4029f0:	mov	x20, x0
  4029f4:	bl	401170 <strlen@plt>
  4029f8:	mov	x21, x0
  4029fc:	mov	x0, x19
  402a00:	bl	401170 <strlen@plt>
  402a04:	cmp	x21, x0
  402a08:	b.ne	402a28 <tigetstr@plt+0x15c8>  // b.any
  402a0c:	mov	x0, x20
  402a10:	mov	x1, x19
  402a14:	mov	x2, x21
  402a18:	bl	401260 <strncmp@plt>
  402a1c:	cmp	w0, #0x0
  402a20:	cset	w0, eq  // eq = none
  402a24:	b	402a2c <tigetstr@plt+0x15cc>
  402a28:	mov	w0, wzr
  402a2c:	ldp	x20, x19, [sp, #32]
  402a30:	ldr	x21, [sp, #16]
  402a34:	ldp	x29, x30, [sp], #48
  402a38:	ret
  402a3c:	stp	x29, x30, [sp, #-48]!
  402a40:	stp	x20, x19, [sp, #32]
  402a44:	mov	x19, x0
  402a48:	str	x21, [sp, #16]
  402a4c:	mov	w20, w1
  402a50:	adrp	x21, 414000 <tigetstr@plt+0x12ba0>
  402a54:	mov	w8, #0x2                   	// #2
  402a58:	mov	w0, #0x2                   	// #2
  402a5c:	mov	x1, x19
  402a60:	mov	x29, sp
  402a64:	str	w8, [x21, #480]
  402a68:	bl	401200 <tcgetattr@plt>
  402a6c:	tbz	w0, #31, 402a9c <tigetstr@plt+0x163c>
  402a70:	mov	w8, #0x1                   	// #1
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	mov	x1, x19
  402a7c:	str	w8, [x21, #480]
  402a80:	bl	401200 <tcgetattr@plt>
  402a84:	tbz	w0, #31, 402a9c <tigetstr@plt+0x163c>
  402a88:	mov	w0, wzr
  402a8c:	mov	x1, x19
  402a90:	str	wzr, [x21, #480]
  402a94:	bl	401200 <tcgetattr@plt>
  402a98:	tbnz	w0, #31, 402adc <tigetstr@plt+0x167c>
  402a9c:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  402aa0:	mov	w9, #0x1                   	// #1
  402aa4:	strb	w9, [x8, #484]
  402aa8:	ldp	q3, q0, [x19, #16]
  402aac:	ldur	q1, [x19, #44]
  402ab0:	ldr	q2, [x19]
  402ab4:	ldr	w0, [x21, #480]
  402ab8:	adrp	x10, 414000 <tigetstr@plt+0x12ba0>
  402abc:	add	x10, x10, #0x1e8
  402ac0:	stur	q1, [x10, #44]
  402ac4:	stp	q3, q0, [x10, #16]
  402ac8:	str	q2, [x10]
  402acc:	ldp	x20, x19, [sp, #32]
  402ad0:	ldr	x21, [sp, #16]
  402ad4:	ldp	x29, x30, [sp], #48
  402ad8:	ret
  402adc:	adrp	x0, 403000 <tigetstr@plt+0x1ba0>
  402ae0:	add	x0, x0, #0x6c
  402ae4:	mov	w1, #0x2                   	// #2
  402ae8:	bl	401240 <open@plt>
  402aec:	str	w0, [x21, #480]
  402af0:	tbnz	w0, #31, 402b00 <tigetstr@plt+0x16a0>
  402af4:	mov	x1, x19
  402af8:	bl	401200 <tcgetattr@plt>
  402afc:	tbz	w0, #31, 402a9c <tigetstr@plt+0x163c>
  402b00:	tbnz	w20, #0, 402b1c <tigetstr@plt+0x16bc>
  402b04:	adrp	x8, 413000 <tigetstr@plt+0x11ba0>
  402b08:	ldr	x8, [x8, #4032]
  402b0c:	ldr	x0, [x8]
  402b10:	bl	401210 <fileno@plt>
  402b14:	str	w0, [x21, #480]
  402b18:	b	402acc <tigetstr@plt+0x166c>
  402b1c:	bl	402b20 <tigetstr@plt+0x16c0>
  402b20:	stp	x29, x30, [sp, #-48]!
  402b24:	stp	x22, x21, [sp, #16]
  402b28:	stp	x20, x19, [sp, #32]
  402b2c:	mov	x29, sp
  402b30:	bl	4013f0 <__errno_location@plt>
  402b34:	adrp	x22, 413000 <tigetstr@plt+0x11ba0>
  402b38:	adrp	x8, 413000 <tigetstr@plt+0x11ba0>
  402b3c:	ldr	w19, [x0]
  402b40:	ldr	x22, [x22, #4008]
  402b44:	ldr	x8, [x8, #4056]
  402b48:	mov	w0, w19
  402b4c:	ldr	x20, [x22]
  402b50:	ldr	x21, [x8]
  402b54:	bl	4012f0 <strerror@plt>
  402b58:	adrp	x1, 402000 <tigetstr@plt+0xba0>
  402b5c:	adrp	x3, 403000 <tigetstr@plt+0x1ba0>
  402b60:	mov	x4, x0
  402b64:	add	x1, x1, #0xf29
  402b68:	add	x3, x3, #0x75
  402b6c:	mov	x0, x20
  402b70:	mov	x2, x21
  402b74:	bl	401430 <fprintf@plt>
  402b78:	bl	402b90 <tigetstr@plt+0x1730>
  402b7c:	ldr	x1, [x22]
  402b80:	mov	w0, #0xa                   	// #10
  402b84:	bl	4011e0 <fputc@plt>
  402b88:	add	w0, w19, #0x4
  402b8c:	bl	401190 <exit@plt>
  402b90:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  402b94:	ldrb	w8, [x8, #484]
  402b98:	cmp	w8, #0x1
  402b9c:	b.ne	402bb8 <tigetstr@plt+0x1758>  // b.any
  402ba0:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  402ba4:	ldr	w0, [x8, #480]
  402ba8:	adrp	x2, 414000 <tigetstr@plt+0x12ba0>
  402bac:	add	x2, x2, #0x1e8
  402bb0:	mov	w1, #0x1                   	// #1
  402bb4:	b	4013b0 <tcsetattr@plt>
  402bb8:	ret
  402bbc:	stp	x29, x30, [sp, #-32]!
  402bc0:	str	x19, [sp, #16]
  402bc4:	mov	x19, x1
  402bc8:	mov	x1, x0
  402bcc:	mov	w2, #0x3c                  	// #60
  402bd0:	mov	x0, x19
  402bd4:	mov	x29, sp
  402bd8:	bl	4012d0 <bcmp@plt>
  402bdc:	cbz	w0, 402bfc <tigetstr@plt+0x179c>
  402be0:	adrp	x8, 414000 <tigetstr@plt+0x12ba0>
  402be4:	ldr	w0, [x8, #480]
  402be8:	mov	x2, x19
  402bec:	ldr	x19, [sp, #16]
  402bf0:	mov	w1, #0x1                   	// #1
  402bf4:	ldp	x29, x30, [sp], #32
  402bf8:	b	4013b0 <tcsetattr@plt>
  402bfc:	ldr	x19, [sp, #16]
  402c00:	ldp	x29, x30, [sp], #32
  402c04:	ret
  402c08:	stp	x29, x30, [sp, #-64]!
  402c0c:	mov	x29, sp
  402c10:	stp	x19, x20, [sp, #16]
  402c14:	adrp	x20, 413000 <tigetstr@plt+0x11ba0>
  402c18:	add	x20, x20, #0xda8
  402c1c:	stp	x21, x22, [sp, #32]
  402c20:	adrp	x21, 413000 <tigetstr@plt+0x11ba0>
  402c24:	add	x21, x21, #0xda0
  402c28:	sub	x20, x20, x21
  402c2c:	mov	w22, w0
  402c30:	stp	x23, x24, [sp, #48]
  402c34:	mov	x23, x1
  402c38:	mov	x24, x2
  402c3c:	bl	401130 <strlen@plt-0x40>
  402c40:	cmp	xzr, x20, asr #3
  402c44:	b.eq	402c70 <tigetstr@plt+0x1810>  // b.none
  402c48:	asr	x20, x20, #3
  402c4c:	mov	x19, #0x0                   	// #0
  402c50:	ldr	x3, [x21, x19, lsl #3]
  402c54:	mov	x2, x24
  402c58:	add	x19, x19, #0x1
  402c5c:	mov	x1, x23
  402c60:	mov	w0, w22
  402c64:	blr	x3
  402c68:	cmp	x20, x19
  402c6c:	b.ne	402c50 <tigetstr@plt+0x17f0>  // b.any
  402c70:	ldp	x19, x20, [sp, #16]
  402c74:	ldp	x21, x22, [sp, #32]
  402c78:	ldp	x23, x24, [sp, #48]
  402c7c:	ldp	x29, x30, [sp], #64
  402c80:	ret
  402c84:	nop
  402c88:	ret

Disassembly of section .fini:

0000000000402c8c <.fini>:
  402c8c:	stp	x29, x30, [sp, #-16]!
  402c90:	mov	x29, sp
  402c94:	ldp	x29, x30, [sp], #16
  402c98:	ret
