sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
3.182775
instruction cache misses l1

  l1 cache instruction misses                                15980000

