Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Mon May  1 13:34:20 2017
| Host             : SchoolComputer running 64-bit Ubuntu 16.10
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu9eg-ffvb1156-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 3.978  |
| Dynamic (W)              | 3.253  |
| Device Static (W)        | 0.725  |
| Effective TJA (C/W)      | 1.0    |
| Max Ambient (C)          | 96.2   |
| Junction Temperature (C) | 28.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |        3 |       --- |             --- |
| CLB Logic                |     0.014 |    13362 |       --- |             --- |
|   LUT as Logic           |     0.010 |     5262 |    274080 |            1.92 |
|   LUT as Distributed RAM |     0.002 |      320 |    144000 |            0.22 |
|   LUT as Shift Register  |    <0.001 |      216 |    144000 |            0.15 |
|   Register               |    <0.001 |     5347 |    548160 |            0.98 |
|   CARRY8                 |    <0.001 |       22 |     34260 |            0.06 |
|   Others                 |    <0.001 |      772 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      120 |    274080 |            0.04 |
| Signals                  |     0.014 |    10113 |       --- |             --- |
| Block RAM                |     0.014 |       14 |       912 |            1.54 |
| PS8                      |     3.192 |        1 |       --- |             --- |
| Static Power             |     0.725 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.626 |          |           |                 |
| Total                    |     3.978 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.273 |       0.070 |      0.203 |
| Vccint_io       |       0.850 |     0.034 |       0.000 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.004 |       0.001 |      0.003 |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.482 |       1.447 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.336 |       0.329 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.011 |       0.010 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.008 |       0.008 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                       |     3.253 |
|   design_1_i                                                                           |     3.253 |
|     axi_bram_ctrl_0                                                                    |     0.002 |
|       U0                                                                               |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                     |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                          |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                         |    <0.001 |
|             I_RD_CHNL                                                                  |     0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|             I_WR_CHNL                                                                  |    <0.001 |
|               BID_FIFO                                                                 |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|     axi_gpio_0                                                                         |    <0.001 |
|       U0                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|         gpio_core_1                                                                    |    <0.001 |
|     axi_intc_0                                                                         |    <0.001 |
|       U0                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|         INTC_CORE_I                                                                    |    <0.001 |
|     axi_uartlite_0                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|         UARTLITE_CORE_I                                                                |    <0.001 |
|           BAUD_RATE_I                                                                  |    <0.001 |
|           UARTLITE_RX_I                                                                |    <0.001 |
|             DELAY_16_I                                                                 |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                         |    <0.001 |
|             SRL_FIFO_I                                                                 |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                         |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                |    <0.001 |
|                 DYNSHREG_F_I                                                           |    <0.001 |
|           UARTLITE_TX_I                                                                |    <0.001 |
|             MID_START_BIT_SRL16_I                                                      |    <0.001 |
|             SRL_FIFO_I                                                                 |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                         |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                |    <0.001 |
|                 DYNSHREG_F_I                                                           |    <0.001 |
|     axi_uartlite_2                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|         UARTLITE_CORE_I                                                                |    <0.001 |
|           BAUD_RATE_I                                                                  |    <0.001 |
|           UARTLITE_RX_I                                                                |    <0.001 |
|             DELAY_16_I                                                                 |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                         |    <0.001 |
|             SRL_FIFO_I                                                                 |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                         |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                |    <0.001 |
|                 DYNSHREG_F_I                                                           |    <0.001 |
|           UARTLITE_TX_I                                                                |    <0.001 |
|             MID_START_BIT_SRL16_I                                                      |    <0.001 |
|             SRL_FIFO_I                                                                 |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                         |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                |    <0.001 |
|                 DYNSHREG_F_I                                                           |    <0.001 |
|     microblaze_0                                                                       |     0.019 |
|       U0                                                                               |     0.019 |
|         MicroBlaze_Core_I                                                              |     0.019 |
|           Performance.Core                                                             |     0.019 |
|             Data_Flow_I                                                                |     0.004 |
|               ALU_I                                                                    |    <0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                      |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                 |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                  |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                 |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Using_FPGA.Native                                                  |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|               Byte_Doublet_Handle_gti_I                                                |    <0.001 |
|               Data_Flow_Logic_I                                                        |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                        |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                         |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                         |    <0.001 |
|               Operand_Select_I                                                         |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                   |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                    |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                    |    <0.001 |
|               Register_File_I                                                          |     0.002 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                     |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                      |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Shift_Logic_Module_I                                                     |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                      |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                        |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                     |     0.000 |
|               Zero_Detect_I                                                            |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                               |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                |     0.000 |
|               msr_reg_i                                                                |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                       |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                       |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                       |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                       |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                       |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                  |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                  |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                  |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                  |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                  |    <0.001 |
|             Decode_I                                                                   |     0.005 |
|               PC_Module_I                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                              |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                               |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                     |    <0.001 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                     |    <0.001 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                     |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                      |     0.000 |
|               PreFetch_Buffer_I1                                                       |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                     |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                     |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                     |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                     |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6        |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                    |     0.000 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                             |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                           |     0.000 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                            |     0.000 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                            |     0.000 |
|                 Last_Sel_DFF                                                           |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                  |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                               |    <0.001 |
|                 OF_Valid_DFF                                                           |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                           |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[11].OF_Piperun_Stage                                           |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                            |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                            |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                            |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                            |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                            |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                       |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                       |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                        |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                        |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                  |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                 |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                  |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                         |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                        |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                        |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                        |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                        |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                        |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                        |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                 |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                      |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                       |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                     |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                           |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               if_pc_incr_carry_and_0                                                   |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               if_pc_incr_carry_and_3                                                   |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               jump_logic_I1                                                            |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                       |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                      |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                      |     0.000 |
|                 MUXCY_JUMP_CARRY4                                                      |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                      |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                      |    <0.001 |
|               mem_PipeRun_carry_and                                                    |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                             |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|             No_Debug.Using_ICache.combined_carry_or_I                                  |    <0.001 |
|               MUXCY_I                                                                  |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                 |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                   |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                  |     0.005 |
|               DATA_RAM_Module                                                          |     0.003 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                   |     0.001 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                   |     0.001 |
|               Gen_WE[0].SUM_I                                                          |    <0.001 |
|               Gen_WE[1].SUM_I                                                          |    <0.001 |
|               Gen_WE[2].SUM_I                                                          |    <0.001 |
|               Gen_WE[3].SUM_I                                                          |    <0.001 |
|               TAG_RAM_Module                                                           |     0.002 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                   |     0.002 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                        |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                      |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                 |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem               |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                |    <0.001 |
|                 Retarget                                                               |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                          |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                        |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                         |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                           |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                         |    <0.001 |
|               cache_valid_bit_detect_I1                                                |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and            |     0.000 |
|                   MUXCY_I                                                              |     0.000 |
|               dcache_data_strobe_sel_carry_or_0                                        |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                        |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                        |     0.000 |
|                 MUXCY_I                                                                |     0.000 |
|               mem_read_cache_hit_carry_or                                              |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               mem_read_cache_hit_direct_carry_and                                      |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               mem_read_cache_miss_sel_carry_and                                        |    <0.001 |
|                 MUXCY_I                                                                |    <0.001 |
|               mem_tag_hit_comparator                                                   |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                            |    <0.001 |
|                 Comp_Carry_Chain[1].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[6].MUXCY_I                                            |     0.000 |
|               mem_tag_miss_comparator                                                  |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                            |    <0.001 |
|                 Comp_Carry_Chain[3].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[6].MUXCY_I                                            |    <0.001 |
|             Using_ICache.ICache_I1                                                     |     0.005 |
|               Cache_Interface_I1                                                       |    <0.001 |
|               Data_RAM_Module                                                          |     0.003 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                   |     0.001 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                   |     0.001 |
|               Tag_RAM_Module                                                           |     0.001 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                   |     0.001 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                      |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                            |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                            |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                        |    <0.001 |
|               cache_valid_bit_detect_I1                                                |    <0.001 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and            |    <0.001 |
|                   MUXCY_I                                                              |    <0.001 |
|             instr_mux_I                                                                |    <0.001 |
|               Mux_AB.AB_inst                                                           |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                                |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                                 |    <0.001 |
|                   Using_FPGA.Native                                                    |    <0.001 |
|             mem_databus_ready_sel_carry_or                                             |     0.000 |
|               MUXCY_I                                                                  |     0.000 |
|             read_data_mux_I                                                            |    <0.001 |
|           Reset_DFF                                                                    |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                              |    <0.001 |
|     microblaze_0_axi_periph                                                            |     0.000 |
|     microblaze_0_local_memory                                                          |     0.007 |
|       dlmb_bram_if_cntlr                                                               |    <0.001 |
|         U0                                                                             |    <0.001 |
|           lmb_mux_I                                                                    |    <0.001 |
|       dlmb_v10                                                                         |     0.000 |
|         U0                                                                             |     0.000 |
|       ilmb_v10                                                                         |     0.000 |
|         U0                                                                             |     0.000 |
|       lmb_bram                                                                         |     0.006 |
|         U0                                                                             |     0.006 |
|           inst_blk_mem_gen                                                             |     0.006 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                      |     0.006 |
|               valid.cstr                                                               |     0.006 |
|                 ramloop[0].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|                 ramloop[1].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|                 ramloop[2].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|                 ramloop[3].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|                 ramloop[4].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|                 ramloop[5].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|                 ramloop[6].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|                 ramloop[7].ram.r                                                       |    <0.001 |
|                   prim_noinit.ram                                                      |    <0.001 |
|     ps8_0_axi_periph                                                                   |     0.030 |
|       m00_couplers                                                                     |     0.005 |
|         auto_ds                                                                        |     0.005 |
|           inst                                                                         |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.005 |
|               USE_READ.read_addr_inst                                                  |     0.002 |
|                 cmd_queue                                                              |     0.001 |
|                   inst                                                                 |     0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       m01_couplers                                                                     |     0.008 |
|         auto_ds                                                                        |     0.005 |
|           inst                                                                         |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.005 |
|               USE_READ.read_addr_inst                                                  |     0.002 |
|                 cmd_queue                                                              |     0.002 |
|                   inst                                                                 |     0.002 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|         auto_pc                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.003 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       m02_couplers                                                                     |     0.007 |
|         auto_ds                                                                        |     0.005 |
|           inst                                                                         |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.005 |
|               USE_READ.read_addr_inst                                                  |     0.002 |
|                 cmd_queue                                                              |     0.002 |
|                   inst                                                                 |     0.002 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|         auto_pc                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.002 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       m03_couplers                                                                     |     0.007 |
|         auto_ds                                                                        |     0.005 |
|           inst                                                                         |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.005 |
|               USE_READ.read_addr_inst                                                  |     0.002 |
|                 cmd_queue                                                              |     0.002 |
|                   inst                                                                 |     0.002 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|         auto_pc                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.003 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       xbar                                                                             |     0.002 |
|         inst                                                                           |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                     |     0.002 |
|             addr_arbiter_inst                                                          |     0.001 |
|             gen_decerr.decerr_slave_inst                                               |    <0.001 |
|             reg_slice_r                                                                |    <0.001 |
|             splitter_ar                                                                |    <0.001 |
|             splitter_aw                                                                |    <0.001 |
|     rst_ps8_0_99M                                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     zynq_ultra_ps_e_0                                                                  |     3.193 |
|       inst                                                                             |     3.193 |
+----------------------------------------------------------------------------------------+-----------+


