# ğŸ“˜ 32-bit Arithmetic Logic Unit (ALU) with RTL to GDSII Flow

## ğŸ“Œ Project Overview

This project demonstrates the end-to-end development of a **32-bit Arithmetic Logic Unit (ALU)** using Verilog HDL, covering the complete ASIC design flow: from RTL design to GDSII layout. The ALU supports basic arithmetic and logic operations and outputs essential status flags. The design is verified using simulation, synthesized for a standard cell library, and physically implemented with Synopsys EDA tools.

---

## ğŸ”§ Key Functionalities

The 32-bit ALU supports four operations controlled by a 2-bit `Opcode`:

| Opcode | Operation | Description            |
| ------ | --------- | ---------------------- |
| 00     | ADD       | Adds A and B           |
| 01     | SUB       | Subtracts B from A     |
| 10     | AND       | Bitwise AND of A and B |
| 11     | OR        | Bitwise OR of A and B  |

### ğŸ”¹ Status Flags:

* `Z`: Zero flag â€“ Set when result is zero
* `N`: Negative flag â€“ Indicates if MSB (bit 31) of the result is 1
* `C`: Carry flag â€“ Indicates carry-out from the most significant bit during addition/subtraction
* `V`: Overflow flag â€“ Set when signed overflow occurs

---

## ğŸ“‚ Folder Structure

```
ALU_32bit_Project/
â”œâ”€â”€ rtl/              # Verilog HDL source files (ALU.v)
â”œâ”€â”€ testbench/        # Testbench files (ALU_tb.v)
â”œâ”€â”€ scripts/          # Synthesis, place & route scripts (TCL)
â”œâ”€â”€ reports/          # Area, timing, power reports
â”œâ”€â”€ waveforms/        # Simulation output waveforms (.vcd, .fsdb)
â”œâ”€â”€ gds/              # Final GDSII layout, DEF, and netlist
â””â”€â”€ README.md
```

---

## ğŸ“ Important Files

* `rtl/ALU.v`: Main ALU RTL design
* `testbench/ALU_tb.v`: Testbench for verifying functionality and flags
* `scripts/dc_synth_alu.tcl`: Design Compiler script for synthesis
* `scripts/icc_pnr_alu.tcl`: IC Compiler script for floorplanning and routing
* `gds/alu_final.gds`: Final layout ready for fabrication

---

## ğŸ“Š RTL to GDSII Flow Summary

1. **RTL Design**: Described in Verilog with parameterizable width and opcode decoding.
2. **Simulation**: Functional simulation using Synopsys VCSÂ® with automated testbench.
3. **Waveform Debugging**: Signal and register value verification using Synopsys VerdiÂ®.
4. **Synthesis**: RTL is synthesized to a gate-level netlist using Synopsys Design CompilerÂ®.
5. **Floorplanning and PnR**: IC Compilerâ„¢ is used for placement, clock tree synthesis (CTS), routing, and congestion analysis.
6. **DRC/LVS and Signoff**: Physical checks are performed, and the layout is exported as a GDSII file.

---

## ğŸ› ï¸ Tools Used

| Tool                      | Role                                |
| ------------------------- | ----------------------------------- |
| Synopsys VCSÂ®             | Functional Simulation               |
| Synopsys VerdiÂ®           | Waveform Debugging                  |
| Synopsys Design CompilerÂ® | RTL Synthesis to Gate-level Netlist |
| Synopsys IC Compilerâ„¢     | Physical Design & GDSII Export      |

---


## ğŸ“Œ Future Enhancements

* Extend ALU to support operations like XOR, NAND, Shift Left/Right
* Add pipelining to improve performance
* Integrate with CPU datapath for real-world SoC usage
* Use Synopsys PrimeTimeÂ® for STA and power analysis


