ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** 
   2:Core/Src/main.c **** #include "main.h"
   3:Core/Src/main.c **** #include "AT_command.h"
   4:Core/Src/main.c **** 
   5:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
   6:Core/Src/main.c **** 
   7:Core/Src/main.c **** TIM_HandleTypeDef htim2;
   8:Core/Src/main.c **** 
   9:Core/Src/main.c **** UART_HandleTypeDef huart4;
  10:Core/Src/main.c **** UART_HandleTypeDef huart1;
  11:Core/Src/main.c **** UART_HandleTypeDef huart3;
  12:Core/Src/main.c **** 
  13:Core/Src/main.c **** RTC_TimeTypeDef sTime;
  14:Core/Src/main.c **** RTC_DateTypeDef sDate;
  15:Core/Src/main.c **** 
  16:Core/Src/main.c **** void SystemClock_Config(void);
  17:Core/Src/main.c **** static void MX_GPIO_Init(void);
  18:Core/Src/main.c **** static void MX_UART4_Init(void);
  19:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  20:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  21:Core/Src/main.c **** static void MX_RTC_Init(void);
  22:Core/Src/main.c **** static void MX_TIM2_Init(void);
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** // function declaration
  25:Core/Src/main.c **** void get_RTC(void);
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** // variable declare 
  28:Core/Src/main.c **** uint8_t UART1_receive;
  29:Core/Src/main.c **** uint8_t UART3_receive;
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** char IP_Address[] = "117.6.163.1774";
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 2


  32:Core/Src/main.c **** char IP_Port[] = "7577";
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** int main(void)
  35:Core/Src/main.c **** {
  36:Core/Src/main.c **** 	HAL_Init();
  37:Core/Src/main.c **** 	SystemClock_Config();
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** 	MX_GPIO_Init();
  40:Core/Src/main.c **** 	MX_UART4_Init();
  41:Core/Src/main.c **** 	MX_USART1_UART_Init();
  42:Core/Src/main.c **** 	MX_USART3_UART_Init();
  43:Core/Src/main.c **** 	MX_RTC_Init();
  44:Core/Src/main.c **** 	MX_TIM2_Init();
  45:Core/Src/main.c ****   
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim2);
  48:Core/Src/main.c **** 	HAL_UART_Receive_IT(&huart3,&UART3_receive,1);
  49:Core/Src/main.c **** 	HAL_UART_Receive_IT(&huart1,&UART1_receive,1);
  50:Core/Src/main.c **** 	AT_init(IP_Address, IP_Port);
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** 	while (1)	
  53:Core/Src/main.c **** 	{
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** 	}
  56:Core/Src/main.c **** }
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** // get data time from sTime, sDate
  59:Core/Src/main.c **** void get_RTC(){
  60:Core/Src/main.c ****   HAL_RTC_GetTime(&hrtc,&sTime,RTC_FORMAT_BIN);
  61:Core/Src/main.c **** 	HAL_RTC_GetDate(&hrtc,&sDate,RTC_FORMAT_BIN);
  62:Core/Src/main.c **** }
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** // call to this function when an interrupt timer occurs  (set interrupt timer = 1s)
  65:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
  66:Core/Src/main.c **** 	if(htim->Instance == htim2.Instance){
  67:Core/Src/main.c **** 		
  68:Core/Src/main.c **** 	}
  69:Core/Src/main.c **** }
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief System Clock Configuration
  73:Core/Src/main.c ****   * @retval None
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** void SystemClock_Config(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  78:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
  83:Core/Src/main.c ****   {
  84:Core/Src/main.c ****     Error_Handler();
  85:Core/Src/main.c ****   }
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /** Configure LSE Drive Capability
  88:Core/Src/main.c ****   */
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 3


  89:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
  90:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  93:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
  94:Core/Src/main.c ****   */
  95:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
  96:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  97:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  98:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  99:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 100:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 101:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 102:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 103:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 104:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 105:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 106:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 107:Core/Src/main.c ****   {
 108:Core/Src/main.c ****     Error_Handler();
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 112:Core/Src/main.c ****   */
 113:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 114:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 115:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 116:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 117:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 118:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 121:Core/Src/main.c ****   {
 122:Core/Src/main.c ****     Error_Handler();
 123:Core/Src/main.c ****   }
 124:Core/Src/main.c **** }
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief RTC Initialization Function
 128:Core/Src/main.c ****   * @param None
 129:Core/Src/main.c ****   * @retval None
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c **** static void MX_RTC_Init(void)
 132:Core/Src/main.c **** {
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 139:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 140:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 4


 146:Core/Src/main.c ****   /** Initialize RTC Only
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c ****   hrtc.Instance = RTC;
 149:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 150:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 151:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 152:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 153:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 154:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 155:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 156:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   sTime.Hours = 10;
 168:Core/Src/main.c ****   sTime.Minutes = 5;
 169:Core/Src/main.c ****   sTime.Seconds = 0;
 170:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 171:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 172:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     Error_Handler();
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 177:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JULY;
 178:Core/Src/main.c ****   sDate.Date = 6;
 179:Core/Src/main.c ****   sDate.Year = 22;
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /** Enable the Alarm A
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c ****   sAlarm.AlarmTime.Hours = 0;
 189:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
 190:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 20;
 191:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 192:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 193:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 194:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 195:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 196:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 197:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
 198:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 199:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
 202:Core/Src/main.c ****   }
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 5


 203:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** /**
 210:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 211:Core/Src/main.c ****   * @param None
 212:Core/Src/main.c ****   * @retval None
 213:Core/Src/main.c ****   */
 214:Core/Src/main.c **** static void MX_TIM2_Init(void)
 215:Core/Src/main.c **** {
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 222:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 227:Core/Src/main.c ****   htim2.Instance = TIM2;
 228:Core/Src/main.c ****   htim2.Init.Prescaler = 7999;
 229:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 230:Core/Src/main.c ****   htim2.Init.Period = 9999;
 231:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 232:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 233:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 234:Core/Src/main.c ****   {
 235:Core/Src/main.c ****     Error_Handler();
 236:Core/Src/main.c ****   }
 237:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 238:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 239:Core/Src/main.c ****   {
 240:Core/Src/main.c ****     Error_Handler();
 241:Core/Src/main.c ****   }
 242:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 243:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 244:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** }
 253:Core/Src/main.c **** 
 254:Core/Src/main.c **** /**
 255:Core/Src/main.c ****   * @brief UART4 Initialization Function
 256:Core/Src/main.c ****   * @param None
 257:Core/Src/main.c ****   * @retval None
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c **** static void MX_UART4_Init(void)
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 6


 260:Core/Src/main.c **** {
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 269:Core/Src/main.c ****   huart4.Instance = UART4;
 270:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 271:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 272:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 273:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 274:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 275:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 276:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 277:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 278:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 279:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 280:Core/Src/main.c ****   {
 281:Core/Src/main.c ****     Error_Handler();
 282:Core/Src/main.c ****   }
 283:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** }
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** /**
 290:Core/Src/main.c ****   * @brief USART1 Initialization Function
 291:Core/Src/main.c ****   * @param None
 292:Core/Src/main.c ****   * @retval None
 293:Core/Src/main.c ****   */
 294:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 295:Core/Src/main.c **** {
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 304:Core/Src/main.c ****   huart1.Instance = USART1;
 305:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 306:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 307:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 308:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 309:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 310:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 311:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 312:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 313:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 314:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 315:Core/Src/main.c ****   {
 316:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 7


 317:Core/Src/main.c ****   }
 318:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c **** }
 323:Core/Src/main.c **** 
 324:Core/Src/main.c **** /**
 325:Core/Src/main.c ****   * @brief USART3 Initialization Function
 326:Core/Src/main.c ****   * @param None
 327:Core/Src/main.c ****   * @retval None
 328:Core/Src/main.c ****   */
 329:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 330:Core/Src/main.c **** {
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 339:Core/Src/main.c ****   huart3.Instance = USART3;
 340:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 341:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 342:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 343:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 344:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 345:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 346:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 347:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 348:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 349:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 350:Core/Src/main.c ****   {
 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** }
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** /**
 360:Core/Src/main.c ****   * @brief GPIO Initialization Function
 361:Core/Src/main.c ****   * @param None
 362:Core/Src/main.c ****   * @retval None
 363:Core/Src/main.c ****   */
 364:Core/Src/main.c **** static void MX_GPIO_Init(void)
 365:Core/Src/main.c **** {
  28              		.loc 1 365 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 8


  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 89B0     		sub	sp, sp, #36
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
 366:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 366 3 view .LVU1
  44              		.loc 1 366 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0394     		str	r4, [sp, #12]
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 369:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 369 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 369 3 view .LVU4
  54              		.loc 1 369 3 view .LVU5
  55 0010 234B     		ldr	r3, .L3
  56 0012 DA6C     		ldr	r2, [r3, #76]
  57 0014 42F00402 		orr	r2, r2, #4
  58 0018 DA64     		str	r2, [r3, #76]
  59              		.loc 1 369 3 view .LVU6
  60 001a DA6C     		ldr	r2, [r3, #76]
  61 001c 02F00402 		and	r2, r2, #4
  62 0020 0092     		str	r2, [sp]
  63              		.loc 1 369 3 view .LVU7
  64 0022 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 369 3 view .LVU8
 370:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  67              		.loc 1 370 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 370 3 view .LVU10
  70              		.loc 1 370 3 view .LVU11
  71 0024 DA6C     		ldr	r2, [r3, #76]
  72 0026 42F00202 		orr	r2, r2, #2
  73 002a DA64     		str	r2, [r3, #76]
  74              		.loc 1 370 3 view .LVU12
  75 002c DA6C     		ldr	r2, [r3, #76]
  76 002e 02F00202 		and	r2, r2, #2
  77 0032 0192     		str	r2, [sp, #4]
  78              		.loc 1 370 3 view .LVU13
  79 0034 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 370 3 view .LVU14
 371:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 371 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 371 3 view .LVU16
  85              		.loc 1 371 3 view .LVU17
  86 0036 DA6C     		ldr	r2, [r3, #76]
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 9


  87 0038 42F00102 		orr	r2, r2, #1
  88 003c DA64     		str	r2, [r3, #76]
  89              		.loc 1 371 3 view .LVU18
  90 003e DB6C     		ldr	r3, [r3, #76]
  91 0040 03F00103 		and	r3, r3, #1
  92 0044 0293     		str	r3, [sp, #8]
  93              		.loc 1 371 3 view .LVU19
  94 0046 029B     		ldr	r3, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 371 3 view .LVU20
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 374:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, LED_DO_Pin|LED_XANH_Pin|RESET_SIM_Pin, GPIO_PIN_RESET);
  97              		.loc 1 374 3 view .LVU21
  98 0048 164F     		ldr	r7, .L3+4
  99 004a 2246     		mov	r2, r4
 100 004c 2A21     		movs	r1, #42
 101 004e 3846     		mov	r0, r7
 102 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 103              	.LVL0:
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 377:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, PWRKEY_Pin|USIM_DET_Pin|SIM_DTR_Pin|SIM_RST_Pin
 104              		.loc 1 377 3 view .LVU22
 105 0054 144D     		ldr	r5, .L3+8
 106 0056 2246     		mov	r2, r4
 107 0058 46F21B01 		movw	r1, #24603
 108 005c 2846     		mov	r0, r5
 109 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL1:
 378:Core/Src/main.c ****                           |OF_SIM_Pin|CE_BQ_Pin, GPIO_PIN_RESET);
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /*Configure GPIO pins : LED_DO_Pin LED_XANH_Pin RESET_SIM_Pin */
 381:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_DO_Pin|LED_XANH_Pin|RESET_SIM_Pin;
 111              		.loc 1 381 3 view .LVU23
 112              		.loc 1 381 23 is_stmt 0 view .LVU24
 113 0062 2A23     		movs	r3, #42
 114 0064 0393     		str	r3, [sp, #12]
 382:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 115              		.loc 1 382 3 is_stmt 1 view .LVU25
 116              		.loc 1 382 24 is_stmt 0 view .LVU26
 117 0066 0126     		movs	r6, #1
 118 0068 0496     		str	r6, [sp, #16]
 383:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 119              		.loc 1 383 3 is_stmt 1 view .LVU27
 120              		.loc 1 383 24 is_stmt 0 view .LVU28
 121 006a 0594     		str	r4, [sp, #20]
 384:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 122              		.loc 1 384 3 is_stmt 1 view .LVU29
 123              		.loc 1 384 25 is_stmt 0 view .LVU30
 124 006c 0694     		str	r4, [sp, #24]
 385:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 125              		.loc 1 385 3 is_stmt 1 view .LVU31
 126 006e 03A9     		add	r1, sp, #12
 127 0070 3846     		mov	r0, r7
 128 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL2:
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 10


 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /*Configure GPIO pins : PWRKEY_Pin USIM_DET_Pin SIM_DTR_Pin SIM_RST_Pin
 388:Core/Src/main.c ****                            OF_SIM_Pin CE_BQ_Pin */
 389:Core/Src/main.c ****   GPIO_InitStruct.Pin = PWRKEY_Pin|USIM_DET_Pin|SIM_DTR_Pin|SIM_RST_Pin
 130              		.loc 1 389 3 view .LVU32
 131              		.loc 1 389 23 is_stmt 0 view .LVU33
 132 0076 46F21B03 		movw	r3, #24603
 133 007a 0393     		str	r3, [sp, #12]
 390:Core/Src/main.c ****                           |OF_SIM_Pin|CE_BQ_Pin;
 391:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 134              		.loc 1 391 3 is_stmt 1 view .LVU34
 135              		.loc 1 391 24 is_stmt 0 view .LVU35
 136 007c 0496     		str	r6, [sp, #16]
 392:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 392 3 is_stmt 1 view .LVU36
 138              		.loc 1 392 24 is_stmt 0 view .LVU37
 139 007e 0594     		str	r4, [sp, #20]
 393:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140              		.loc 1 393 3 is_stmt 1 view .LVU38
 141              		.loc 1 393 25 is_stmt 0 view .LVU39
 142 0080 0694     		str	r4, [sp, #24]
 394:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 143              		.loc 1 394 3 is_stmt 1 view .LVU40
 144 0082 03A9     		add	r1, sp, #12
 145 0084 2846     		mov	r0, r5
 146 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL3:
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /*Configure GPIO pins : CHG_Pin PGOOD_Pin Jack_PW_Pin */
 397:Core/Src/main.c ****   GPIO_InitStruct.Pin = CHG_Pin|PGOOD_Pin|Jack_PW_Pin;
 148              		.loc 1 397 3 view .LVU41
 149              		.loc 1 397 23 is_stmt 0 view .LVU42
 150 008a 4FF44873 		mov	r3, #800
 151 008e 0393     		str	r3, [sp, #12]
 398:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 152              		.loc 1 398 3 is_stmt 1 view .LVU43
 153              		.loc 1 398 24 is_stmt 0 view .LVU44
 154 0090 0494     		str	r4, [sp, #16]
 399:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 155              		.loc 1 399 3 is_stmt 1 view .LVU45
 156              		.loc 1 399 24 is_stmt 0 view .LVU46
 157 0092 0594     		str	r4, [sp, #20]
 400:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 158              		.loc 1 400 3 is_stmt 1 view .LVU47
 159 0094 03A9     		add	r1, sp, #12
 160 0096 2846     		mov	r0, r5
 161 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL4:
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** }
 163              		.loc 1 402 1 is_stmt 0 view .LVU48
 164 009c 09B0     		add	sp, sp, #36
 165              	.LCFI2:
 166              		.cfi_def_cfa_offset 20
 167              		@ sp needed
 168 009e F0BD     		pop	{r4, r5, r6, r7, pc}
 169              	.L4:
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 11


 170              		.align	2
 171              	.L3:
 172 00a0 00100240 		.word	1073876992
 173 00a4 00080048 		.word	1207961600
 174 00a8 00040048 		.word	1207960576
 175              		.cfi_endproc
 176              	.LFE144:
 178              		.section	.text.get_RTC,"ax",%progbits
 179              		.align	1
 180              		.global	get_RTC
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu fpv4-sp-d16
 186              	get_RTC:
 187              	.LFB136:
  59:Core/Src/main.c ****   HAL_RTC_GetTime(&hrtc,&sTime,RTC_FORMAT_BIN);
 188              		.loc 1 59 15 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192 0000 10B5     		push	{r4, lr}
 193              	.LCFI3:
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 4, -8
 196              		.cfi_offset 14, -4
  60:Core/Src/main.c **** 	HAL_RTC_GetDate(&hrtc,&sDate,RTC_FORMAT_BIN);
 197              		.loc 1 60 3 view .LVU50
 198 0002 064C     		ldr	r4, .L7
 199 0004 0022     		movs	r2, #0
 200 0006 0649     		ldr	r1, .L7+4
 201 0008 2046     		mov	r0, r4
 202 000a FFF7FEFF 		bl	HAL_RTC_GetTime
 203              	.LVL5:
  61:Core/Src/main.c **** }
 204              		.loc 1 61 2 view .LVU51
 205 000e 0022     		movs	r2, #0
 206 0010 0449     		ldr	r1, .L7+8
 207 0012 2046     		mov	r0, r4
 208 0014 FFF7FEFF 		bl	HAL_RTC_GetDate
 209              	.LVL6:
  62:Core/Src/main.c **** 
 210              		.loc 1 62 1 is_stmt 0 view .LVU52
 211 0018 10BD     		pop	{r4, pc}
 212              	.L8:
 213 001a 00BF     		.align	2
 214              	.L7:
 215 001c 00000000 		.word	.LANCHOR1
 216 0020 00000000 		.word	.LANCHOR0
 217 0024 00000000 		.word	.LANCHOR2
 218              		.cfi_endproc
 219              	.LFE136:
 221              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 222              		.align	1
 223              		.global	HAL_TIM_PeriodElapsedCallback
 224              		.syntax unified
 225              		.thumb
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 12


 226              		.thumb_func
 227              		.fpu fpv4-sp-d16
 229              	HAL_TIM_PeriodElapsedCallback:
 230              	.LVL7:
 231              	.LFB137:
  65:Core/Src/main.c **** 	if(htim->Instance == htim2.Instance){
 232              		.loc 1 65 60 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
  66:Core/Src/main.c **** 		
 237              		.loc 1 66 2 view .LVU54
  68:Core/Src/main.c **** }
 238              		.loc 1 68 2 view .LVU55
  69:Core/Src/main.c **** 
 239              		.loc 1 69 1 is_stmt 0 view .LVU56
 240 0000 7047     		bx	lr
 241              		.cfi_endproc
 242              	.LFE137:
 244              		.section	.text.Error_Handler,"ax",%progbits
 245              		.align	1
 246              		.global	Error_Handler
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 250              		.fpu fpv4-sp-d16
 252              	Error_Handler:
 253              	.LFB145:
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 405:Core/Src/main.c **** 
 406:Core/Src/main.c **** /* USER CODE END 4 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c **** /**
 409:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 410:Core/Src/main.c ****   * @retval None
 411:Core/Src/main.c ****   */
 412:Core/Src/main.c **** void Error_Handler(void)
 413:Core/Src/main.c **** {
 254              		.loc 1 413 1 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ Volatile: function does not return.
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		@ link register save eliminated.
 414:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 415:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 416:Core/Src/main.c ****   __disable_irq();
 260              		.loc 1 416 3 view .LVU58
 261              	.LBB7:
 262              	.LBI7:
 263              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 13


   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 14


  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 15


 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 16


 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 264              		.loc 2 207 27 view .LVU59
 265              	.LBB8:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 266              		.loc 2 209 3 view .LVU60
 267              		.syntax unified
 268              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 269 0000 72B6     		cpsid i
 270              	@ 0 "" 2
 271              		.thumb
 272              		.syntax unified
 273              	.L11:
 274              	.LBE8:
 275              	.LBE7:
 417:Core/Src/main.c ****   while (1)
 276              		.loc 1 417 3 discriminator 1 view .LVU61
 418:Core/Src/main.c ****   {
 419:Core/Src/main.c ****   }
 277              		.loc 1 419 3 discriminator 1 view .LVU62
 417:Core/Src/main.c ****   while (1)
 278              		.loc 1 417 9 discriminator 1 view .LVU63
 279 0002 FEE7     		b	.L11
 280              		.cfi_endproc
 281              	.LFE145:
 283              		.section	.text.MX_UART4_Init,"ax",%progbits
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 17


 284              		.align	1
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 288              		.fpu fpv4-sp-d16
 290              	MX_UART4_Init:
 291              	.LFB141:
 260:Core/Src/main.c **** 
 292              		.loc 1 260 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296 0000 08B5     		push	{r3, lr}
 297              	.LCFI4:
 298              		.cfi_def_cfa_offset 8
 299              		.cfi_offset 3, -8
 300              		.cfi_offset 14, -4
 269:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 301              		.loc 1 269 3 view .LVU65
 269:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 302              		.loc 1 269 19 is_stmt 0 view .LVU66
 303 0002 0B48     		ldr	r0, .L16
 304 0004 0B4B     		ldr	r3, .L16+4
 305 0006 0360     		str	r3, [r0]
 270:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 306              		.loc 1 270 3 is_stmt 1 view .LVU67
 270:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 307              		.loc 1 270 24 is_stmt 0 view .LVU68
 308 0008 4FF4E133 		mov	r3, #115200
 309 000c 4360     		str	r3, [r0, #4]
 271:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 310              		.loc 1 271 3 is_stmt 1 view .LVU69
 271:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 311              		.loc 1 271 26 is_stmt 0 view .LVU70
 312 000e 0023     		movs	r3, #0
 313 0010 8360     		str	r3, [r0, #8]
 272:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 314              		.loc 1 272 3 is_stmt 1 view .LVU71
 272:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 315              		.loc 1 272 24 is_stmt 0 view .LVU72
 316 0012 C360     		str	r3, [r0, #12]
 273:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 317              		.loc 1 273 3 is_stmt 1 view .LVU73
 273:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 318              		.loc 1 273 22 is_stmt 0 view .LVU74
 319 0014 0361     		str	r3, [r0, #16]
 274:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 320              		.loc 1 274 3 is_stmt 1 view .LVU75
 274:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 321              		.loc 1 274 20 is_stmt 0 view .LVU76
 322 0016 0C22     		movs	r2, #12
 323 0018 4261     		str	r2, [r0, #20]
 275:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 324              		.loc 1 275 3 is_stmt 1 view .LVU77
 275:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 325              		.loc 1 275 25 is_stmt 0 view .LVU78
 326 001a 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 18


 276:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 327              		.loc 1 276 3 is_stmt 1 view .LVU79
 276:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 328              		.loc 1 276 28 is_stmt 0 view .LVU80
 329 001c C361     		str	r3, [r0, #28]
 277:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 330              		.loc 1 277 3 is_stmt 1 view .LVU81
 277:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 331              		.loc 1 277 30 is_stmt 0 view .LVU82
 332 001e 0362     		str	r3, [r0, #32]
 278:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 333              		.loc 1 278 3 is_stmt 1 view .LVU83
 278:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 334              		.loc 1 278 38 is_stmt 0 view .LVU84
 335 0020 4362     		str	r3, [r0, #36]
 279:Core/Src/main.c ****   {
 336              		.loc 1 279 3 is_stmt 1 view .LVU85
 279:Core/Src/main.c ****   {
 337              		.loc 1 279 7 is_stmt 0 view .LVU86
 338 0022 FFF7FEFF 		bl	HAL_UART_Init
 339              	.LVL8:
 279:Core/Src/main.c ****   {
 340              		.loc 1 279 6 view .LVU87
 341 0026 00B9     		cbnz	r0, .L15
 287:Core/Src/main.c **** 
 342              		.loc 1 287 1 view .LVU88
 343 0028 08BD     		pop	{r3, pc}
 344              	.L15:
 281:Core/Src/main.c ****   }
 345              		.loc 1 281 5 is_stmt 1 view .LVU89
 346 002a FFF7FEFF 		bl	Error_Handler
 347              	.LVL9:
 348              	.L17:
 349 002e 00BF     		.align	2
 350              	.L16:
 351 0030 00000000 		.word	.LANCHOR3
 352 0034 004C0040 		.word	1073761280
 353              		.cfi_endproc
 354              	.LFE141:
 356              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 357              		.align	1
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 361              		.fpu fpv4-sp-d16
 363              	MX_USART1_UART_Init:
 364              	.LFB142:
 295:Core/Src/main.c **** 
 365              		.loc 1 295 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369 0000 08B5     		push	{r3, lr}
 370              	.LCFI5:
 371              		.cfi_def_cfa_offset 8
 372              		.cfi_offset 3, -8
 373              		.cfi_offset 14, -4
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 19


 304:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 374              		.loc 1 304 3 view .LVU91
 304:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 375              		.loc 1 304 19 is_stmt 0 view .LVU92
 376 0002 0B48     		ldr	r0, .L22
 377 0004 0B4B     		ldr	r3, .L22+4
 378 0006 0360     		str	r3, [r0]
 305:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 379              		.loc 1 305 3 is_stmt 1 view .LVU93
 305:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 380              		.loc 1 305 24 is_stmt 0 view .LVU94
 381 0008 4FF4E133 		mov	r3, #115200
 382 000c 4360     		str	r3, [r0, #4]
 306:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 383              		.loc 1 306 3 is_stmt 1 view .LVU95
 306:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 384              		.loc 1 306 26 is_stmt 0 view .LVU96
 385 000e 0023     		movs	r3, #0
 386 0010 8360     		str	r3, [r0, #8]
 307:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 387              		.loc 1 307 3 is_stmt 1 view .LVU97
 307:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 388              		.loc 1 307 24 is_stmt 0 view .LVU98
 389 0012 C360     		str	r3, [r0, #12]
 308:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 390              		.loc 1 308 3 is_stmt 1 view .LVU99
 308:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 391              		.loc 1 308 22 is_stmt 0 view .LVU100
 392 0014 0361     		str	r3, [r0, #16]
 309:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 393              		.loc 1 309 3 is_stmt 1 view .LVU101
 309:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 394              		.loc 1 309 20 is_stmt 0 view .LVU102
 395 0016 0C22     		movs	r2, #12
 396 0018 4261     		str	r2, [r0, #20]
 310:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 397              		.loc 1 310 3 is_stmt 1 view .LVU103
 310:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 398              		.loc 1 310 25 is_stmt 0 view .LVU104
 399 001a 8361     		str	r3, [r0, #24]
 311:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 400              		.loc 1 311 3 is_stmt 1 view .LVU105
 311:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 401              		.loc 1 311 28 is_stmt 0 view .LVU106
 402 001c C361     		str	r3, [r0, #28]
 312:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 403              		.loc 1 312 3 is_stmt 1 view .LVU107
 312:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 404              		.loc 1 312 30 is_stmt 0 view .LVU108
 405 001e 0362     		str	r3, [r0, #32]
 313:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 406              		.loc 1 313 3 is_stmt 1 view .LVU109
 313:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 407              		.loc 1 313 38 is_stmt 0 view .LVU110
 408 0020 4362     		str	r3, [r0, #36]
 314:Core/Src/main.c ****   {
 409              		.loc 1 314 3 is_stmt 1 view .LVU111
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 20


 314:Core/Src/main.c ****   {
 410              		.loc 1 314 7 is_stmt 0 view .LVU112
 411 0022 FFF7FEFF 		bl	HAL_UART_Init
 412              	.LVL10:
 314:Core/Src/main.c ****   {
 413              		.loc 1 314 6 view .LVU113
 414 0026 00B9     		cbnz	r0, .L21
 322:Core/Src/main.c **** 
 415              		.loc 1 322 1 view .LVU114
 416 0028 08BD     		pop	{r3, pc}
 417              	.L21:
 316:Core/Src/main.c ****   }
 418              		.loc 1 316 5 is_stmt 1 view .LVU115
 419 002a FFF7FEFF 		bl	Error_Handler
 420              	.LVL11:
 421              	.L23:
 422 002e 00BF     		.align	2
 423              	.L22:
 424 0030 00000000 		.word	.LANCHOR4
 425 0034 00380140 		.word	1073821696
 426              		.cfi_endproc
 427              	.LFE142:
 429              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 430              		.align	1
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu fpv4-sp-d16
 436              	MX_USART3_UART_Init:
 437              	.LFB143:
 330:Core/Src/main.c **** 
 438              		.loc 1 330 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442 0000 08B5     		push	{r3, lr}
 443              	.LCFI6:
 444              		.cfi_def_cfa_offset 8
 445              		.cfi_offset 3, -8
 446              		.cfi_offset 14, -4
 339:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 447              		.loc 1 339 3 view .LVU117
 339:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 448              		.loc 1 339 19 is_stmt 0 view .LVU118
 449 0002 0B48     		ldr	r0, .L28
 450 0004 0B4B     		ldr	r3, .L28+4
 451 0006 0360     		str	r3, [r0]
 340:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 452              		.loc 1 340 3 is_stmt 1 view .LVU119
 340:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 453              		.loc 1 340 24 is_stmt 0 view .LVU120
 454 0008 4FF4E133 		mov	r3, #115200
 455 000c 4360     		str	r3, [r0, #4]
 341:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 456              		.loc 1 341 3 is_stmt 1 view .LVU121
 341:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 457              		.loc 1 341 26 is_stmt 0 view .LVU122
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 21


 458 000e 0023     		movs	r3, #0
 459 0010 8360     		str	r3, [r0, #8]
 342:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 460              		.loc 1 342 3 is_stmt 1 view .LVU123
 342:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 461              		.loc 1 342 24 is_stmt 0 view .LVU124
 462 0012 C360     		str	r3, [r0, #12]
 343:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 463              		.loc 1 343 3 is_stmt 1 view .LVU125
 343:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 464              		.loc 1 343 22 is_stmt 0 view .LVU126
 465 0014 0361     		str	r3, [r0, #16]
 344:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 466              		.loc 1 344 3 is_stmt 1 view .LVU127
 344:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 467              		.loc 1 344 20 is_stmt 0 view .LVU128
 468 0016 0C22     		movs	r2, #12
 469 0018 4261     		str	r2, [r0, #20]
 345:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 470              		.loc 1 345 3 is_stmt 1 view .LVU129
 345:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 471              		.loc 1 345 25 is_stmt 0 view .LVU130
 472 001a 8361     		str	r3, [r0, #24]
 346:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 473              		.loc 1 346 3 is_stmt 1 view .LVU131
 346:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 474              		.loc 1 346 28 is_stmt 0 view .LVU132
 475 001c C361     		str	r3, [r0, #28]
 347:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 476              		.loc 1 347 3 is_stmt 1 view .LVU133
 347:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 477              		.loc 1 347 30 is_stmt 0 view .LVU134
 478 001e 0362     		str	r3, [r0, #32]
 348:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 479              		.loc 1 348 3 is_stmt 1 view .LVU135
 348:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 480              		.loc 1 348 38 is_stmt 0 view .LVU136
 481 0020 4362     		str	r3, [r0, #36]
 349:Core/Src/main.c ****   {
 482              		.loc 1 349 3 is_stmt 1 view .LVU137
 349:Core/Src/main.c ****   {
 483              		.loc 1 349 7 is_stmt 0 view .LVU138
 484 0022 FFF7FEFF 		bl	HAL_UART_Init
 485              	.LVL12:
 349:Core/Src/main.c ****   {
 486              		.loc 1 349 6 view .LVU139
 487 0026 00B9     		cbnz	r0, .L27
 357:Core/Src/main.c **** 
 488              		.loc 1 357 1 view .LVU140
 489 0028 08BD     		pop	{r3, pc}
 490              	.L27:
 351:Core/Src/main.c ****   }
 491              		.loc 1 351 5 is_stmt 1 view .LVU141
 492 002a FFF7FEFF 		bl	Error_Handler
 493              	.LVL13:
 494              	.L29:
 495 002e 00BF     		.align	2
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 22


 496              	.L28:
 497 0030 00000000 		.word	.LANCHOR5
 498 0034 00480040 		.word	1073760256
 499              		.cfi_endproc
 500              	.LFE143:
 502              		.section	.text.MX_RTC_Init,"ax",%progbits
 503              		.align	1
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 507              		.fpu fpv4-sp-d16
 509              	MX_RTC_Init:
 510              	.LFB139:
 132:Core/Src/main.c **** 
 511              		.loc 1 132 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 72
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 515 0000 10B5     		push	{r4, lr}
 516              	.LCFI7:
 517              		.cfi_def_cfa_offset 8
 518              		.cfi_offset 4, -8
 519              		.cfi_offset 14, -4
 520 0002 92B0     		sub	sp, sp, #72
 521              	.LCFI8:
 522              		.cfi_def_cfa_offset 80
 138:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 523              		.loc 1 138 3 view .LVU143
 138:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 524              		.loc 1 138 19 is_stmt 0 view .LVU144
 525 0004 0024     		movs	r4, #0
 526 0006 0D94     		str	r4, [sp, #52]
 527 0008 0E94     		str	r4, [sp, #56]
 528 000a 0F94     		str	r4, [sp, #60]
 529 000c 1094     		str	r4, [sp, #64]
 530 000e 1194     		str	r4, [sp, #68]
 139:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 531              		.loc 1 139 3 is_stmt 1 view .LVU145
 139:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 532              		.loc 1 139 19 is_stmt 0 view .LVU146
 533 0010 0C94     		str	r4, [sp, #48]
 140:Core/Src/main.c **** 
 534              		.loc 1 140 3 is_stmt 1 view .LVU147
 140:Core/Src/main.c **** 
 535              		.loc 1 140 20 is_stmt 0 view .LVU148
 536 0012 2C22     		movs	r2, #44
 537 0014 2146     		mov	r1, r4
 538 0016 01A8     		add	r0, sp, #4
 539 0018 FFF7FEFF 		bl	memset
 540              	.LVL14:
 148:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 541              		.loc 1 148 3 is_stmt 1 view .LVU149
 148:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 542              		.loc 1 148 17 is_stmt 0 view .LVU150
 543 001c 2A48     		ldr	r0, .L40
 544 001e 2B4B     		ldr	r3, .L40+4
 545 0020 0360     		str	r3, [r0]
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 23


 149:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 546              		.loc 1 149 3 is_stmt 1 view .LVU151
 149:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 547              		.loc 1 149 24 is_stmt 0 view .LVU152
 548 0022 4460     		str	r4, [r0, #4]
 150:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 549              		.loc 1 150 3 is_stmt 1 view .LVU153
 150:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 550              		.loc 1 150 26 is_stmt 0 view .LVU154
 551 0024 7F23     		movs	r3, #127
 552 0026 8360     		str	r3, [r0, #8]
 151:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 553              		.loc 1 151 3 is_stmt 1 view .LVU155
 151:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 554              		.loc 1 151 25 is_stmt 0 view .LVU156
 555 0028 FF23     		movs	r3, #255
 556 002a C360     		str	r3, [r0, #12]
 152:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 557              		.loc 1 152 3 is_stmt 1 view .LVU157
 152:Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 558              		.loc 1 152 20 is_stmt 0 view .LVU158
 559 002c 0461     		str	r4, [r0, #16]
 153:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 560              		.loc 1 153 3 is_stmt 1 view .LVU159
 153:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 561              		.loc 1 153 25 is_stmt 0 view .LVU160
 562 002e 4461     		str	r4, [r0, #20]
 154:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 563              		.loc 1 154 3 is_stmt 1 view .LVU161
 154:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 564              		.loc 1 154 28 is_stmt 0 view .LVU162
 565 0030 8461     		str	r4, [r0, #24]
 155:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 566              		.loc 1 155 3 is_stmt 1 view .LVU163
 155:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 567              		.loc 1 155 24 is_stmt 0 view .LVU164
 568 0032 C461     		str	r4, [r0, #28]
 156:Core/Src/main.c ****   {
 569              		.loc 1 156 3 is_stmt 1 view .LVU165
 156:Core/Src/main.c ****   {
 570              		.loc 1 156 7 is_stmt 0 view .LVU166
 571 0034 FFF7FEFF 		bl	HAL_RTC_Init
 572              	.LVL15:
 156:Core/Src/main.c ****   {
 573              		.loc 1 156 6 view .LVU167
 574 0038 0028     		cmp	r0, #0
 575 003a 3CD1     		bne	.L36
 167:Core/Src/main.c ****   sTime.Minutes = 5;
 576              		.loc 1 167 3 is_stmt 1 view .LVU168
 167:Core/Src/main.c ****   sTime.Minutes = 5;
 577              		.loc 1 167 15 is_stmt 0 view .LVU169
 578 003c 0A23     		movs	r3, #10
 579 003e 8DF83430 		strb	r3, [sp, #52]
 168:Core/Src/main.c ****   sTime.Seconds = 0;
 580              		.loc 1 168 3 is_stmt 1 view .LVU170
 168:Core/Src/main.c ****   sTime.Seconds = 0;
 581              		.loc 1 168 17 is_stmt 0 view .LVU171
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 24


 582 0042 0523     		movs	r3, #5
 583 0044 8DF83530 		strb	r3, [sp, #53]
 169:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 584              		.loc 1 169 3 is_stmt 1 view .LVU172
 169:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 585              		.loc 1 169 17 is_stmt 0 view .LVU173
 586 0048 0022     		movs	r2, #0
 587 004a 8DF83620 		strb	r2, [sp, #54]
 170:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 588              		.loc 1 170 3 is_stmt 1 view .LVU174
 170:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 589              		.loc 1 170 24 is_stmt 0 view .LVU175
 590 004e 1092     		str	r2, [sp, #64]
 171:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 591              		.loc 1 171 3 is_stmt 1 view .LVU176
 171:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 592              		.loc 1 171 24 is_stmt 0 view .LVU177
 593 0050 1192     		str	r2, [sp, #68]
 172:Core/Src/main.c ****   {
 594              		.loc 1 172 3 is_stmt 1 view .LVU178
 172:Core/Src/main.c ****   {
 595              		.loc 1 172 7 is_stmt 0 view .LVU179
 596 0052 0DA9     		add	r1, sp, #52
 597 0054 1C48     		ldr	r0, .L40
 598 0056 FFF7FEFF 		bl	HAL_RTC_SetTime
 599              	.LVL16:
 172:Core/Src/main.c ****   {
 600              		.loc 1 172 6 view .LVU180
 601 005a 70BB     		cbnz	r0, .L37
 176:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JULY;
 602              		.loc 1 176 3 is_stmt 1 view .LVU181
 176:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JULY;
 603              		.loc 1 176 17 is_stmt 0 view .LVU182
 604 005c 0323     		movs	r3, #3
 605 005e 8DF83030 		strb	r3, [sp, #48]
 177:Core/Src/main.c ****   sDate.Date = 6;
 606              		.loc 1 177 3 is_stmt 1 view .LVU183
 177:Core/Src/main.c ****   sDate.Date = 6;
 607              		.loc 1 177 15 is_stmt 0 view .LVU184
 608 0062 0723     		movs	r3, #7
 609 0064 8DF83130 		strb	r3, [sp, #49]
 178:Core/Src/main.c ****   sDate.Year = 22;
 610              		.loc 1 178 3 is_stmt 1 view .LVU185
 178:Core/Src/main.c ****   sDate.Year = 22;
 611              		.loc 1 178 14 is_stmt 0 view .LVU186
 612 0068 0623     		movs	r3, #6
 613 006a 8DF83230 		strb	r3, [sp, #50]
 179:Core/Src/main.c **** 
 614              		.loc 1 179 3 is_stmt 1 view .LVU187
 179:Core/Src/main.c **** 
 615              		.loc 1 179 14 is_stmt 0 view .LVU188
 616 006e 1623     		movs	r3, #22
 617 0070 8DF83330 		strb	r3, [sp, #51]
 181:Core/Src/main.c ****   {
 618              		.loc 1 181 3 is_stmt 1 view .LVU189
 181:Core/Src/main.c ****   {
 619              		.loc 1 181 7 is_stmt 0 view .LVU190
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 25


 620 0074 0022     		movs	r2, #0
 621 0076 0CA9     		add	r1, sp, #48
 622 0078 1348     		ldr	r0, .L40
 623 007a FFF7FEFF 		bl	HAL_RTC_SetDate
 624              	.LVL17:
 181:Core/Src/main.c ****   {
 625              		.loc 1 181 6 view .LVU191
 626 007e F0B9     		cbnz	r0, .L38
 188:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
 627              		.loc 1 188 3 is_stmt 1 view .LVU192
 188:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0;
 628              		.loc 1 188 26 is_stmt 0 view .LVU193
 629 0080 0022     		movs	r2, #0
 630 0082 8DF80420 		strb	r2, [sp, #4]
 189:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 20;
 631              		.loc 1 189 3 is_stmt 1 view .LVU194
 189:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 20;
 632              		.loc 1 189 28 is_stmt 0 view .LVU195
 633 0086 8DF80520 		strb	r2, [sp, #5]
 190:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 634              		.loc 1 190 3 is_stmt 1 view .LVU196
 190:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0;
 635              		.loc 1 190 28 is_stmt 0 view .LVU197
 636 008a 1423     		movs	r3, #20
 637 008c 8DF80630 		strb	r3, [sp, #6]
 191:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 638              		.loc 1 191 3 is_stmt 1 view .LVU198
 191:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 639              		.loc 1 191 31 is_stmt 0 view .LVU199
 640 0090 0292     		str	r2, [sp, #8]
 192:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 641              		.loc 1 192 3 is_stmt 1 view .LVU200
 192:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 642              		.loc 1 192 35 is_stmt 0 view .LVU201
 643 0092 0492     		str	r2, [sp, #16]
 193:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 644              		.loc 1 193 3 is_stmt 1 view .LVU202
 193:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 645              		.loc 1 193 35 is_stmt 0 view .LVU203
 646 0094 0592     		str	r2, [sp, #20]
 194:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 647              		.loc 1 194 3 is_stmt 1 view .LVU204
 194:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 648              		.loc 1 194 20 is_stmt 0 view .LVU205
 649 0096 0692     		str	r2, [sp, #24]
 195:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 650              		.loc 1 195 3 is_stmt 1 view .LVU206
 195:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 651              		.loc 1 195 29 is_stmt 0 view .LVU207
 652 0098 0892     		str	r2, [sp, #32]
 196:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
 653              		.loc 1 196 3 is_stmt 1 view .LVU208
 196:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 1;
 654              		.loc 1 196 30 is_stmt 0 view .LVU209
 655 009a 0992     		str	r2, [sp, #36]
 197:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 656              		.loc 1 197 3 is_stmt 1 view .LVU210
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 26


 197:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 657              		.loc 1 197 27 is_stmt 0 view .LVU211
 658 009c 0123     		movs	r3, #1
 659 009e 8DF82830 		strb	r3, [sp, #40]
 198:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 660              		.loc 1 198 3 is_stmt 1 view .LVU212
 198:Core/Src/main.c ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 661              		.loc 1 198 16 is_stmt 0 view .LVU213
 662 00a2 4FF48073 		mov	r3, #256
 663 00a6 0B93     		str	r3, [sp, #44]
 199:Core/Src/main.c ****   {
 664              		.loc 1 199 3 is_stmt 1 view .LVU214
 199:Core/Src/main.c ****   {
 665              		.loc 1 199 7 is_stmt 0 view .LVU215
 666 00a8 01A9     		add	r1, sp, #4
 667 00aa 0748     		ldr	r0, .L40
 668 00ac FFF7FEFF 		bl	HAL_RTC_SetAlarm_IT
 669              	.LVL18:
 199:Core/Src/main.c ****   {
 670              		.loc 1 199 6 view .LVU216
 671 00b0 38B9     		cbnz	r0, .L39
 207:Core/Src/main.c **** 
 672              		.loc 1 207 1 view .LVU217
 673 00b2 12B0     		add	sp, sp, #72
 674              	.LCFI9:
 675              		.cfi_remember_state
 676              		.cfi_def_cfa_offset 8
 677              		@ sp needed
 678 00b4 10BD     		pop	{r4, pc}
 679              	.L36:
 680              	.LCFI10:
 681              		.cfi_restore_state
 158:Core/Src/main.c ****   }
 682              		.loc 1 158 5 is_stmt 1 view .LVU218
 683 00b6 FFF7FEFF 		bl	Error_Handler
 684              	.LVL19:
 685              	.L37:
 174:Core/Src/main.c ****   }
 686              		.loc 1 174 5 view .LVU219
 687 00ba FFF7FEFF 		bl	Error_Handler
 688              	.LVL20:
 689              	.L38:
 183:Core/Src/main.c ****   }
 690              		.loc 1 183 5 view .LVU220
 691 00be FFF7FEFF 		bl	Error_Handler
 692              	.LVL21:
 693              	.L39:
 201:Core/Src/main.c ****   }
 694              		.loc 1 201 5 view .LVU221
 695 00c2 FFF7FEFF 		bl	Error_Handler
 696              	.LVL22:
 697              	.L41:
 698 00c6 00BF     		.align	2
 699              	.L40:
 700 00c8 00000000 		.word	.LANCHOR1
 701 00cc 00280040 		.word	1073752064
 702              		.cfi_endproc
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 27


 703              	.LFE139:
 705              		.section	.text.MX_TIM2_Init,"ax",%progbits
 706              		.align	1
 707              		.syntax unified
 708              		.thumb
 709              		.thumb_func
 710              		.fpu fpv4-sp-d16
 712              	MX_TIM2_Init:
 713              	.LFB140:
 215:Core/Src/main.c **** 
 714              		.loc 1 215 1 view -0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 32
 717              		@ frame_needed = 0, uses_anonymous_args = 0
 718 0000 00B5     		push	{lr}
 719              	.LCFI11:
 720              		.cfi_def_cfa_offset 4
 721              		.cfi_offset 14, -4
 722 0002 89B0     		sub	sp, sp, #36
 723              	.LCFI12:
 724              		.cfi_def_cfa_offset 40
 221:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 725              		.loc 1 221 3 view .LVU223
 221:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 726              		.loc 1 221 26 is_stmt 0 view .LVU224
 727 0004 0023     		movs	r3, #0
 728 0006 0493     		str	r3, [sp, #16]
 729 0008 0593     		str	r3, [sp, #20]
 730 000a 0693     		str	r3, [sp, #24]
 731 000c 0793     		str	r3, [sp, #28]
 222:Core/Src/main.c **** 
 732              		.loc 1 222 3 is_stmt 1 view .LVU225
 222:Core/Src/main.c **** 
 733              		.loc 1 222 27 is_stmt 0 view .LVU226
 734 000e 0193     		str	r3, [sp, #4]
 735 0010 0293     		str	r3, [sp, #8]
 736 0012 0393     		str	r3, [sp, #12]
 227:Core/Src/main.c ****   htim2.Init.Prescaler = 7999;
 737              		.loc 1 227 3 is_stmt 1 view .LVU227
 227:Core/Src/main.c ****   htim2.Init.Prescaler = 7999;
 738              		.loc 1 227 18 is_stmt 0 view .LVU228
 739 0014 1448     		ldr	r0, .L50
 740 0016 4FF08042 		mov	r2, #1073741824
 741 001a 0260     		str	r2, [r0]
 228:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 742              		.loc 1 228 3 is_stmt 1 view .LVU229
 228:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 743              		.loc 1 228 24 is_stmt 0 view .LVU230
 744 001c 41F63F72 		movw	r2, #7999
 745 0020 4260     		str	r2, [r0, #4]
 229:Core/Src/main.c ****   htim2.Init.Period = 9999;
 746              		.loc 1 229 3 is_stmt 1 view .LVU231
 229:Core/Src/main.c ****   htim2.Init.Period = 9999;
 747              		.loc 1 229 26 is_stmt 0 view .LVU232
 748 0022 8360     		str	r3, [r0, #8]
 230:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 749              		.loc 1 230 3 is_stmt 1 view .LVU233
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 28


 230:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 750              		.loc 1 230 21 is_stmt 0 view .LVU234
 751 0024 42F20F72 		movw	r2, #9999
 752 0028 C260     		str	r2, [r0, #12]
 231:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 753              		.loc 1 231 3 is_stmt 1 view .LVU235
 231:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 754              		.loc 1 231 28 is_stmt 0 view .LVU236
 755 002a 0361     		str	r3, [r0, #16]
 232:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 756              		.loc 1 232 3 is_stmt 1 view .LVU237
 232:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 757              		.loc 1 232 32 is_stmt 0 view .LVU238
 758 002c 8361     		str	r3, [r0, #24]
 233:Core/Src/main.c ****   {
 759              		.loc 1 233 3 is_stmt 1 view .LVU239
 233:Core/Src/main.c ****   {
 760              		.loc 1 233 7 is_stmt 0 view .LVU240
 761 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 762              	.LVL23:
 233:Core/Src/main.c ****   {
 763              		.loc 1 233 6 view .LVU241
 764 0032 90B9     		cbnz	r0, .L47
 237:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 765              		.loc 1 237 3 is_stmt 1 view .LVU242
 237:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 766              		.loc 1 237 34 is_stmt 0 view .LVU243
 767 0034 4FF48053 		mov	r3, #4096
 768 0038 0493     		str	r3, [sp, #16]
 238:Core/Src/main.c ****   {
 769              		.loc 1 238 3 is_stmt 1 view .LVU244
 238:Core/Src/main.c ****   {
 770              		.loc 1 238 7 is_stmt 0 view .LVU245
 771 003a 04A9     		add	r1, sp, #16
 772 003c 0A48     		ldr	r0, .L50
 773 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 774              	.LVL24:
 238:Core/Src/main.c ****   {
 775              		.loc 1 238 6 view .LVU246
 776 0042 60B9     		cbnz	r0, .L48
 242:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 777              		.loc 1 242 3 is_stmt 1 view .LVU247
 242:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 778              		.loc 1 242 37 is_stmt 0 view .LVU248
 779 0044 0023     		movs	r3, #0
 780 0046 0193     		str	r3, [sp, #4]
 243:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 781              		.loc 1 243 3 is_stmt 1 view .LVU249
 243:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 782              		.loc 1 243 33 is_stmt 0 view .LVU250
 783 0048 0393     		str	r3, [sp, #12]
 244:Core/Src/main.c ****   {
 784              		.loc 1 244 3 is_stmt 1 view .LVU251
 244:Core/Src/main.c ****   {
 785              		.loc 1 244 7 is_stmt 0 view .LVU252
 786 004a 01A9     		add	r1, sp, #4
 787 004c 0648     		ldr	r0, .L50
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 29


 788 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 789              	.LVL25:
 244:Core/Src/main.c ****   {
 790              		.loc 1 244 6 view .LVU253
 791 0052 30B9     		cbnz	r0, .L49
 252:Core/Src/main.c **** 
 792              		.loc 1 252 1 view .LVU254
 793 0054 09B0     		add	sp, sp, #36
 794              	.LCFI13:
 795              		.cfi_remember_state
 796              		.cfi_def_cfa_offset 4
 797              		@ sp needed
 798 0056 5DF804FB 		ldr	pc, [sp], #4
 799              	.L47:
 800              	.LCFI14:
 801              		.cfi_restore_state
 235:Core/Src/main.c ****   }
 802              		.loc 1 235 5 is_stmt 1 view .LVU255
 803 005a FFF7FEFF 		bl	Error_Handler
 804              	.LVL26:
 805              	.L48:
 240:Core/Src/main.c ****   }
 806              		.loc 1 240 5 view .LVU256
 807 005e FFF7FEFF 		bl	Error_Handler
 808              	.LVL27:
 809              	.L49:
 246:Core/Src/main.c ****   }
 810              		.loc 1 246 5 view .LVU257
 811 0062 FFF7FEFF 		bl	Error_Handler
 812              	.LVL28:
 813              	.L51:
 814 0066 00BF     		.align	2
 815              	.L50:
 816 0068 00000000 		.word	.LANCHOR6
 817              		.cfi_endproc
 818              	.LFE140:
 820              		.section	.text.SystemClock_Config,"ax",%progbits
 821              		.align	1
 822              		.global	SystemClock_Config
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 826              		.fpu fpv4-sp-d16
 828              	SystemClock_Config:
 829              	.LFB138:
  76:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 830              		.loc 1 76 1 view -0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 88
 833              		@ frame_needed = 0, uses_anonymous_args = 0
 834 0000 00B5     		push	{lr}
 835              	.LCFI15:
 836              		.cfi_def_cfa_offset 4
 837              		.cfi_offset 14, -4
 838 0002 97B0     		sub	sp, sp, #92
 839              	.LCFI16:
 840              		.cfi_def_cfa_offset 96
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 30


  77:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 841              		.loc 1 77 3 view .LVU259
  77:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 842              		.loc 1 77 22 is_stmt 0 view .LVU260
 843 0004 4422     		movs	r2, #68
 844 0006 0021     		movs	r1, #0
 845 0008 05A8     		add	r0, sp, #20
 846 000a FFF7FEFF 		bl	memset
 847              	.LVL29:
  78:Core/Src/main.c **** 
 848              		.loc 1 78 3 is_stmt 1 view .LVU261
  78:Core/Src/main.c **** 
 849              		.loc 1 78 22 is_stmt 0 view .LVU262
 850 000e 0023     		movs	r3, #0
 851 0010 0093     		str	r3, [sp]
 852 0012 0193     		str	r3, [sp, #4]
 853 0014 0293     		str	r3, [sp, #8]
 854 0016 0393     		str	r3, [sp, #12]
 855 0018 0493     		str	r3, [sp, #16]
  82:Core/Src/main.c ****   {
 856              		.loc 1 82 3 is_stmt 1 view .LVU263
  82:Core/Src/main.c ****   {
 857              		.loc 1 82 7 is_stmt 0 view .LVU264
 858 001a 4FF40070 		mov	r0, #512
 859 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 860              	.LVL30:
  82:Core/Src/main.c ****   {
 861              		.loc 1 82 6 view .LVU265
 862 0022 0028     		cmp	r0, #0
 863 0024 2FD1     		bne	.L57
  89:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 864              		.loc 1 89 3 is_stmt 1 view .LVU266
 865 0026 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 866              	.LVL31:
  90:Core/Src/main.c **** 
 867              		.loc 1 90 3 view .LVU267
 868 002a 1A4A     		ldr	r2, .L60
 869 002c D2F89030 		ldr	r3, [r2, #144]
 870 0030 23F01803 		bic	r3, r3, #24
 871 0034 C2F89030 		str	r3, [r2, #144]
  95:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 872              		.loc 1 95 3 view .LVU268
  95:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 873              		.loc 1 95 36 is_stmt 0 view .LVU269
 874 0038 0623     		movs	r3, #6
 875 003a 0593     		str	r3, [sp, #20]
  96:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 876              		.loc 1 96 3 is_stmt 1 view .LVU270
  96:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 877              		.loc 1 96 30 is_stmt 0 view .LVU271
 878 003c 0122     		movs	r2, #1
 879 003e 0792     		str	r2, [sp, #28]
  97:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 880              		.loc 1 97 3 is_stmt 1 view .LVU272
  97:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 881              		.loc 1 97 30 is_stmt 0 view .LVU273
 882 0040 4FF48073 		mov	r3, #256
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 31


 883 0044 0893     		str	r3, [sp, #32]
  98:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 884              		.loc 1 98 3 is_stmt 1 view .LVU274
  98:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 885              		.loc 1 98 41 is_stmt 0 view .LVU275
 886 0046 4023     		movs	r3, #64
 887 0048 0993     		str	r3, [sp, #36]
  99:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 888              		.loc 1 99 3 is_stmt 1 view .LVU276
  99:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 889              		.loc 1 99 34 is_stmt 0 view .LVU277
 890 004a 0223     		movs	r3, #2
 891 004c 0F93     		str	r3, [sp, #60]
 100:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 892              		.loc 1 100 3 is_stmt 1 view .LVU278
 100:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 893              		.loc 1 100 35 is_stmt 0 view .LVU279
 894 004e 1093     		str	r3, [sp, #64]
 101:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 895              		.loc 1 101 3 is_stmt 1 view .LVU280
 101:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 896              		.loc 1 101 30 is_stmt 0 view .LVU281
 897 0050 1192     		str	r2, [sp, #68]
 102:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 898              		.loc 1 102 3 is_stmt 1 view .LVU282
 102:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 899              		.loc 1 102 30 is_stmt 0 view .LVU283
 900 0052 0A22     		movs	r2, #10
 901 0054 1292     		str	r2, [sp, #72]
 103:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 902              		.loc 1 103 3 is_stmt 1 view .LVU284
 103:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 903              		.loc 1 103 30 is_stmt 0 view .LVU285
 904 0056 0722     		movs	r2, #7
 905 0058 1392     		str	r2, [sp, #76]
 104:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 906              		.loc 1 104 3 is_stmt 1 view .LVU286
 104:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 907              		.loc 1 104 30 is_stmt 0 view .LVU287
 908 005a 1493     		str	r3, [sp, #80]
 105:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 909              		.loc 1 105 3 is_stmt 1 view .LVU288
 105:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 910              		.loc 1 105 30 is_stmt 0 view .LVU289
 911 005c 1593     		str	r3, [sp, #84]
 106:Core/Src/main.c ****   {
 912              		.loc 1 106 3 is_stmt 1 view .LVU290
 106:Core/Src/main.c ****   {
 913              		.loc 1 106 7 is_stmt 0 view .LVU291
 914 005e 05A8     		add	r0, sp, #20
 915 0060 FFF7FEFF 		bl	HAL_RCC_OscConfig
 916              	.LVL32:
 106:Core/Src/main.c ****   {
 917              		.loc 1 106 6 view .LVU292
 918 0064 88B9     		cbnz	r0, .L58
 113:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 919              		.loc 1 113 3 is_stmt 1 view .LVU293
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 32


 113:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 920              		.loc 1 113 31 is_stmt 0 view .LVU294
 921 0066 0F23     		movs	r3, #15
 922 0068 0093     		str	r3, [sp]
 115:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 923              		.loc 1 115 3 is_stmt 1 view .LVU295
 115:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 924              		.loc 1 115 34 is_stmt 0 view .LVU296
 925 006a 0323     		movs	r3, #3
 926 006c 0193     		str	r3, [sp, #4]
 116:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 927              		.loc 1 116 3 is_stmt 1 view .LVU297
 116:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 928              		.loc 1 116 35 is_stmt 0 view .LVU298
 929 006e 0023     		movs	r3, #0
 930 0070 0293     		str	r3, [sp, #8]
 117:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 931              		.loc 1 117 3 is_stmt 1 view .LVU299
 117:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 932              		.loc 1 117 36 is_stmt 0 view .LVU300
 933 0072 0393     		str	r3, [sp, #12]
 118:Core/Src/main.c **** 
 934              		.loc 1 118 3 is_stmt 1 view .LVU301
 118:Core/Src/main.c **** 
 935              		.loc 1 118 36 is_stmt 0 view .LVU302
 936 0074 0493     		str	r3, [sp, #16]
 120:Core/Src/main.c ****   {
 937              		.loc 1 120 3 is_stmt 1 view .LVU303
 120:Core/Src/main.c ****   {
 938              		.loc 1 120 7 is_stmt 0 view .LVU304
 939 0076 0421     		movs	r1, #4
 940 0078 6846     		mov	r0, sp
 941 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 942              	.LVL33:
 120:Core/Src/main.c ****   {
 943              		.loc 1 120 6 view .LVU305
 944 007e 30B9     		cbnz	r0, .L59
 124:Core/Src/main.c **** 
 945              		.loc 1 124 1 view .LVU306
 946 0080 17B0     		add	sp, sp, #92
 947              	.LCFI17:
 948              		.cfi_remember_state
 949              		.cfi_def_cfa_offset 4
 950              		@ sp needed
 951 0082 5DF804FB 		ldr	pc, [sp], #4
 952              	.L57:
 953              	.LCFI18:
 954              		.cfi_restore_state
  84:Core/Src/main.c ****   }
 955              		.loc 1 84 5 is_stmt 1 view .LVU307
 956 0086 FFF7FEFF 		bl	Error_Handler
 957              	.LVL34:
 958              	.L58:
 108:Core/Src/main.c ****   }
 959              		.loc 1 108 5 view .LVU308
 960 008a FFF7FEFF 		bl	Error_Handler
 961              	.LVL35:
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 33


 962              	.L59:
 122:Core/Src/main.c ****   }
 963              		.loc 1 122 5 view .LVU309
 964 008e FFF7FEFF 		bl	Error_Handler
 965              	.LVL36:
 966              	.L61:
 967 0092 00BF     		.align	2
 968              	.L60:
 969 0094 00100240 		.word	1073876992
 970              		.cfi_endproc
 971              	.LFE138:
 973              		.section	.text.main,"ax",%progbits
 974              		.align	1
 975              		.global	main
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 979              		.fpu fpv4-sp-d16
 981              	main:
 982              	.LFB135:
  35:Core/Src/main.c **** 	HAL_Init();
 983              		.loc 1 35 1 view -0
 984              		.cfi_startproc
 985              		@ Volatile: function does not return.
 986              		@ args = 0, pretend = 0, frame = 0
 987              		@ frame_needed = 0, uses_anonymous_args = 0
 988 0000 08B5     		push	{r3, lr}
 989              	.LCFI19:
 990              		.cfi_def_cfa_offset 8
 991              		.cfi_offset 3, -8
 992              		.cfi_offset 14, -4
  36:Core/Src/main.c **** 	SystemClock_Config();
 993              		.loc 1 36 2 view .LVU311
 994 0002 FFF7FEFF 		bl	HAL_Init
 995              	.LVL37:
  37:Core/Src/main.c **** 
 996              		.loc 1 37 2 view .LVU312
 997 0006 FFF7FEFF 		bl	SystemClock_Config
 998              	.LVL38:
  39:Core/Src/main.c **** 	MX_UART4_Init();
 999              		.loc 1 39 2 view .LVU313
 1000 000a FFF7FEFF 		bl	MX_GPIO_Init
 1001              	.LVL39:
  40:Core/Src/main.c **** 	MX_USART1_UART_Init();
 1002              		.loc 1 40 2 view .LVU314
 1003 000e FFF7FEFF 		bl	MX_UART4_Init
 1004              	.LVL40:
  41:Core/Src/main.c **** 	MX_USART3_UART_Init();
 1005              		.loc 1 41 2 view .LVU315
 1006 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 1007              	.LVL41:
  42:Core/Src/main.c **** 	MX_RTC_Init();
 1008              		.loc 1 42 2 view .LVU316
 1009 0016 FFF7FEFF 		bl	MX_USART3_UART_Init
 1010              	.LVL42:
  43:Core/Src/main.c **** 	MX_TIM2_Init();
 1011              		.loc 1 43 2 view .LVU317
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 34


 1012 001a FFF7FEFF 		bl	MX_RTC_Init
 1013              	.LVL43:
  44:Core/Src/main.c ****   
 1014              		.loc 1 44 2 view .LVU318
 1015 001e FFF7FEFF 		bl	MX_TIM2_Init
 1016              	.LVL44:
  47:Core/Src/main.c **** 	HAL_UART_Receive_IT(&huart3,&UART3_receive,1);
 1017              		.loc 1 47 2 view .LVU319
 1018 0022 0948     		ldr	r0, .L65
 1019 0024 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1020              	.LVL45:
  48:Core/Src/main.c **** 	HAL_UART_Receive_IT(&huart1,&UART1_receive,1);
 1021              		.loc 1 48 2 view .LVU320
 1022 0028 0122     		movs	r2, #1
 1023 002a 0849     		ldr	r1, .L65+4
 1024 002c 0848     		ldr	r0, .L65+8
 1025 002e FFF7FEFF 		bl	HAL_UART_Receive_IT
 1026              	.LVL46:
  49:Core/Src/main.c **** 	AT_init(IP_Address, IP_Port);
 1027              		.loc 1 49 2 view .LVU321
 1028 0032 0122     		movs	r2, #1
 1029 0034 0749     		ldr	r1, .L65+12
 1030 0036 0848     		ldr	r0, .L65+16
 1031 0038 FFF7FEFF 		bl	HAL_UART_Receive_IT
 1032              	.LVL47:
  50:Core/Src/main.c **** 
 1033              		.loc 1 50 2 view .LVU322
 1034 003c 0749     		ldr	r1, .L65+20
 1035 003e 0848     		ldr	r0, .L65+24
 1036 0040 FFF7FEFF 		bl	AT_init
 1037              	.LVL48:
 1038              	.L63:
  52:Core/Src/main.c **** 	{
 1039              		.loc 1 52 2 discriminator 1 view .LVU323
  55:Core/Src/main.c **** }
 1040              		.loc 1 55 2 discriminator 1 view .LVU324
  52:Core/Src/main.c **** 	{
 1041              		.loc 1 52 8 discriminator 1 view .LVU325
 1042 0044 FEE7     		b	.L63
 1043              	.L66:
 1044 0046 00BF     		.align	2
 1045              	.L65:
 1046 0048 00000000 		.word	.LANCHOR6
 1047 004c 00000000 		.word	.LANCHOR7
 1048 0050 00000000 		.word	.LANCHOR5
 1049 0054 00000000 		.word	.LANCHOR8
 1050 0058 00000000 		.word	.LANCHOR4
 1051 005c 00000000 		.word	.LANCHOR9
 1052 0060 00000000 		.word	.LANCHOR10
 1053              		.cfi_endproc
 1054              	.LFE135:
 1056              		.global	IP_Port
 1057              		.global	IP_Address
 1058              		.global	UART3_receive
 1059              		.global	UART1_receive
 1060              		.global	sDate
 1061              		.global	sTime
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 35


 1062              		.global	huart3
 1063              		.global	huart1
 1064              		.global	huart4
 1065              		.global	htim2
 1066              		.global	hrtc
 1067              		.section	.bss.UART1_receive,"aw",%nobits
 1068              		.set	.LANCHOR8,. + 0
 1071              	UART1_receive:
 1072 0000 00       		.space	1
 1073              		.section	.bss.UART3_receive,"aw",%nobits
 1074              		.set	.LANCHOR7,. + 0
 1077              	UART3_receive:
 1078 0000 00       		.space	1
 1079              		.section	.bss.hrtc,"aw",%nobits
 1080              		.align	2
 1081              		.set	.LANCHOR1,. + 0
 1084              	hrtc:
 1085 0000 00000000 		.space	36
 1085      00000000 
 1085      00000000 
 1085      00000000 
 1085      00000000 
 1086              		.section	.bss.htim2,"aw",%nobits
 1087              		.align	2
 1088              		.set	.LANCHOR6,. + 0
 1091              	htim2:
 1092 0000 00000000 		.space	76
 1092      00000000 
 1092      00000000 
 1092      00000000 
 1092      00000000 
 1093              		.section	.bss.huart1,"aw",%nobits
 1094              		.align	2
 1095              		.set	.LANCHOR4,. + 0
 1098              	huart1:
 1099 0000 00000000 		.space	132
 1099      00000000 
 1099      00000000 
 1099      00000000 
 1099      00000000 
 1100              		.section	.bss.huart3,"aw",%nobits
 1101              		.align	2
 1102              		.set	.LANCHOR5,. + 0
 1105              	huart3:
 1106 0000 00000000 		.space	132
 1106      00000000 
 1106      00000000 
 1106      00000000 
 1106      00000000 
 1107              		.section	.bss.huart4,"aw",%nobits
 1108              		.align	2
 1109              		.set	.LANCHOR3,. + 0
 1112              	huart4:
 1113 0000 00000000 		.space	132
 1113      00000000 
 1113      00000000 
 1113      00000000 
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 36


 1113      00000000 
 1114              		.section	.bss.sDate,"aw",%nobits
 1115              		.align	2
 1116              		.set	.LANCHOR2,. + 0
 1119              	sDate:
 1120 0000 00000000 		.space	4
 1121              		.section	.bss.sTime,"aw",%nobits
 1122              		.align	2
 1123              		.set	.LANCHOR0,. + 0
 1126              	sTime:
 1127 0000 00000000 		.space	20
 1127      00000000 
 1127      00000000 
 1127      00000000 
 1127      00000000 
 1128              		.section	.data.IP_Address,"aw"
 1129              		.align	2
 1130              		.set	.LANCHOR10,. + 0
 1133              	IP_Address:
 1134 0000 3131372E 		.ascii	"117.6.163.1774\000"
 1134      362E3136 
 1134      332E3137 
 1134      373400
 1135              		.section	.data.IP_Port,"aw"
 1136              		.align	2
 1137              		.set	.LANCHOR9,. + 0
 1140              	IP_Port:
 1141 0000 37353737 		.ascii	"7577\000"
 1141      00
 1142              		.text
 1143              	.Letext0:
 1144              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 1145              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 1146              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l452xx.h"
 1147              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1148              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1149              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1150              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1151              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h"
 1152              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1153              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1154              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1155              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1156              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 1157              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1158              		.file 17 "user/AT_command.h"
 1159              		.file 18 "<built-in>"
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:172    .text.MX_GPIO_Init:000000a0 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:179    .text.get_RTC:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:186    .text.get_RTC:00000000 get_RTC
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:215    .text.get_RTC:0000001c $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:222    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:229    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:245    .text.Error_Handler:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:252    .text.Error_Handler:00000000 Error_Handler
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:284    .text.MX_UART4_Init:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:290    .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:351    .text.MX_UART4_Init:00000030 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:357    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:363    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:424    .text.MX_USART1_UART_Init:00000030 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:430    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:436    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:497    .text.MX_USART3_UART_Init:00000030 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:503    .text.MX_RTC_Init:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:509    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:700    .text.MX_RTC_Init:000000c8 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:706    .text.MX_TIM2_Init:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:712    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:816    .text.MX_TIM2_Init:00000068 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:821    .text.SystemClock_Config:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:828    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:969    .text.SystemClock_Config:00000094 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:974    .text.main:00000000 $t
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:981    .text.main:00000000 main
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1046   .text.main:00000048 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1140   .data.IP_Port:00000000 IP_Port
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1133   .data.IP_Address:00000000 IP_Address
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1077   .bss.UART3_receive:00000000 UART3_receive
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1071   .bss.UART1_receive:00000000 UART1_receive
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1119   .bss.sDate:00000000 sDate
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1126   .bss.sTime:00000000 sTime
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1105   .bss.huart3:00000000 huart3
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1098   .bss.huart1:00000000 huart1
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1112   .bss.huart4:00000000 huart4
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1091   .bss.htim2:00000000 htim2
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1084   .bss.hrtc:00000000 hrtc
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1072   .bss.UART1_receive:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1078   .bss.UART3_receive:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1080   .bss.hrtc:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1087   .bss.htim2:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1094   .bss.huart1:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1101   .bss.huart3:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1108   .bss.huart4:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1115   .bss.sDate:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1122   .bss.sTime:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1129   .data.IP_Address:00000000 $d
C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s:1136   .data.IP_Port:00000000 $d

UNDEFINED SYMBOLS
ARM GAS  C:\Users\ngocc\AppData\Local\Temp\ccSBPqtK.s 			page 38


HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_RTC_GetTime
HAL_RTC_GetDate
HAL_UART_Init
memset
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm_IT
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_UART_Receive_IT
AT_init
