==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c' ... 
WARNING: [HLS 207-5292] unused parameter 'tsteps' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:2:60)
WARNING: [HLS 207-5292] unused parameter 'n' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:2:71)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.24 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.05 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.68 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:7) in function 'heat_3d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:7) in function 'heat_3d' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.221 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:6:7) in function 'heat_3d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:5:7) in function 'heat_3d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:6:7) in function 'heat_3d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:5:7) in function 'heat_3d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:4:7) in function 'heat_3d' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'heat_3d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4'.
WARNING: [HLS 200-885] The II Violation in module 'heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4' (loop 'VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4'): Unable to schedule 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4' (loop 'VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4'): Unable to schedule 'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4' (loop 'VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4'): Unable to schedule 'load' operation ('A_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 45, loop 'VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7'.
WARNING: [HLS 200-885] The II Violation in module 'heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7' (loop 'VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7'): Unable to schedule 'load' operation ('B_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7' (loop 'VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7'): Unable to schedule 'load' operation ('B_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7' (loop 'VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7'): Unable to schedule 'load' operation ('B_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B'.
