#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 23 17:33:45 2016
# Process ID: 3921
# Current directory: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1
# Command line: vivado -log myip_v1_0.vds -mode batch -messageDb vivado.pb -notrace -source myip_v1_0.tcl
# Log file: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/myip_v1_0.vds
# Journal file: /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source myip_v1_0.tcl -notrace
Command: synth_design -top myip_v1_0 -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3971 
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M00_AXI_LITE with formal parameter declaration list [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M01_AXI with formal parameter declaration list [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M01_AXI.v:207]
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M01_AXI with formal parameter declaration list [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M01_AXI.v:209]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1041.434 ; gain = 197.219 ; free physical = 22113 ; free virtual = 58636
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0.v:4]
	Parameter C_S00_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_LITE_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_M00_AXI_LITE_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_LITE_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_LITE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_LITE_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_M01_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M01_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M01_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M01_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXI_LITE' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v:283]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v:651]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXI_LITE' (1#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI_LITE.v:4]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_M00_AXI_LITE' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v:4]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 2 - type: integer 
	Parameter FETCH_DESC_WORD0 bound to: 2'b00 
	Parameter FETCH_DESC_WORD1 bound to: 2'b01 
	Parameter FETCH_DESC_WORD2 bound to: 2'b10 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v:792]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v:792]
WARNING: [Synth 8-3848] Net cur_dst_ptr in module/entity myip_v1_0_M00_AXI_LITE does not have driver. [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v:37]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_M00_AXI_LITE' (2#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M00_AXI_LITE.v:4]
WARNING: [Synth 8-350] instance 'myip_v1_0_M00_AXI_LITE_inst' of module 'myip_v1_0_M00_AXI_LITE' requires 32 connections, but only 31 given [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0.v:202]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_M01_AXI' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M01_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter INIT_WRITE bound to: 3'b001 
	Parameter INIT_READ bound to: 3'b010 
	Parameter INIT_COMPARE bound to: 3'b011 
	Parameter GET_TRANS bound to: 3'b100 
	Parameter TRANS_WR bound to: 2'b00 
	Parameter TRANS_RD bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'fifo_buffer' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v:2]
	Parameter stack_width bound to: 34 - type: integer 
	Parameter stack_height bound to: 8 - type: integer 
	Parameter AE_level bound to: 2 - type: integer 
	Parameter AF_level bound to: 6 - type: integer 
	Parameter HF_level bound to: 4 - type: integer 
	Parameter stack_ptr_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_buffer' (3#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v:2]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_M01_AXI' (4#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0_M01_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'fft_wrapper' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter FILL_IN bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter FILL_OUT bound to: 3'b011 
	Parameter FLUSH_OUT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v:41]
INFO: [Synth 8-638] synthesizing module 'fifo_buffer__parameterized0' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v:2]
	Parameter stack_width bound to: 32 - type: integer 
	Parameter stack_height bound to: 32 - type: integer 
	Parameter AE_level bound to: 2 - type: integer 
	Parameter AF_level bound to: 30 - type: integer 
	Parameter HF_level bound to: 16 - type: integer 
	Parameter stack_ptr_width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_buffer__parameterized0' (4#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v:2]
INFO: [Synth 8-638] synthesizing module 'dft_top' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:229]
INFO: [Synth 8-638] synthesizing module 'rc79718' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:502]
INFO: [Synth 8-638] synthesizing module 'perm79716' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:616]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO' (5#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized0' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized0' (5#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 64 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist' (6#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'nextReg' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 31 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg' (7#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized1' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized1' (7#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized0' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 32 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized0' (7#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized2' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized2' (7#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized3' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 31 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized3' (7#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized4' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized4' (7#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized5' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized5' (7#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:758]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:796]
INFO: [Synth 8-638] synthesizing module 'swNet79716' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:541]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet79716' (8#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:541]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:836]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:874]
INFO: [Synth 8-256] done synthesizing module 'perm79716' (9#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:616]
INFO: [Synth 8-256] done synthesizing module 'rc79718' (10#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:502]
INFO: [Synth 8-638] synthesizing module 'codeBlock79720' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1013]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized6' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized6' (10#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'addfxp' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4739]
	Parameter width bound to: 8 - type: integer 
	Parameter cycles bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addfxp' (11#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4739]
INFO: [Synth 8-638] synthesizing module 'subfxp' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4761]
	Parameter width bound to: 8 - type: integer 
	Parameter cycles bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'subfxp' (12#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4761]
INFO: [Synth 8-256] done synthesizing module 'codeBlock79720' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1013]
INFO: [Synth 8-638] synthesizing module 'rc79802' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1086]
INFO: [Synth 8-638] synthesizing module 'perm79800' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1170]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 2 - type: integer 
	Parameter addrbits bound to: 1 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized7' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized7' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized0' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized0' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized1' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized1' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized8' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized8' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized9' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized9' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized10' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 2 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized10' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized11' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized11' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized12' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized12' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized13' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized13' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized2' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized2' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized3' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized3' (13#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1312]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1320]
INFO: [Synth 8-638] synthesizing module 'swNet79800' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1125]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet79800' (14#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1330]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1338]
INFO: [Synth 8-256] done synthesizing module 'perm79800' (15#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1170]
INFO: [Synth 8-256] done synthesizing module 'rc79802' (16#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1086]
INFO: [Synth 8-638] synthesizing module 'DirSum_79983' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1350]
INFO: [Synth 8-638] synthesizing module 'codeBlock79805' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1436]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized14' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized14' (16#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D18_79973' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1394]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1403]
INFO: [Synth 8-256] done synthesizing module 'D18_79973' (17#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1394]
INFO: [Synth 8-638] synthesizing module 'D20_79981' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1414]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1423]
INFO: [Synth 8-256] done synthesizing module 'D20_79981' (18#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1414]
INFO: [Synth 8-638] synthesizing module 'multfix' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4713]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multfix' (19#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4713]
INFO: [Synth 8-256] done synthesizing module 'codeBlock79805' (20#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1436]
INFO: [Synth 8-256] done synthesizing module 'DirSum_79983' (21#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1350]
INFO: [Synth 8-638] synthesizing module 'codeBlock79986' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1583]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized15' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized15' (21#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock79986' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1583]
INFO: [Synth 8-638] synthesizing module 'rc80068' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1656]
INFO: [Synth 8-638] synthesizing module 'perm80066' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1742]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 4 - type: integer 
	Parameter addrbits bound to: 2 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized16' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized16' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized4' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized4' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized5' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized5' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized17' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized17' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized18' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized18' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized19' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized19' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized20' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized20' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized21' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized21' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized6' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized6' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized7' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized7' (22#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1894]
INFO: [Synth 8-638] synthesizing module 'swNet80066' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1695]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet80066' (23#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1695]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1906]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1916]
INFO: [Synth 8-256] done synthesizing module 'perm80066' (24#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1742]
INFO: [Synth 8-256] done synthesizing module 'rc80068' (25#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1656]
INFO: [Synth 8-638] synthesizing module 'DirSum_80257' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1930]
INFO: [Synth 8-638] synthesizing module 'codeBlock80071' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2020]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized22' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized22' (25#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D14_80243' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1974]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1983]
INFO: [Synth 8-256] done synthesizing module 'D14_80243' (26#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1974]
INFO: [Synth 8-638] synthesizing module 'D16_80255' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1996]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2005]
INFO: [Synth 8-256] done synthesizing module 'D16_80255' (27#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1996]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80071' (28#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2020]
INFO: [Synth 8-256] done synthesizing module 'DirSum_80257' (29#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1930]
INFO: [Synth 8-638] synthesizing module 'codeBlock80260' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2167]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized23' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized23' (29#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80260' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2167]
INFO: [Synth 8-638] synthesizing module 'rc80342' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2240]
INFO: [Synth 8-638] synthesizing module 'perm80340' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2330]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter addrbits bound to: 3 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized24' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized24' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized8' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized8' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized9' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized9' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized25' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized25' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized26' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized26' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized27' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized27' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized28' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized28' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized29' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized29' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized30' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized30' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized31' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized31' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized10' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized10' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized11' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized11' (30#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2472]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2486]
INFO: [Synth 8-638] synthesizing module 'swNet80340' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2279]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet80340' (31#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2279]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2502]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2516]
INFO: [Synth 8-256] done synthesizing module 'perm80340' (32#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2330]
INFO: [Synth 8-256] done synthesizing module 'rc80342' (33#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2240]
INFO: [Synth 8-638] synthesizing module 'DirSum_80547' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2534]
INFO: [Synth 8-638] synthesizing module 'codeBlock80345' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2632]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized32' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized32' (33#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D10_80525' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2578]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2587]
INFO: [Synth 8-256] done synthesizing module 'D10_80525' (34#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2578]
INFO: [Synth 8-638] synthesizing module 'D12_80545' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2604]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2613]
INFO: [Synth 8-256] done synthesizing module 'D12_80545' (35#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2604]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80345' (36#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2632]
INFO: [Synth 8-256] done synthesizing module 'DirSum_80547' (37#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2534]
INFO: [Synth 8-638] synthesizing module 'codeBlock80550' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2779]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized33' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized33' (37#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80550' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2779]
INFO: [Synth 8-638] synthesizing module 'rc80632' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2852]
INFO: [Synth 8-638] synthesizing module 'perm80630' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2950]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter addrbits bound to: 4 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized34' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized34' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized12' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized12' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized13' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized13' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized1' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 15 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized1' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized35' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized35' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized2' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 16 - type: integer 
	Parameter logDepth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized2' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized36' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized36' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized37' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 15 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized37' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized38' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized38' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized39' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized39' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized14' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized14' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-638] synthesizing module 'memMod_dist__parameterized15' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memMod_dist__parameterized15' (38#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:940]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3092]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3114]
INFO: [Synth 8-638] synthesizing module 'swNet80630' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2891]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet80630' (39#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2891]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3138]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3160]
INFO: [Synth 8-256] done synthesizing module 'perm80630' (40#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2950]
INFO: [Synth 8-256] done synthesizing module 'rc80632' (41#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2852]
INFO: [Synth 8-638] synthesizing module 'DirSum_80869' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3186]
INFO: [Synth 8-638] synthesizing module 'codeBlock80635' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3300]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized40' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized40' (41#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D6_80831' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3230]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3239]
INFO: [Synth 8-256] done synthesizing module 'D6_80831' (42#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3230]
INFO: [Synth 8-638] synthesizing module 'D8_80867' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3264]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3273]
INFO: [Synth 8-256] done synthesizing module 'D8_80867' (43#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3264]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80635' (44#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3300]
INFO: [Synth 8-256] done synthesizing module 'DirSum_80869' (45#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3186]
INFO: [Synth 8-638] synthesizing module 'codeBlock80872' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3447]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized41' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized41' (45#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80872' (46#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3447]
INFO: [Synth 8-638] synthesizing module 'rc80954' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3520]
INFO: [Synth 8-638] synthesizing module 'perm80952' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3634]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized42' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized42' (46#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized43' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized43' (46#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized3' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 32 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized3' (46#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized44' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized44' (46#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized45' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 31 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized45' (46#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized46' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized46' (46#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized47' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized47' (46#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3776]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3814]
INFO: [Synth 8-638] synthesizing module 'swNet80952' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3559]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet80952' (47#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3559]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3854]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3892]
INFO: [Synth 8-256] done synthesizing module 'perm80952' (48#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3634]
INFO: [Synth 8-256] done synthesizing module 'rc80954' (49#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3520]
INFO: [Synth 8-638] synthesizing module 'DirSum_81254' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3934]
INFO: [Synth 8-638] synthesizing module 'codeBlock80956' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4080]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized48' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized48' (49#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'D2_81184' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3978]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3987]
INFO: [Synth 8-256] done synthesizing module 'D2_81184' (50#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3978]
INFO: [Synth 8-638] synthesizing module 'D4_81252' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4028]
INFO: [Synth 8-226] default block is never used [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4037]
INFO: [Synth 8-256] done synthesizing module 'D4_81252' (51#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4028]
INFO: [Synth 8-256] done synthesizing module 'codeBlock80956' (52#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4080]
INFO: [Synth 8-256] done synthesizing module 'DirSum_81254' (53#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3934]
INFO: [Synth 8-638] synthesizing module 'codeBlock81257' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4227]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized49' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized49' (53#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-256] done synthesizing module 'codeBlock81257' (54#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4227]
INFO: [Synth 8-638] synthesizing module 'rc81339' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4300]
INFO: [Synth 8-638] synthesizing module 'perm81337' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4414]
	Parameter width bound to: 16 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter addrbits bound to: 5 - type: integer 
	Parameter muxbits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized50' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized50' (54#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized51' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized51' (54#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'nextReg__parameterized4' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
	Parameter depth bound to: 32 - type: integer 
	Parameter logDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nextReg__parameterized4' (54#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:982]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized52' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized52' (54#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized53' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 31 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized53' (54#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized54' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 3 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized54' (54#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-638] synthesizing module 'shiftRegFIFO__parameterized55' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
	Parameter depth bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftRegFIFO__parameterized55' (54#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:962]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4556]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4594]
INFO: [Synth 8-638] synthesizing module 'swNet81337' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4339]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'swNet81337' (55#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4339]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4634]
INFO: [Synth 8-155] case statement is not full and has no default [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4672]
INFO: [Synth 8-256] done synthesizing module 'perm81337' (56#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4414]
INFO: [Synth 8-256] done synthesizing module 'rc81339' (57#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4300]
INFO: [Synth 8-256] done synthesizing module 'dft_top' (58#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:229]
INFO: [Synth 8-638] synthesizing module 'fifo_buffer__parameterized1' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v:2]
	Parameter stack_width bound to: 32 - type: integer 
	Parameter stack_height bound to: 32 - type: integer 
	Parameter AE_level bound to: 1 - type: integer 
	Parameter AF_level bound to: 30 - type: integer 
	Parameter HF_level bound to: 16 - type: integer 
	Parameter stack_ptr_width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_buffer__parameterized1' (58#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fifo_buffer.v:2]
INFO: [Synth 8-256] done synthesizing module 'fft_wrapper' (59#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/fft_wrapper.v:1]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (60#1) [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/myip_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1102.691 ; gain = 258.477 ; free physical = 22043 ; free virtual = 58569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1102.691 ; gain = 258.477 ; free physical = 22042 ; free virtual = 58568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.691 ; gain = 266.477 ; free physical = 22042 ; free virtual = 58568
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'myip_v1_0_M01_AXI'
INFO: [Synth 8-5544] ROM "compare_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inFlip00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip0_z0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outFlip10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inFlip00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip0_z0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outFlip10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'fft_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               GET_TRANS |                               01 |                              100
               INIT_READ |                               10 |                              010
              INIT_WRITE |                               11 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'myip_v1_0_M01_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 FILL_IN |                            00010 |                              001
                 COMPUTE |                            00100 |                              010
                FILL_OUT |                            01000 |                              011
               FLUSH_OUT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'fft_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1257.043 ; gain = 412.828 ; free physical = 21867 ; free virtual = 58408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 17    
	   3 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 39    
	               16 Bit    Registers := 76    
	                8 Bit    Registers := 228   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 432   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	  32 Input     32 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 12    
	   3 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 154   
	   4 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 22    
	  32 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_v1_0_S00_AXI_LITE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	  32 Input     32 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 5     
Module myip_v1_0_M00_AXI_LITE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
Module fifo_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	              272 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module myip_v1_0_M01_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
Module fifo_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module shiftRegFIFO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module shiftRegFIFO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module nextReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module swNet79716 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm79716 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module addfxp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module subfxp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module codeBlock79720 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module shiftRegFIFO__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shiftRegFIFO__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module swNet79800 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module perm79800 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D18_79973 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module D20_79981 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module multfix 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module codeBlock79805 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                1 Bit    Registers := 2     
Module DirSum_79983 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shiftRegFIFO__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock79986 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module shiftRegFIFO__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module shiftRegFIFO__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module swNet80066 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm80066 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module shiftRegFIFO__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D14_80243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module D16_80255 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module codeBlock80071 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_80257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock80260 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module shiftRegFIFO__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftRegFIFO__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftRegFIFO__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module shiftRegFIFO__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftRegFIFO__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
Module shiftRegFIFO__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module swNet80340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm80340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D10_80525 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module D12_80545 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module codeBlock80345 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_80547 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock80550 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memMod_dist__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module nextReg__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module shiftRegFIFO__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module shiftRegFIFO__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module memMod_dist__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memMod_dist__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module swNet80630 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm80630 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D6_80831 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module D8_80867 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module codeBlock80635 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_80869 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock80872 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module swNet80952 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm80952 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module D2_81184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module D4_81252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module codeBlock80956 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirSum_81254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module codeBlock81257 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module nextReg__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shiftRegFIFO__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegFIFO__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module shiftRegFIFO__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module shiftRegFIFO__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module swNet81337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module perm81337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
	  32 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module fifo_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module fft_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1257.047 ; gain = 412.832 ; free physical = 21867 ; free virtual = 58409
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[0][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[0][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[1][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[1][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[0][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[1][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[2][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[3][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[4][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[5][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[0][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[1][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[2][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[3][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[4][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[5][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[6][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[7][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[8][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[9][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[0][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[1][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[2][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[3][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[4][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[5][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[6][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[7][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[8][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[9][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[10][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[10][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[11][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[11][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[12][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[12][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[13][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[13][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[14][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[14][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[15][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[16][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[17][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[0][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[1][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[2][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[3][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[4][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[5][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[6][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[7][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[8][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[9][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[10][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[10][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[11][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[11][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[12][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[12][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[13][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[13][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[14][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[14][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[15][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[16][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[17][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[18][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[18][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[19][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[19][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[20][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[20][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[21][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[21][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[22][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[22][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[23][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[23][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[24][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[24][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[25][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[25][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[26][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[26][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[27][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[27][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[28][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[28][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[29][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[29][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82551/mem_reg[30][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[30][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82554/mem_reg[0][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82509/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82554/mem_reg[1][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82509/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage17/instPerm82526/shiftFIFO_82554/mem_reg[2][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82509/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[1][0:0]' into 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[2][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[2][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[3][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[4][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[5][0:0]' into 'dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[6][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[7][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[8][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[9][0:0]' into 'dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[10][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[10][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[11][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[11][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[12][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[12][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[13][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[13][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[14][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[14][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[15][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[0][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[16][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[1][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[17][0:0]' into 'dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[2][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[18][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[18][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[19][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[19][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[20][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[20][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[21][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[21][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[22][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[22][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[23][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[23][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[24][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[24][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[25][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[25][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[26][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[26][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Synth 8-4471] merging register 'dft_top_inst/stage0/instPerm82284/shiftFIFO_82309/mem_reg[27][0:0]' into 'dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[27][0:0]' [/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:972]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1281.066 ; gain = 436.852 ; free physical = 21815 ; free virtual = 58362
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1281.066 ; gain = 436.852 ; free physical = 21815 ; free virtual = 58362

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|swNet79716  | rom        | 32x1          | LUT            | 
|perm79716   | rom__1     | 64x5          | LUT            | 
|perm79716   | rom__2     | 64x5          | LUT            | 
|perm79716   | rom__3     | 64x5          | LUT            | 
|perm79716   | rom__4     | 64x5          | LUT            | 
|perm79800   | rom__5     | 4x1           | LUT            | 
|perm79800   | rom__6     | 4x1           | LUT            | 
|perm79800   | rom__7     | 4x1           | LUT            | 
|perm79800   | rom__8     | 4x1           | LUT            | 
|D20_79981   | rom__9     | 2x8           | LUT            | 
|swNet80066  | rom__10    | 4x1           | LUT            | 
|perm80066   | rom__11    | 8x2           | LUT            | 
|perm80066   | rom__12    | 8x2           | LUT            | 
|perm80066   | rom__13    | 8x2           | LUT            | 
|perm80066   | rom__14    | 8x2           | LUT            | 
|D14_80243   | rom__15    | 4x8           | LUT            | 
|D16_80255   | rom__16    | 4x8           | LUT            | 
|swNet80340  | rom__17    | 8x1           | LUT            | 
|perm80340   | rom__18    | 16x3          | LUT            | 
|perm80340   | rom__19    | 16x3          | LUT            | 
|perm80340   | rom__20    | 16x3          | LUT            | 
|perm80340   | rom__21    | 16x3          | LUT            | 
|D10_80525   | rom__22    | 8x8           | LUT            | 
|D12_80545   | rom__23    | 8x8           | LUT            | 
|swNet80630  | rom__24    | 16x1          | LUT            | 
|perm80630   | rom__25    | 32x4          | LUT            | 
|perm80630   | rom__26    | 32x4          | LUT            | 
|perm80630   | rom__27    | 32x4          | LUT            | 
|perm80630   | rom__28    | 32x4          | LUT            | 
|D6_80831    | rom__29    | 16x8          | LUT            | 
|D8_80867    | rom__30    | 16x8          | LUT            | 
|swNet80952  | rom__31    | 32x1          | LUT            | 
|perm80952   | rom__32    | 64x5          | LUT            | 
|perm80952   | rom__33    | 64x5          | LUT            | 
|perm80952   | rom__34    | 64x5          | LUT            | 
|perm80952   | rom__35    | 64x5          | LUT            | 
|D2_81184    | rom__36    | 32x8          | LUT            | 
|D4_81252    | rom__37    | 32x8          | LUT            | 
|swNet81337  | rom__38    | 32x1          | LUT            | 
|perm81337   | rom__39    | 64x5          | LUT            | 
|perm81337   | rom__40    | 64x5          | LUT            | 
|perm81337   | rom__41    | 64x5          | LUT            | 
|perm81337   | rom__42    | 64x5          | LUT            | 
|fft_wrapper | rom        | 64x5          | LUT            | 
|fft_wrapper | rom__43    | 32x1          | LUT            | 
|fft_wrapper | rom__44    | 64x5          | LUT            | 
|fft_wrapper | rom__45    | 64x5          | LUT            | 
|fft_wrapper | rom__46    | 32x1          | LUT            | 
|fft_wrapper | rom__47    | 64x5          | LUT            | 
|fft_wrapper | rom__48    | 32x4          | LUT            | 
|fft_wrapper | rom__49    | 16x1          | LUT            | 
|fft_wrapper | rom__50    | 32x4          | LUT            | 
|fft_wrapper | rom__51    | 16x3          | LUT            | 
|fft_wrapper | rom__53    | 16x3          | LUT            | 
|fft_wrapper | rom__54    | 8x2           | LUT            | 
|fft_wrapper | rom__55    | 4x1           | LUT            | 
|fft_wrapper | rom__56    | 8x2           | LUT            | 
|fft_wrapper | rom__57    | 4x1           | LUT            | 
|fft_wrapper | rom__58    | 4x1           | LUT            | 
|fft_wrapper | rom__59    | 64x5          | LUT            | 
|fft_wrapper | rom__60    | 32x1          | LUT            | 
|fft_wrapper | rom__61    | 64x5          | LUT            | 
|fft_wrapper | rom__62    | 64x5          | LUT            | 
|fft_wrapper | rom__63    | 64x5          | LUT            | 
|fft_wrapper | rom__64    | 4x1           | LUT            | 
|fft_wrapper | rom__65    | 2x8           | LUT            | 
|fft_wrapper | rom__66    | 4x1           | LUT            | 
|fft_wrapper | rom__67    | 8x2           | LUT            | 
|fft_wrapper | rom__68    | 4x8           | LUT            | 
|fft_wrapper | rom__69    | 4x8           | LUT            | 
|fft_wrapper | rom__70    | 8x2           | LUT            | 
|fft_wrapper | rom__71    | 16x3          | LUT            | 
|fft_wrapper | rom__72    | 8x8           | LUT            | 
|fft_wrapper | rom__73    | 8x8           | LUT            | 
|fft_wrapper | rom__74    | 16x3          | LUT            | 
|fft_wrapper | rom__75    | 32x4          | LUT            | 
|fft_wrapper | rom__76    | 16x8          | LUT            | 
|fft_wrapper | rom__77    | 16x8          | LUT            | 
|fft_wrapper | rom__78    | 32x4          | LUT            | 
|fft_wrapper | rom__79    | 64x5          | LUT            | 
|fft_wrapper | rom__80    | 32x8          | LUT            | 
|fft_wrapper | rom__81    | 32x8          | LUT            | 
|fft_wrapper | rom__82    | 64x5          | LUT            | 
|fft_wrapper | rom__83    | 64x5          | LUT            | 
|fft_wrapper | rom__84    | 64x5          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM:
+------------+--------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name               | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------+
|myip_v1_0   | in_fifo/stack_reg  | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | myip_v1_0/fft_wrapper/extram__6 | 
|myip_v1_0   | out_fifo/stack_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | myip_v1_0/fft_wrapper/extram__8 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+------------+---------------------------------------------------+----------------+----------------------+--------------+--------------------------------+
|Module Name | RTL Object                                        | Inference      | Size (Depth x Width) | Primitives   | Hierarchical Name              | 
+------------+---------------------------------------------------+----------------+----------------------+--------------+--------------------------------+
|myip_v1_0   | myip_v1_0_M01_AXI_inst/desc_fifo/stack_reg        | Implied        | 8 x 34               | RAM32M x 6   | myip_v1_0/ram__57              | 
|myip_v1_0   | dft_top_inst/stage0/instPerm82284/s1mem0/mem_reg  | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__59  | 
|myip_v1_0   | dft_top_inst/stage0/instPerm82284/s1mem1/mem_reg  | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__61  | 
|myip_v1_0   | dft_top_inst/stage0/instPerm82284/s2mem1/mem_reg  | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__63  | 
|myip_v1_0   | dft_top_inst/stage0/instPerm82284/s2mem0/mem_reg  | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__65  | 
|myip_v1_0   | dft_top_inst/stage2/instPerm82325/s1mem0/mem_reg  | User Attribute | 4 x 16               | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__67  | 
|myip_v1_0   | dft_top_inst/stage2/instPerm82325/s1mem1/mem_reg  | User Attribute | 4 x 16               | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__69  | 
|myip_v1_0   | dft_top_inst/stage2/instPerm82325/s2mem1/mem_reg  | User Attribute | 4 x 16               | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__71  | 
|myip_v1_0   | dft_top_inst/stage2/instPerm82325/s2mem0/mem_reg  | User Attribute | 4 x 16               | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__73  | 
|myip_v1_0   | dft_top_inst/stage5/instPerm82362/s1mem0/mem_reg  | User Attribute | 8 x 16               | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__75  | 
|myip_v1_0   | dft_top_inst/stage5/instPerm82362/s1mem1/mem_reg  | User Attribute | 8 x 16               | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__77  | 
|myip_v1_0   | dft_top_inst/stage5/instPerm82362/s2mem1/mem_reg  | User Attribute | 8 x 16               | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__79  | 
|myip_v1_0   | dft_top_inst/stage5/instPerm82362/s2mem0/mem_reg  | User Attribute | 8 x 16               | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__81  | 
|myip_v1_0   | dft_top_inst/stage8/instPerm82399/s1mem0/mem_reg  | User Attribute | 16 x 16              | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__83  | 
|myip_v1_0   | dft_top_inst/stage8/instPerm82399/s1mem1/mem_reg  | User Attribute | 16 x 16              | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__85  | 
|myip_v1_0   | dft_top_inst/stage8/instPerm82399/s2mem1/mem_reg  | User Attribute | 16 x 16              | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__87  | 
|myip_v1_0   | dft_top_inst/stage8/instPerm82399/s2mem0/mem_reg  | User Attribute | 16 x 16              | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__89  | 
|myip_v1_0   | dft_top_inst/stage11/instPerm82436/s1mem0/mem_reg | User Attribute | 32 x 16              | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__91  | 
|myip_v1_0   | dft_top_inst/stage11/instPerm82436/s1mem1/mem_reg | User Attribute | 32 x 16              | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__93  | 
|myip_v1_0   | dft_top_inst/stage11/instPerm82436/s2mem1/mem_reg | User Attribute | 32 x 16              | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__95  | 
|myip_v1_0   | dft_top_inst/stage11/instPerm82436/s2mem0/mem_reg | User Attribute | 32 x 16              | RAM32M x 3   | myip_v1_0/fft_wrapper/ram__97  | 
|myip_v1_0   | dft_top_inst/stage14/instPerm82481/s1mem0/mem_reg | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__99  | 
|myip_v1_0   | dft_top_inst/stage14/instPerm82481/s1mem1/mem_reg | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__101 | 
|myip_v1_0   | dft_top_inst/stage14/instPerm82481/s2mem1/mem_reg | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__103 | 
|myip_v1_0   | dft_top_inst/stage14/instPerm82481/s2mem0/mem_reg | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__105 | 
|myip_v1_0   | dft_top_inst/stage17/instPerm82526/s1mem1/mem_reg | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__107 | 
|myip_v1_0   | dft_top_inst/stage17/instPerm82526/s1mem0/mem_reg | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__109 | 
|myip_v1_0   | dft_top_inst/stage17/instPerm82526/s2mem0/mem_reg | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__111 | 
|myip_v1_0   | dft_top_inst/stage17/instPerm82526/s2mem1/mem_reg | User Attribute | 64 x 16              | RAM64M x 6   | myip_v1_0/fft_wrapper/ram__113 | 
+------------+---------------------------------------------------+----------------+----------------------+--------------+--------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out3_reg[7] )
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[0] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[1] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[4] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out3_reg[5] )
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[2] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[3] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[3] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[4] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out3_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[0] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[1] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[2] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[3] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[3] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[4] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out2_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[0] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[1] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[2] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[3] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[3] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[4] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm40_reg[0] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm40_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm40_reg[1] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm40_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm39_reg[1] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm39_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm39_reg[2] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm39_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm39_reg[3] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm39_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm39_reg[4] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm39_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/m80192/q_reg[0][4]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/m80192/q_reg[0][1]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/m80192/q_reg[0][0]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/m80192/q_reg[0][1]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[3] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[6] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out3_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[3] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[6] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out2_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[1] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[3] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[6] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/tm48_reg[1] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/tm48_reg[4] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/tm48_reg[3] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/tm48_reg[5] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/tm48_reg[6] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/tm48_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/m80466/q_reg[0][7]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/m80466/q_reg[0][6]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/m80466/q_reg[0][5]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/m80466/q_reg[0][3]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/m80466/q_reg[0][4]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage9/codeBlockIsnt82429/m80466/q_reg[0][1]__0 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage2/instPerm82325/shiftFIFO_82346/mem_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/instD8inst0_80867/out3_reg[7] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/instD8inst0_80867/out3_reg[6] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/instD8inst0_80867/out2_reg[7] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/instD8inst0_80867/out2_reg[6] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/instD8inst0_80867/out_reg[7] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/instD8inst0_80867/out_reg[6] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/tm56_reg[7] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/tm56_reg[6] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/m80756/q_reg[0][6]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage12/codeBlockIsnt82474/m80756/q_reg[0][7]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/instD4inst0_81252/out3_reg[7] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/instD4inst0_81252/out3_reg[6] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/instD4inst0_81252/out2_reg[7] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/instD4inst0_81252/out2_reg[6] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/instD4inst0_81252/out_reg[7] ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/instD4inst0_81252/out_reg[6] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/tm64_reg[7] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/tm64_reg[6] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/m81077/q_reg[0][6]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage15/codeBlockIsnt82519/m81077/q_reg[0][7]__0 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_v1_0_M00_AXI_LITE_inst/start_single_write_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_v1_0_M01_AXI_inst/compare_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\myip_v1_0_M00_AXI_LITE_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\myip_v1_0_M00_AXI_LITE_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[3] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[4] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[4] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[5] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[5] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[6] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[6] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[7] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[7] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[8] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[8] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[9] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[9] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[10] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[10] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[11] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[11] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[12] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[12] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[13] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[13] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[14] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[14] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[15] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[15] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[16] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[16] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[17] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[17] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[18] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[18] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[19] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[19] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[20] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[20] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[21] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[21] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[22] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[22] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[23] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[23] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[24] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[24] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[26] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[25] ' (FDSE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[27] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[26] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[28] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[27] ' (FDSE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[29] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[28] ' (FDRE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[30] '
INFO: [Synth 8-3886] merging instance '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[29] ' (FDSE) to '\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'myip_v1_0_S00_AXI_LITE_inst/\axi_rresp_reg[0] ' (FDRE) to 'myip_v1_0_S00_AXI_LITE_inst/\axi_rresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myip_v1_0_S00_AXI_LITE_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'myip_v1_0_S00_AXI_LITE_inst/\axi_bresp_reg[0] ' (FDRE) to 'myip_v1_0_S00_AXI_LITE_inst/\axi_bresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myip_v1_0_S00_AXI_LITE_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage2/instPerm82325/shiftFIFO_82349/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[7] )
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm32_reg[0] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm32_reg[1] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm32_reg[2] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm32_reg[3] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm32_reg[4] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm32_reg[5] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[0] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[1] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[2] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[3] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[4] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[5] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][5]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][4]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][4]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][3]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][3]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][2]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][2]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][1]__0 '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][0]__0 ' (FD) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][1]__0 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[5] )
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm40_reg[2] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm40_reg[3] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Synth 8-3886] merging instance 'fft_wrapper_inst/\dft_top_inst/stage6/codeBlockIsnt82392/tm40_reg[5] ' (FDR) to 'fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/tm31_reg[7] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage5/instPerm82362/shiftFIFO_82383/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage3/codeBlockIsnt82355/m79926/q_reg[0][1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage5/instPerm82362/shiftFIFO_82386/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage8/instPerm82399/shiftFIFO_82420/mem_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage8/instPerm82399/shiftFIFO_82423/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage11/instPerm82436/shiftFIFO_82461/mem_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage11/instPerm82436/shiftFIFO_82464/mem_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[18][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[20][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[21][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[22][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[23][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[24][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[25][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[26][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[27][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[28][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82506/mem_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82509/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82509/mem_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_wrapper_inst/\dft_top_inst/stage14/instPerm82481/shiftFIFO_82509/mem_reg[2][0] )
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[1] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_awaddr_reg[0] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_bresp_reg[1] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_bresp_reg[0] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[1] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_araddr_reg[0] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_rresp_reg[1] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\axi_rresp_reg[0] ) is unused and will be removed from module myip_v1_0_S00_AXI_LITE.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/start_single_write_reg ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awvalid_reg ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[2] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[3] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[4] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[5] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[6] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[7] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[8] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[9] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[10] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[11] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[12] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[13] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[14] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[15] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[16] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[17] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[18] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[19] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[20] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[21] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[22] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[23] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[24] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[25] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[26] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[27] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[28] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[29] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[30] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_awaddr_reg[31] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wvalid_reg ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/write_index_reg[2] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/write_index_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/write_index_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[31] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[30] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[29] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[28] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[27] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[26] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[25] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[24] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[23] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[22] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[21] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[20] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[19] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[18] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[17] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[16] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[15] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[14] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[13] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[12] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[11] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[10] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[9] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[8] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[7] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[6] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[5] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[4] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[3] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[2] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_wdata_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_araddr_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M00_AXI_LITE_inst/axi_araddr_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[0] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[1] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[2] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[3] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[4] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[5] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[6] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[7] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[8] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[9] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[10] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[11] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[12] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[13] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[14] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[15] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[16] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[17] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[18] ) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\myip_v1_0_M01_AXI_inst/expected_rdata_reg[19] ) is unused and will be removed from module myip_v1_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1315.984 ; gain = 471.770 ; free physical = 21526 ; free virtual = 58074
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1315.984 ; gain = 471.770 ; free physical = 21526 ; free virtual = 58074

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1315.984 ; gain = 471.770 ; free physical = 21526 ; free virtual = 58074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \fft_wrapper_inst/in_fifo/stack_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \fft_wrapper_inst/out_fifo/stack_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21513 ; free virtual = 58061
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21513 ; free virtual = 58061

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21513 ; free virtual = 58061
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21508 ; free virtual = 58056
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21507 ; free virtual = 58055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21505 ; free virtual = 58053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21505 ; free virtual = 58053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21504 ; free virtual = 58052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21503 ; free virtual = 58051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/shiftFIFO_82302/mem_reg[3][0]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/shiftFIFO_82317/mem_reg[2][4]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage2/instPerm82325/shiftFIFO_82342/mem_reg[1][0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage2/instPerm82325/shiftFIFO_82354/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage3/codeBlockIsnt82355/shiftFIFO_82358/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage5/instPerm82362/shiftFIFO_82377/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage5/instPerm82362/shiftFIFO_82379/mem_reg[3][0]       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage5/instPerm82362/shiftFIFO_82391/mem_reg[2][1]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage6/codeBlockIsnt82392/shiftFIFO_82395/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage8/instPerm82399/shiftFIFO_82414/mem_reg[6][0]       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage8/instPerm82399/shiftFIFO_82416/mem_reg[7][0]       | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage8/instPerm82399/shiftFIFO_82428/mem_reg[2][2]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage9/codeBlockIsnt82429/shiftFIFO_82432/mem_reg[6][0]  | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/shiftFIFO_82454/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/shiftFIFO_82469/mem_reg[2][3]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage12/codeBlockIsnt82474/shiftFIFO_82477/mem_reg[6][0] | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/shiftFIFO_82499/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/shiftFIFO_82514/mem_reg[2][4]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage15/codeBlockIsnt82519/shiftFIFO_82522/mem_reg[6][0] | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/shiftFIFO_82544/mem_reg[3][0]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/shiftFIFO_82559/mem_reg[2][4]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/shiftFIFO_82531/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/shiftFIFO_82486/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/writeIntReg/mem_reg[3][0]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/shiftFIFO_82441/mem_reg[2][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage8/instPerm82399/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage8/instPerm82399/shiftFIFO_82404/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage5/instPerm82362/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage5/instPerm82362/shiftFIFO_82367/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage2/instPerm82325/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage2/instPerm82325/shiftFIFO_82330/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/writeIntReg/mem_reg[3][0]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/shiftFIFO_82289/mem_reg[2][0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage3/codeBlockIsnt82355/tm143_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage3/codeBlockIsnt82355/instD18inst0_79973/out_reg[6]  | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage3/codeBlockIsnt82355/tm139_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage3/codeBlockIsnt82355/instD20inst0_79981/out_reg[6]  | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage4/X1_reg[7]                                         | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage4/X0_reg[7]                                         | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage6/codeBlockIsnt82392/tm173_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage6/codeBlockIsnt82392/instD14inst0_80243/out_reg[7]  | 3      | 3     | NO           | NO                 | NO                | 3      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage6/codeBlockIsnt82392/tm169_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage6/codeBlockIsnt82392/instD16inst0_80255/out_reg[6]  | 3      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage7/X1_reg[7]                                         | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage7/X0_reg[7]                                         | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage9/codeBlockIsnt82429/tm203_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage9/codeBlockIsnt82429/instD10inst0_80525/out_reg[7]  | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage9/codeBlockIsnt82429/tm199_reg[7]                   | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage9/codeBlockIsnt82429/instD12inst0_80545/out_reg[7]  | 3      | 5     | NO           | NO                 | NO                | 5      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage10/X1_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage10/X0_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage12/codeBlockIsnt82474/tm233_reg[7]                  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage12/codeBlockIsnt82474/instD6inst0_80831/out_reg[7]  | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage12/codeBlockIsnt82474/tm229_reg[7]                  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage12/codeBlockIsnt82474/instD8inst0_80867/out_reg[6]  | 3      | 7     | NO           | NO                 | NO                | 7      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage13/X1_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage13/X0_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage15/codeBlockIsnt82519/tm263_reg[7]                  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage15/codeBlockIsnt82519/instD2inst0_81184/out_reg[7]  | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage15/codeBlockIsnt82519/tm259_reg[7]                  | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage15/codeBlockIsnt82519/instD4inst0_81252/out_reg[6]  | 3      | 7     | NO           | NO                 | NO                | 7      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage16/X1_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage16/X0_reg[7]                                        | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage0/instPerm82284/s2wr0_reg[0]                        | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage5/instPerm82362/s2wr0_reg[0]                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage8/instPerm82399/s2wr0_reg[0]                        | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage11/instPerm82436/s2wr0_reg[0]                       | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage14/instPerm82481/s2wr0_reg[0]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|myip_v1_0   | fft_wrapper_inst/dft_top_inst/stage17/instPerm82526/s2wr0_reg[0]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   327|
|3     |LUT1     |   107|
|4     |LUT2     |   726|
|5     |LUT3     |   573|
|6     |LUT4     |   595|
|7     |LUT5     |   296|
|8     |LUT6     |   685|
|9     |MUXF7    |   128|
|10    |RAM32M   |    54|
|11    |RAM64M   |    72|
|12    |RAMB18E1 |     2|
|13    |SRL16E   |   263|
|14    |FDRE     |  3581|
|15    |FDSE     |     1|
|16    |IBUF     |   134|
|17    |OBUF     |   320|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------+------------------------------+------+
|      |Instance                      |Module                        |Cells |
+------+------------------------------+------------------------------+------+
|1     |top                           |                              |  7867|
|2     |  fft_wrapper_inst            |fft_wrapper                   |  5188|
|3     |    dft_top_inst              |dft_top                       |  4832|
|4     |      stage0                  |rc79718                       |   292|
|5     |        instPerm82284         |perm79716                     |   292|
|6     |          nextReg_82301       |nextReg_66                    |    16|
|7     |          nextReg_82305       |nextReg__parameterized0       |    19|
|8     |          s1mem0              |memMod_dist_67                |    22|
|9     |          s1mem1              |memMod_dist_68                |    22|
|10    |          s2mem0              |memMod_dist_69                |    22|
|11    |          s2mem1              |memMod_dist_70                |    22|
|12    |          shiftFIFO_82289     |shiftRegFIFO_71               |     2|
|13    |          shiftFIFO_82290     |shiftRegFIFO__parameterized0  |     1|
|14    |          shiftFIFO_82302     |shiftRegFIFO__parameterized1  |     3|
|15    |          shiftFIFO_82306     |shiftRegFIFO__parameterized2  |     1|
|16    |          shiftFIFO_82317     |shiftRegFIFO__parameterized4  |     7|
|17    |          sw                  |swNet79716                    |    99|
|18    |          writeIntReg         |shiftRegFIFO__parameterized5  |     2|
|19    |      stage1                  |codeBlock79720                |   107|
|20    |        add79732              |addfxp_62                     |    18|
|21    |        add79747              |addfxp_63                     |    18|
|22    |        shiftFIFO_82324       |shiftRegFIFO__parameterized6  |     2|
|23    |        sub79762              |subfxp_64                     |    18|
|24    |        sub79777              |subfxp_65                     |    18|
|25    |      stage10                 |codeBlock80550                |   108|
|26    |        add80562              |addfxp_58                     |    18|
|27    |        add80577              |addfxp_59                     |    18|
|28    |        shiftFIFO_82435       |shiftRegFIFO__parameterized33 |     3|
|29    |        sub80592              |subfxp_60                     |    18|
|30    |        sub80607              |subfxp_61                     |    18|
|31    |      stage11                 |rc80632                       |   268|
|32    |        instPerm82436         |perm80630                     |   268|
|33    |          nextReg_82453       |nextReg__parameterized1       |    13|
|34    |          nextReg_82457       |nextReg__parameterized2       |    17|
|35    |          s1mem0              |memMod_dist__parameterized12  |    19|
|36    |          s1mem1              |memMod_dist__parameterized13  |    19|
|37    |          s2mem0              |memMod_dist__parameterized14  |    19|
|38    |          s2mem1              |memMod_dist__parameterized15  |    19|
|39    |          shiftFIFO_82441     |shiftRegFIFO_57               |     2|
|40    |          shiftFIFO_82442     |shiftRegFIFO__parameterized34 |     1|
|41    |          shiftFIFO_82454     |shiftRegFIFO__parameterized35 |     3|
|42    |          shiftFIFO_82458     |shiftRegFIFO__parameterized36 |     2|
|43    |          shiftFIFO_82469     |shiftRegFIFO__parameterized38 |     6|
|44    |          sw                  |swNet80630                    |    99|
|45    |          writeIntReg         |shiftRegFIFO__parameterized39 |     2|
|46    |      stage12                 |DirSum_80869                  |   552|
|47    |        codeBlockIsnt82474    |codeBlock80635                |   544|
|48    |          add80792            |addfxp_51                     |    18|
|49    |          instD6inst0_80831   |D6_80831                      |    16|
|50    |          instD8inst0_80867   |D8_80867                      |    14|
|51    |          m80734              |multfix_52                    |    51|
|52    |          m80756              |multfix_53                    |    60|
|53    |          m80774              |multfix_54                    |    43|
|54    |          m80785              |multfix_55                    |    43|
|55    |          shiftFIFO_82477     |shiftRegFIFO__parameterized40 |     1|
|56    |          sub80763            |subfxp_56                     |    10|
|57    |      stage13                 |codeBlock80872                |   108|
|58    |        add80884              |addfxp_47                     |    18|
|59    |        add80899              |addfxp_48                     |    18|
|60    |        shiftFIFO_82480       |shiftRegFIFO__parameterized41 |     3|
|61    |        sub80914              |subfxp_49                     |    18|
|62    |        sub80929              |subfxp_50                     |    18|
|63    |      stage14                 |rc80954                       |   294|
|64    |        instPerm82481         |perm80952                     |   294|
|65    |          nextReg_82498       |nextReg_41                    |    16|
|66    |          nextReg_82502       |nextReg__parameterized3       |    19|
|67    |          s1mem0              |memMod_dist_42                |    22|
|68    |          s1mem1              |memMod_dist_43                |    22|
|69    |          s2mem0              |memMod_dist_44                |    22|
|70    |          s2mem1              |memMod_dist_45                |    22|
|71    |          shiftFIFO_82486     |shiftRegFIFO_46               |     2|
|72    |          shiftFIFO_82487     |shiftRegFIFO__parameterized42 |     1|
|73    |          shiftFIFO_82499     |shiftRegFIFO__parameterized43 |     3|
|74    |          shiftFIFO_82503     |shiftRegFIFO__parameterized44 |     2|
|75    |          shiftFIFO_82514     |shiftRegFIFO__parameterized46 |     7|
|76    |          sw                  |swNet80952                    |    99|
|77    |          writeIntReg         |shiftRegFIFO__parameterized47 |     2|
|78    |      stage15                 |DirSum_81254                  |   556|
|79    |        codeBlockIsnt82519    |codeBlock80956                |   546|
|80    |          add81113            |addfxp_35                     |    18|
|81    |          instD2inst0_81184   |D2_81184                      |    16|
|82    |          instD4inst0_81252   |D4_81252                      |    14|
|83    |          m81055              |multfix_36                    |    51|
|84    |          m81077              |multfix_37                    |    60|
|85    |          m81095              |multfix_38                    |    43|
|86    |          m81106              |multfix_39                    |    43|
|87    |          shiftFIFO_82522     |shiftRegFIFO__parameterized48 |     1|
|88    |          sub81084            |subfxp_40                     |    10|
|89    |      stage16                 |codeBlock81257                |   108|
|90    |        add81269              |addfxp_31                     |    18|
|91    |        add81284              |addfxp_32                     |    18|
|92    |        shiftFIFO_82525       |shiftRegFIFO__parameterized49 |     3|
|93    |        sub81299              |subfxp_33                     |    18|
|94    |        sub81314              |subfxp_34                     |    18|
|95    |      stage17                 |rc81339                       |   294|
|96    |        instPerm82526         |perm81337                     |   294|
|97    |          nextReg_82543       |nextReg                       |    16|
|98    |          nextReg_82547       |nextReg__parameterized4       |    19|
|99    |          s1mem0              |memMod_dist                   |    22|
|100   |          s1mem1              |memMod_dist_27                |    22|
|101   |          s2mem0              |memMod_dist_28                |    22|
|102   |          s2mem1              |memMod_dist_29                |    22|
|103   |          shiftFIFO_82531     |shiftRegFIFO_30               |     2|
|104   |          shiftFIFO_82532     |shiftRegFIFO__parameterized50 |     1|
|105   |          shiftFIFO_82544     |shiftRegFIFO__parameterized51 |     3|
|106   |          shiftFIFO_82548     |shiftRegFIFO__parameterized52 |     2|
|107   |          shiftFIFO_82559     |shiftRegFIFO__parameterized54 |     7|
|108   |          sw                  |swNet81337                    |    99|
|109   |          writeIntReg         |shiftRegFIFO__parameterized55 |     2|
|110   |      stage2                  |rc79802                       |   210|
|111   |        instPerm82325         |perm79800                     |   210|
|112   |          s1mem0              |memMod_dist__parameterized0   |    19|
|113   |          s1mem1              |memMod_dist__parameterized1   |    19|
|114   |          s2mem0              |memMod_dist__parameterized2   |    19|
|115   |          s2mem1              |memMod_dist__parameterized3   |    19|
|116   |          shiftFIFO_82330     |shiftRegFIFO_25               |     2|
|117   |          shiftFIFO_82331     |shiftRegFIFO__parameterized7  |     1|
|118   |          shiftFIFO_82340     |shiftRegFIFO__parameterized8  |     3|
|119   |          shiftFIFO_82342     |shiftRegFIFO__parameterized10 |     5|
|120   |          shiftFIFO_82343     |shiftRegFIFO__parameterized11 |     2|
|121   |          shiftFIFO_82354     |shiftRegFIFO_26               |     3|
|122   |          sw                  |swNet79800                    |    99|
|123   |          writeIntReg         |shiftRegFIFO__parameterized13 |     2|
|124   |      stage3                  |DirSum_79983                  |   272|
|125   |        codeBlockIsnt82355    |codeBlock79805                |   271|
|126   |          add79962            |addfxp_19                     |    18|
|127   |          instD18inst0_79973  |D18_79973                     |     2|
|128   |          instD20inst0_79981  |D20_79981                     |     1|
|129   |          m79904              |multfix_20                    |    41|
|130   |          m79926              |multfix_21                    |    32|
|131   |          m79944              |multfix_22                    |    33|
|132   |          m79955              |multfix_23                    |    33|
|133   |          shiftFIFO_82358     |shiftRegFIFO__parameterized14 |     1|
|134   |          sub79933            |subfxp_24                     |    10|
|135   |      stage4                  |codeBlock79986                |   106|
|136   |        add79998              |addfxp_15                     |    18|
|137   |        add80013              |addfxp_16                     |    18|
|138   |        shiftFIFO_82361       |shiftRegFIFO__parameterized15 |     1|
|139   |        sub80028              |subfxp_17                     |    18|
|140   |        sub80043              |subfxp_18                     |    18|
|141   |      stage5                  |rc80068                       |   220|
|142   |        instPerm82362         |perm80066                     |   220|
|143   |          s1mem0              |memMod_dist__parameterized4   |    19|
|144   |          s1mem1              |memMod_dist__parameterized5   |    19|
|145   |          s2mem0              |memMod_dist__parameterized6   |    19|
|146   |          s2mem1              |memMod_dist__parameterized7   |    19|
|147   |          shiftFIFO_82367     |shiftRegFIFO_13               |     2|
|148   |          shiftFIFO_82368     |shiftRegFIFO__parameterized16 |     1|
|149   |          shiftFIFO_82377     |shiftRegFIFO_14               |     3|
|150   |          shiftFIFO_82379     |shiftRegFIFO__parameterized18 |     4|
|151   |          shiftFIFO_82380     |shiftRegFIFO__parameterized19 |     1|
|152   |          shiftFIFO_82391     |shiftRegFIFO__parameterized20 |     4|
|153   |          sw                  |swNet80066                    |    99|
|154   |          writeIntReg         |shiftRegFIFO__parameterized21 |     2|
|155   |      stage6                  |DirSum_80257                  |   467|
|156   |        codeBlockIsnt82392    |codeBlock80071                |   463|
|157   |          add80228            |addfxp_7                      |    18|
|158   |          instD14inst0_80243  |D14_80243                     |     6|
|159   |          instD16inst0_80255  |D16_80255                     |     3|
|160   |          m80170              |multfix_8                     |    51|
|161   |          m80192              |multfix_9                     |    44|
|162   |          m80210              |multfix_10                    |    45|
|163   |          m80221              |multfix_11                    |    43|
|164   |          shiftFIFO_82395     |shiftRegFIFO__parameterized22 |     1|
|165   |          sub80199            |subfxp_12                     |    10|
|166   |      stage7                  |codeBlock80260                |   106|
|167   |        add80272              |addfxp_3                      |    18|
|168   |        add80287              |addfxp_4                      |    18|
|169   |        shiftFIFO_82398       |shiftRegFIFO__parameterized23 |     1|
|170   |        sub80302              |subfxp_5                      |    18|
|171   |        sub80317              |subfxp_6                      |    18|
|172   |      stage8                  |rc80342                       |   229|
|173   |        instPerm82399         |perm80340                     |   229|
|174   |          s1mem0              |memMod_dist__parameterized8   |    19|
|175   |          s1mem1              |memMod_dist__parameterized9   |    19|
|176   |          s2mem0              |memMod_dist__parameterized10  |    19|
|177   |          s2mem1              |memMod_dist__parameterized11  |    19|
|178   |          shiftFIFO_82404     |shiftRegFIFO                  |     2|
|179   |          shiftFIFO_82405     |shiftRegFIFO__parameterized24 |     1|
|180   |          shiftFIFO_82414     |shiftRegFIFO__parameterized25 |     3|
|181   |          shiftFIFO_82416     |shiftRegFIFO__parameterized27 |     4|
|182   |          shiftFIFO_82417     |shiftRegFIFO__parameterized28 |     1|
|183   |          shiftFIFO_82428     |shiftRegFIFO__parameterized30 |     5|
|184   |          sw                  |swNet80340                    |    99|
|185   |          writeIntReg         |shiftRegFIFO__parameterized31 |     2|
|186   |      stage9                  |DirSum_80547                  |   535|
|187   |        codeBlockIsnt82429    |codeBlock80345                |   529|
|188   |          add80502            |addfxp                        |    18|
|189   |          instD10inst0_80525  |D10_80525                     |    16|
|190   |          instD12inst0_80545  |D12_80545                     |    10|
|191   |          m80444              |multfix                       |    51|
|192   |          m80466              |multfix_0                     |    58|
|193   |          m80484              |multfix_1                     |    43|
|194   |          m80495              |multfix_2                     |    43|
|195   |          shiftFIFO_82432     |shiftRegFIFO__parameterized32 |     1|
|196   |          sub80473            |subfxp                        |    10|
|197   |    in_fifo                   |fifo_buffer__parameterized0   |    51|
|198   |    out_fifo                  |fifo_buffer__parameterized1   |    42|
|199   |  myip_v1_0_M00_AXI_LITE_inst |myip_v1_0_M00_AXI_LITE        |   221|
|200   |  myip_v1_0_M01_AXI_inst      |myip_v1_0_M01_AXI             |   313|
|201   |    desc_fifo                 |fifo_buffer                   |   158|
|202   |  myip_v1_0_S00_AXI_LITE_inst |myip_v1_0_S00_AXI_LITE        |  1688|
+------+------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21503 ; free virtual = 58051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 622 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1319.672 ; gain = 353.363 ; free physical = 21503 ; free virtual = 58051
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1319.672 ; gain = 475.457 ; free physical = 21503 ; free virtual = 58051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 589 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 54 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances

INFO: [Common 17-83] Releasing license: Synthesis
667 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1394.684 ; gain = 479.133 ; free physical = 21373 ; free virtual = 57921
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1426.703 ; gain = 0.000 ; free physical = 21372 ; free virtual = 57921
INFO: [Common 17-206] Exiting Vivado at Thu Jun 23 17:34:43 2016...
