<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/thread_context.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">thread_context.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2thread__context_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012, 2016-2017 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vec__pred__reg_8hh.html">arch/generic/vec_pred_reg.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="quiesce__event_8hh.html">cpu/quiesce_event.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;debug/Context.hh&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;debug/Quiesce.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="kern_2kernel__stats_8hh.html">kern/kernel_stats.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;params/BaseCPU.hh&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classThreadContext.html#af9c305ae479c23249c1dc67d747bb8de">   59</a></span>&#160;<a class="code" href="classThreadContext.html#af9c305ae479c23249c1dc67d747bb8de">ThreadContext::compare</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespacePs2.html#ac3c4cf27aa3f8a138dbddd19696647fd">one</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *two)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Context, <span class="stringliteral">&quot;Comparing thread contexts\n&quot;</span>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// First loop through the integer registers.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">TheISA::NumIntRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a> = one-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a> = two-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <span class="keywordflow">if</span> (t1 != t2)</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Int reg idx %d doesn&#39;t match, one: %#x, two: %#x&quot;</span>,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                  <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, t1, t2);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// Then loop through the floating point registers.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">TheISA::NumFloatRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a> = one-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a> = two-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">if</span> (t1 != t2)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Float reg idx %d doesn&#39;t match, one: %#x, two: %#x&quot;</span>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                  <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, t1, t2);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// Then loop through the vector registers.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <a class="code" href="classRegId.html">RegId</a> rid(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>&amp; <a class="code" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a> = one-&gt;<a class="code" href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">readVecReg</a>(rid);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>&amp; <a class="code" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a> = two-&gt;<a class="code" href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">readVecReg</a>(rid);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">if</span> (t1 != t2)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Vec reg idx %d doesn&#39;t match, one: %#x, two: %#x&quot;</span>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                  <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, t1, t2);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// Then loop through the predicate registers.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">TheISA::NumVecPredRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="classRegId.html">RegId</a> rid(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>&amp; <a class="code" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a> = one-&gt;<a class="code" href="classThreadContext.html#af4e12c1fde902f7aa35626ce0c4b1300">readVecPredReg</a>(rid);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>&amp; <a class="code" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a> = two-&gt;<a class="code" href="classThreadContext.html#af4e12c1fde902f7aa35626ce0c4b1300">readVecPredReg</a>(rid);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <span class="keywordflow">if</span> (t1 != t2)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Pred reg idx %d doesn&#39;t match, one: %#x, two: %#x&quot;</span>,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                  <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, t1, t2);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">TheISA::NumMiscRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a> = one-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a> = two-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keywordflow">if</span> (t1 != t2)</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Misc reg idx %d doesn&#39;t match, one: %#x, two: %#x&quot;</span>,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                  <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, t1, t2);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// loop through the Condition Code registers.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">TheISA::NumCCRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">t1</a> = one-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">t2</a> = two-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">if</span> (t1 != t2)</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;CC reg idx %d doesn&#39;t match, one: %#x, two: %#x&quot;</span>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                  <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, t1, t2);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">if</span> (!(one-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>() == two-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>()))</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;PC state doesn&#39;t match.&quot;</span>);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordtype">int</span> id1 = one-&gt;<a class="code" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">cpuId</a>();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">int</span> id2 = two-&gt;<a class="code" href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">cpuId</a>();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">if</span> (id1 != id2)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;CPU ids don&#39;t match, one: %d, two: %d&quot;</span>, id1, id2);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> cid1 = one-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> cid2 = two-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>();</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">if</span> (cid1 != cid2)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Context ids don&#39;t match, one: %d, two: %d&quot;</span>, id1, id2);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classThreadContext.html#a2bbb03e00656317137cc2a329945e8e2">  133</a></span>&#160;<a class="code" href="classThreadContext.html#a2bbb03e00656317137cc2a329945e8e2">ThreadContext::quiesce</a>()</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;{</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;params()-&gt;do_quiesce)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Quiesce, <span class="stringliteral">&quot;%s: quiesce()\n&quot;</span>, <a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>());</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">suspend</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a>())</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <a class="code" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a>()-&gt;<a class="code" href="classKernel_1_1Statistics.html#a6035c339141351bfb566e66021c07d75">quiesce</a>();</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classThreadContext.html#adc1601832d84b9ca599f537728b85f1c">  147</a></span>&#160;<a class="code" href="classThreadContext.html#adc1601832d84b9ca599f537728b85f1c">ThreadContext::quiesceTick</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> resume)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu = <a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>();</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">if</span> (!cpu-&gt;<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>()-&gt;do_quiesce)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *quiesceEvent = <a class="code" href="classThreadContext.html#a35cd235abfbb3c62c8077b558d9cb02b">getQuiesceEvent</a>();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    cpu-&gt;<a class="code" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a>(quiesceEvent, resume, <span class="keyword">true</span>);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Quiesce, <span class="stringliteral">&quot;%s: quiesceTick until %lu\n&quot;</span>, cpu-&gt;<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>(), resume);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">suspend</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a>())</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <a class="code" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a>()-&gt;<a class="code" href="classKernel_1_1Statistics.html#a6035c339141351bfb566e66021c07d75">quiesce</a>();</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="cpu_2thread__context_8hh.html#ab10299a575f9a9cd4e1d8e88cb12376f">  166</a></span>&#160;<a class="code" href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a>(<span class="keyword">const</span> <a class="code" href="classThreadContext.html">ThreadContext</a> &amp;tc, <a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceTheISA.html">TheISA</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> floatRegs[<a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a>];</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        floatRegs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = tc.<a class="code" href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">readFloatRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">// This is a bit ugly, but needed to maintain backwards</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">// compatibility.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="circlebuf_8hh.html#a269823770f3313b721c736b6ff7d333e">arrayParamOut</a>(cp, <span class="stringliteral">&quot;floatRegs.i&quot;</span>, floatRegs, NumFloatRegs);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;TheISA::VecRegContainer&gt;</a> vecRegs(<a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">NumVecRegs</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">NumVecRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        vecRegs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = tc.<a class="code" href="classThreadContext.html#ac94929c2d43f8cc8154c7f476173a841">readVecRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="serialize_8hh.html#aa9b433de47f5fca2ffcccc32b2f75378">SERIALIZE_CONTAINER</a>(vecRegs);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;TheISA::VecPredRegContainer&gt;</a> vecPredRegs(<a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">NumVecPredRegs</a>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">NumVecPredRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        vecPredRegs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = tc.<a class="code" href="classThreadContext.html#afbeb1072a566d00c63e0cd5e9a99683e">readVecPredRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="serialize_8hh.html#aa9b433de47f5fca2ffcccc32b2f75378">SERIALIZE_CONTAINER</a>(vecPredRegs);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> intRegs[<a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a>];</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        intRegs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = tc.<a class="code" href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">readIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(intRegs, NumIntRegs);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ccRegs[<a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">NumCCRegs</a>];</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">NumCCRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        ccRegs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = tc.<a class="code" href="classThreadContext.html#aae512d6e0a11acb19d5593dd6b373516">readCCRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(ccRegs, NumCCRegs);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    tc.<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().serialize(cp);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// thread_num and cpu_id are deterministic from the config</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="cpu_2thread__context_8hh.html#a75b6add5a3eb4dbc9d77da3d534958bb">  207</a></span>&#160;<a class="code" href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> &amp;tc, <a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceTheISA.html">TheISA</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> floatRegs[<a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a>];</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// This is a bit ugly, but needed to maintain backwards</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// compatibility.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="circlebuf_8hh.html#ab5605b3b37f67bacd464d04cef2b1c90">arrayParamIn</a>(cp, <span class="stringliteral">&quot;floatRegs.i&quot;</span>, floatRegs, <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        tc.<a class="code" href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">setFloatRegFlat</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, floatRegs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;TheISA::VecRegContainer&gt;</a> vecRegs(<a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">NumVecRegs</a>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="serialize_8hh.html#a23bbbb96f265f0df8d4fec959421d1c0">UNSERIALIZE_CONTAINER</a>(vecRegs);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">NumVecRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        tc.<a class="code" href="classThreadContext.html#a31018b1d89fe7d666efc72f1897e1b5f">setVecRegFlat</a>(i, vecRegs[i]);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;TheISA::VecPredRegContainer&gt;</a> vecPredRegs(<a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">NumVecPredRegs</a>);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="serialize_8hh.html#a23bbbb96f265f0df8d4fec959421d1c0">UNSERIALIZE_CONTAINER</a>(vecPredRegs);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">NumVecPredRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        tc.<a class="code" href="classThreadContext.html#a829429e95144e73215beaee28de87da7">setVecPredRegFlat</a>(i, vecPredRegs[i]);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> intRegs[<a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a>];</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(intRegs, <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        tc.<a class="code" href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">setIntRegFlat</a>(i, intRegs[i]);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#ifdef ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> ccRegs[<a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">NumCCRegs</a>];</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(ccRegs, <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">NumCCRegs</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">NumCCRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        tc.<a class="code" href="classThreadContext.html#afaff644008a2e4d78eb0e459c3444032">setCCRegFlat</a>(i, ccRegs[i]);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    pcState.unserialize(cp);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    tc.<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pcState);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">// thread_num and cpu_id are deterministic from the config</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="cpu_2thread__context_8hh.html#a5f8808341daf3a8e3d0deb3852b1855f">  250</a></span>&#160;<a class="code" href="classThreadContext.html#a531027a24041b594f9fdaf7c1efa51a8">takeOverFrom</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> &amp;ntc, <a class="code" href="classThreadContext.html">ThreadContext</a> &amp;otc)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    assert(ntc.<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>() == otc.<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>());</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    ntc.<a class="code" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">setStatus</a>(otc.<a class="code" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a>());</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    ntc.<a class="code" href="classThreadContext.html#aaa0ead9942a9494268bd1794ac62b089">copyArchRegs</a>(&amp;otc);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    ntc.<a class="code" href="classThreadContext.html#ac801dc33552739ebf18204bd4ea1467d">setContextId</a>(otc.<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>());</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    ntc.<a class="code" href="classThreadContext.html#af39690a57e5702f0f1cf6fc7f83a2087">setThreadId</a>(otc.<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>());</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        assert(ntc.<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>() == otc.<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>());</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <a class="code" href="classBaseCPU.html">BaseCPU</a> *ncpu(ntc.<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>());</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        assert(ncpu);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *oqe(otc.<a class="code" href="classThreadContext.html#a35cd235abfbb3c62c8077b558d9cb02b">getQuiesceEvent</a>());</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        assert(oqe);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        assert(oqe-&gt;tc == &amp;otc);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <a class="code" href="classBaseCPU.html">BaseCPU</a> *ocpu(otc.<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>());</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        assert(ocpu);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *nqe(ntc.<a class="code" href="classThreadContext.html#a35cd235abfbb3c62c8077b558d9cb02b">getQuiesceEvent</a>());</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        assert(nqe);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        assert(nqe-&gt;tc == &amp;ntc);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="keywordflow">if</span> (oqe-&gt;scheduled()) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;            ncpu-&gt;schedule(nqe, oqe-&gt;when());</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            ocpu-&gt;deschedule(oqe);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    }</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    otc.<a class="code" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">setStatus</a>(<a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">ThreadContext::Halted</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classKernel_1_1Statistics_html_a6035c339141351bfb566e66021c07d75"><div class="ttname"><a href="classKernel_1_1Statistics.html#a6035c339141351bfb566e66021c07d75">Kernel::Statistics::quiesce</a></div><div class="ttdeci">void quiesce()</div><div class="ttdef"><b>Definition:</b> <a href="kern_2kernel__stats_8hh_source.html#l00060">kernel_stats.hh:60</a></div></div>
<div class="ttc" id="classThreadContext_html_a119dd28f703f77bafb74788f8110300c"><div class="ttname"><a href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr</a></div><div class="ttdeci">virtual System * getSystemPtr()=0</div></div>
<div class="ttc" id="trace_8cc_html_a166fa10b86d8faa127fb7c78191e3e60"><div class="ttname"><a href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a></div><div class="ttdeci">const std::string &amp; name()</div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00049">trace.cc:49</a></div></div>
<div class="ttc" id="namespaceTheISA_html"><div class="ttname"><a href="namespaceTheISA.html">TheISA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2decode__cache_8hh_source.html#l00039">decode_cache.hh:39</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9a91fdd4cf609b09e92f36103256fc99"><div class="ttname"><a href="namespaceArmISA.html#a9a91fdd4cf609b09e92f36103256fc99">ArmISA::t2</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; t2</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00230">miscregs_types.hh:230</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="classThreadContext_html_ae1a7096d3f9021f176603c0910b97baa"><div class="ttname"><a href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">ThreadContext::getKernelStats</a></div><div class="ttdeci">virtual ::Kernel::Statistics * getKernelStats()=0</div></div>
<div class="ttc" id="classThreadContext_html_a8219da21012da41fb8e3a6b4d746d55b"><div class="ttname"><a href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">ThreadContext::setStatus</a></div><div class="ttdeci">virtual void setStatus(Status new_status)=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac9cefba32ac336e881cfff4410b5e289"><div class="ttname"><a href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">AlphaISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00094">registers.hh:94</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classThreadContext_html_a578034e4f174170011007e9908ca666d"><div class="ttname"><a href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr</a></div><div class="ttdeci">virtual Process * getProcessPtr()=0</div></div>
<div class="ttc" id="classThreadContext_html_afbeb1072a566d00c63e0cd5e9a99683e"><div class="ttname"><a href="classThreadContext.html#afbeb1072a566d00c63e0cd5e9a99683e">ThreadContext::readVecPredRegFlat</a></div><div class="ttdeci">virtual const VecPredRegContainer &amp; readVecPredRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classThreadContext_html_a5f5b790ae209abd004a5b2b02c1bd855"><div class="ttname"><a href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg</a></div><div class="ttdeci">virtual RegVal readCCReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_af935878526ca20090367ac002e796e19"><div class="ttname"><a href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">AlphaISA::NumVecPredRegs</a></div><div class="ttdeci">const int NumVecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00097">registers.hh:97</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classEndQuiesceEvent_html"><div class="ttname"><a href="classEndQuiesceEvent.html">EndQuiesceEvent</a></div><div class="ttdoc">Event for timing out quiesce instruction. </div><div class="ttdef"><b>Definition:</b> <a href="quiesce__event_8hh_source.html#l00039">quiesce_event.hh:39</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classThreadContext_html_aec066752228fc452323648fb8f8a97d1"><div class="ttname"><a href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">ThreadContext::readVecReg</a></div><div class="ttdeci">virtual const VecRegContainer &amp; readVecReg(const RegId &amp;reg) const =0</div></div>
<div class="ttc" id="classThreadContext_html_a2bbb03e00656317137cc2a329945e8e2"><div class="ttname"><a href="classThreadContext.html#a2bbb03e00656317137cc2a329945e8e2">ThreadContext::quiesce</a></div><div class="ttdeci">void quiesce()</div><div class="ttdoc">Quiesce thread context. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00133">thread_context.cc:133</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a35cd235abfbb3c62c8077b558d9cb02b"><div class="ttname"><a href="classThreadContext.html#a35cd235abfbb3c62c8077b558d9cb02b">ThreadContext::getQuiesceEvent</a></div><div class="ttdeci">virtual EndQuiesceEvent * getQuiesceEvent()=0</div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a></div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00063">reg_class.hh:63</a></div></div>
<div class="ttc" id="classThreadContext_html_ac801dc33552739ebf18204bd4ea1467d"><div class="ttname"><a href="classThreadContext.html#ac801dc33552739ebf18204bd4ea1467d">ThreadContext::setContextId</a></div><div class="ttdeci">virtual void setContextId(ContextID id)=0</div></div>
<div class="ttc" id="serialize_8hh_html_aa9b433de47f5fca2ffcccc32b2f75378"><div class="ttname"><a href="serialize_8hh.html#aa9b433de47f5fca2ffcccc32b2f75378">SERIALIZE_CONTAINER</a></div><div class="ttdeci">#define SERIALIZE_CONTAINER(member)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00664">serialize.hh:664</a></div></div>
<div class="ttc" id="classThreadContext_html_af4e12c1fde902f7aa35626ce0c4b1300"><div class="ttname"><a href="classThreadContext.html#af4e12c1fde902f7aa35626ce0c4b1300">ThreadContext::readVecPredReg</a></div><div class="ttdeci">virtual const VecPredRegContainer &amp; readVecPredReg(const RegId &amp;reg) const =0</div></div>
<div class="ttc" id="classThreadContext_html_a585fb09e81d5aa91955cc6c84948af97"><div class="ttname"><a href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg</a></div><div class="ttdeci">virtual RegVal readFloatReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad0836be0071794ac156dfd876e3bc5a4"><div class="ttname"><a href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">AlphaISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="classThreadContext_html_a68fd2366a3d5690409cd974c54d64aa7"><div class="ttname"><a href="classThreadContext.html#a68fd2366a3d5690409cd974c54d64aa7">ThreadContext::cpuId</a></div><div class="ttdeci">virtual int cpuId() const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a66c9d1b51caf181143ec0dcf77bd145f"><div class="ttname"><a href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">AlphaISA::VecPredRegContainer</a></div><div class="ttdeci">::DummyVecPredRegContainer VecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="classThreadContext_html_aae512d6e0a11acb19d5593dd6b373516"><div class="ttname"><a href="classThreadContext.html#aae512d6e0a11acb19d5593dd6b373516">ThreadContext::readCCRegFlat</a></div><div class="ttdeci">virtual RegVal readCCRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="serialize_8hh_html_a9aa03522128bc19a3bc0294501226f8b"><div class="ttname"><a href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a></div><div class="ttdeci">#define SERIALIZE_ARRAY(member, size)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00658">serialize.hh:658</a></div></div>
<div class="ttc" id="classThreadContext_html_aff686d13f0b068a7fad2e5b8cf62a99d"><div class="ttname"><a href="classThreadContext.html#aff686d13f0b068a7fad2e5b8cf62a99d">ThreadContext::suspend</a></div><div class="ttdeci">virtual void suspend()=0</div><div class="ttdoc">Set the status to Suspended. </div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_ab10299a575f9a9cd4e1d8e88cb12376f"><div class="ttname"><a href="cpu_2thread__context_8cc.html#ab10299a575f9a9cd4e1d8e88cb12376f">serialize</a></div><div class="ttdeci">void serialize(const ThreadContext &amp;tc, CheckpointOut &amp;cp)</div><div class="ttdoc">Thread context serialization helpers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00166">thread_context.cc:166</a></div></div>
<div class="ttc" id="classThreadContext_html_ac94929c2d43f8cc8154c7f476173a841"><div class="ttname"><a href="classThreadContext.html#ac94929c2d43f8cc8154c7f476173a841">ThreadContext::readVecRegFlat</a></div><div class="ttdeci">virtual const VecRegContainer &amp; readVecRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="classThreadContext_html_abc720169d0e3f5f99a4414822d386eac"><div class="ttname"><a href="classThreadContext.html#abc720169d0e3f5f99a4414822d386eac">ThreadContext::setFloatRegFlat</a></div><div class="ttdeci">virtual void setFloatRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="classThreadContext_html_af39690a57e5702f0f1cf6fc7f83a2087"><div class="ttname"><a href="classThreadContext.html#af39690a57e5702f0f1cf6fc7f83a2087">ThreadContext::setThreadId</a></div><div class="ttdeci">virtual void setThreadId(int id)=0</div></div>
<div class="ttc" id="serialize_8hh_html_a23bbbb96f265f0df8d4fec959421d1c0"><div class="ttname"><a href="serialize_8hh.html#a23bbbb96f265f0df8d4fec959421d1c0">UNSERIALIZE_CONTAINER</a></div><div class="ttdeci">#define UNSERIALIZE_CONTAINER(member)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00667">serialize.hh:667</a></div></div>
<div class="ttc" id="circlebuf_8hh_html_a269823770f3313b721c736b6ff7d333e"><div class="ttname"><a href="circlebuf_8hh.html#a269823770f3313b721c736b6ff7d333e">arrayParamOut</a></div><div class="ttdeci">void arrayParamOut(CheckpointOut &amp;cp, const std::string &amp;name, const CircleBuf&lt; T &gt; &amp;param)</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8hh_source.html#l00176">circlebuf.hh:176</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classThreadContext_html_afaff644008a2e4d78eb0e459c3444032"><div class="ttname"><a href="classThreadContext.html#afaff644008a2e4d78eb0e459c3444032">ThreadContext::setCCRegFlat</a></div><div class="ttdeci">virtual void setCCRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="serialize_8hh_html_a8de12bf68d0f92f7ab8585820607932e"><div class="ttname"><a href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a></div><div class="ttdeci">#define UNSERIALIZE_ARRAY(member, size)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00661">serialize.hh:661</a></div></div>
<div class="ttc" id="namespacePs2_html_ac3c4cf27aa3f8a138dbddd19696647fd"><div class="ttname"><a href="namespacePs2.html#ac3c4cf27aa3f8a138dbddd19696647fd">Ps2::one</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; one</div><div class="ttdef"><b>Definition:</b> <a href="dev_2ps2_2types_8hh_source.html#l00112">types.hh:112</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a826c425aa7b8fab6fad9f6807c8ee6e9"><div class="ttname"><a href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">AlphaISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00100">registers.hh:100</a></div></div>
<div class="ttc" id="classEventManager_html_a766c5f955dfa1609696955f075492687"><div class="ttname"><a href="classEventManager.html#a766c5f955dfa1609696955f075492687">EventManager::reschedule</a></div><div class="ttdeci">void reschedule(Event &amp;event, Tick when, bool always=false)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00756">eventq.hh:756</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a9df1907798e29b325c0f370a147b234d"><div class="ttname"><a href="namespaceArmISA.html#a9df1907798e29b325c0f370a147b234d">ArmISA::t1</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; t1</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00231">miscregs_types.hh:231</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classThreadContext_html_a531027a24041b594f9fdaf7c1efa51a8"><div class="ttname"><a href="classThreadContext.html#a531027a24041b594f9fdaf7c1efa51a8">ThreadContext::takeOverFrom</a></div><div class="ttdeci">virtual void takeOverFrom(ThreadContext *old_context)=0</div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">ThreadContext::Halted</a></div><div class="ttdoc">Permanently shut down. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00119">thread_context.hh:119</a></div></div>
<div class="ttc" id="classThreadContext_html_a829429e95144e73215beaee28de87da7"><div class="ttname"><a href="classThreadContext.html#a829429e95144e73215beaee28de87da7">ThreadContext::setVecPredRegFlat</a></div><div class="ttdeci">virtual void setVecPredRegFlat(RegIndex idx, const VecPredRegContainer &amp;val)=0</div></div>
<div class="ttc" id="classThreadContext_html_af9c305ae479c23249c1dc67d747bb8de"><div class="ttname"><a href="classThreadContext.html#af9c305ae479c23249c1dc67d747bb8de">ThreadContext::compare</a></div><div class="ttdeci">static void compare(ThreadContext *one, ThreadContext *two)</div><div class="ttdoc">function to compare two thread contexts (for debugging) </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00059">thread_context.cc:59</a></div></div>
<div class="ttc" id="classThreadContext_html_aaa0ead9942a9494268bd1794ac62b089"><div class="ttname"><a href="classThreadContext.html#aaa0ead9942a9494268bd1794ac62b089">ThreadContext::copyArchRegs</a></div><div class="ttdeci">virtual void copyArchRegs(ThreadContext *tc)=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classThreadContext_html_a9ffd283cc1a80721d5baf84ae2ee4d00"><div class="ttname"><a href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">ThreadContext::threadId</a></div><div class="ttdeci">virtual int threadId() const =0</div></div>
<div class="ttc" id="kern_2kernel__stats_8hh_html"><div class="ttname"><a href="kern_2kernel__stats_8hh.html">kernel_stats.hh</a></div></div>
<div class="ttc" id="quiesce__event_8hh_html"><div class="ttname"><a href="quiesce__event_8hh.html">quiesce_event.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a5020bb8a7861e0f9a06c49248b5f397c"><div class="ttname"><a href="classThreadContext.html#a5020bb8a7861e0f9a06c49248b5f397c">ThreadContext::readIntRegFlat</a></div><div class="ttdeci">virtual RegVal readIntRegFlat(RegIndex idx) const =0</div><div class="ttdoc">Flat register interfaces. </div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classThreadContext_html_a7d99d72e903622b08fbf253c6e58b1ec"><div class="ttname"><a href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">ThreadContext::status</a></div><div class="ttdeci">virtual Status status() const =0</div></div>
<div class="ttc" id="cpu_2thread__context_8cc_html_a75b6add5a3eb4dbc9d77da3d534958bb"><div class="ttname"><a href="cpu_2thread__context_8cc.html#a75b6add5a3eb4dbc9d77da3d534958bb">unserialize</a></div><div class="ttdeci">void unserialize(ThreadContext &amp;tc, CheckpointIn &amp;cp)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00207">thread_context.cc:207</a></div></div>
<div class="ttc" id="circlebuf_8hh_html_ab5605b3b37f67bacd464d04cef2b1c90"><div class="ttname"><a href="circlebuf_8hh.html#ab5605b3b37f67bacd464d04cef2b1c90">arrayParamIn</a></div><div class="ttdeci">void arrayParamIn(CheckpointIn &amp;cp, const std::string &amp;name, CircleBuf&lt; T &gt; &amp;param)</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8hh_source.html#l00186">circlebuf.hh:186</a></div></div>
<div class="ttc" id="classThreadContext_html_a31018b1d89fe7d666efc72f1897e1b5f"><div class="ttname"><a href="classThreadContext.html#a31018b1d89fe7d666efc72f1897e1b5f">ThreadContext::setVecRegFlat</a></div><div class="ttdeci">virtual void setVecRegFlat(RegIndex idx, const VecRegContainer &amp;val)=0</div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a></div><div class="ttdoc">Vector Register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00060">reg_class.hh:60</a></div></div>
<div class="ttc" id="classThreadContext_html_adc1601832d84b9ca599f537728b85f1c"><div class="ttname"><a href="classThreadContext.html#adc1601832d84b9ca599f537728b85f1c">ThreadContext::quiesceTick</a></div><div class="ttdeci">void quiesceTick(Tick resume)</div><div class="ttdoc">Quiesce, suspend, and schedule activate at resume. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8cc_source.html#l00147">thread_context.cc:147</a></div></div>
<div class="ttc" id="classThreadContext_html_a40439a17173175ef883a9cd6faf37aef"><div class="ttname"><a href="classThreadContext.html#a40439a17173175ef883a9cd6faf37aef">ThreadContext::readFloatRegFlat</a></div><div class="ttdeci">virtual RegVal readFloatRegFlat(RegIndex idx) const =0</div></div>
<div class="ttc" id="classThreadContext_html_af5ba61c412683b28c0650337eb09d57c"><div class="ttname"><a href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">ThreadContext::setIntRegFlat</a></div><div class="ttdeci">virtual void setIntRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="classBaseCPU_html_a258986ef5de8019c07bc338f1254e671"><div class="ttname"><a href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">BaseCPU::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00311">base.hh:311</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2ffb21e191e86f0d92f29be8599a13dc"><div class="ttname"><a href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">AlphaISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00095">registers.hh:95</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac3bdf5556028b6834f1ac52fec27c888"><div class="ttname"><a href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">AlphaISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5ba9705b85fbf1a2720bce8914fa4a18"><div class="ttname"><a href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a></div><div class="ttdeci">int ContextID</div><div class="ttdoc">Globally unique thread context ID. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00231">types.hh:231</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html"><div class="ttname"><a href="vec__pred__reg_8hh.html">vec_pred_reg.hh</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
