
Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d00  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a2c  08005ed0  08005ed0  00015ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068fc  080068fc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080068fc  080068fc  000168fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006904  08006904  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006904  08006904  00016904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006908  08006908  00016908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800690c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ba0  20000070  0800697c  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000c10  0800697c  00020c10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018779  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000337e  00000000  00000000  00038819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  0003bb98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe8  00000000  00000000  0003ccf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e45  00000000  00000000  0003dce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014489  00000000  00000000  00062b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d298e  00000000  00000000  00076fae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014993c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004adc  00000000  00000000  00149990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005eb8 	.word	0x08005eb8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08005eb8 	.word	0x08005eb8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005bc:	4b0e      	ldr	r3, [pc, #56]	; (80005f8 <HAL_Init+0x40>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a0d      	ldr	r2, [pc, #52]	; (80005f8 <HAL_Init+0x40>)
 80005c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005c8:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <HAL_Init+0x40>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a0a      	ldr	r2, [pc, #40]	; (80005f8 <HAL_Init+0x40>)
 80005ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005d4:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <HAL_Init+0x40>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a07      	ldr	r2, [pc, #28]	; (80005f8 <HAL_Init+0x40>)
 80005da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e0:	2003      	movs	r0, #3
 80005e2:	f000 f94f 	bl	8000884 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 f808 	bl	80005fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005ec:	f004 fdb6 	bl	800515c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40023c00 	.word	0x40023c00

080005fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_InitTick+0x54>)
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	4b12      	ldr	r3, [pc, #72]	; (8000654 <HAL_InitTick+0x58>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	4619      	mov	r1, r3
 800060e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000612:	fbb3 f3f1 	udiv	r3, r3, r1
 8000616:	fbb2 f3f3 	udiv	r3, r2, r3
 800061a:	4618      	mov	r0, r3
 800061c:	f000 f967 	bl	80008ee <HAL_SYSTICK_Config>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000626:	2301      	movs	r3, #1
 8000628:	e00e      	b.n	8000648 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b0f      	cmp	r3, #15
 800062e:	d80a      	bhi.n	8000646 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000630:	2200      	movs	r2, #0
 8000632:	6879      	ldr	r1, [r7, #4]
 8000634:	f04f 30ff 	mov.w	r0, #4294967295
 8000638:	f000 f92f 	bl	800089a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800063c:	4a06      	ldr	r2, [pc, #24]	; (8000658 <HAL_InitTick+0x5c>)
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000642:	2300      	movs	r3, #0
 8000644:	e000      	b.n	8000648 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000646:	2301      	movs	r3, #1
}
 8000648:	4618      	mov	r0, r3
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000008 	.word	0x20000008
 8000654:	20000004 	.word	0x20000004
 8000658:	20000000 	.word	0x20000000

0800065c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000660:	4b06      	ldr	r3, [pc, #24]	; (800067c <HAL_IncTick+0x20>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	461a      	mov	r2, r3
 8000666:	4b06      	ldr	r3, [pc, #24]	; (8000680 <HAL_IncTick+0x24>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4413      	add	r3, r2
 800066c:	4a04      	ldr	r2, [pc, #16]	; (8000680 <HAL_IncTick+0x24>)
 800066e:	6013      	str	r3, [r2, #0]
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	20000004 	.word	0x20000004
 8000680:	20000148 	.word	0x20000148

08000684 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  return uwTick;
 8000688:	4b03      	ldr	r3, [pc, #12]	; (8000698 <HAL_GetTick+0x14>)
 800068a:	681b      	ldr	r3, [r3, #0]
}
 800068c:	4618      	mov	r0, r3
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	20000148 	.word	0x20000148

0800069c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006a4:	f7ff ffee 	bl	8000684 <HAL_GetTick>
 80006a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006b4:	d005      	beq.n	80006c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006b6:	4b0a      	ldr	r3, [pc, #40]	; (80006e0 <HAL_Delay+0x44>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	461a      	mov	r2, r3
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	4413      	add	r3, r2
 80006c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006c2:	bf00      	nop
 80006c4:	f7ff ffde 	bl	8000684 <HAL_GetTick>
 80006c8:	4602      	mov	r2, r0
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	1ad3      	subs	r3, r2, r3
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d8f7      	bhi.n	80006c4 <HAL_Delay+0x28>
  {
  }
}
 80006d4:	bf00      	nop
 80006d6:	bf00      	nop
 80006d8:	3710      	adds	r7, #16
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000004 	.word	0x20000004

080006e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f003 0307 	and.w	r3, r3, #7
 80006f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f4:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fa:	68ba      	ldr	r2, [r7, #8]
 80006fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000700:	4013      	ands	r3, r2
 8000702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800070c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000716:	4a04      	ldr	r2, [pc, #16]	; (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	60d3      	str	r3, [r2, #12]
}
 800071c:	bf00      	nop
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000730:	4b04      	ldr	r3, [pc, #16]	; (8000744 <__NVIC_GetPriorityGrouping+0x18>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	f003 0307 	and.w	r3, r3, #7
}
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000756:	2b00      	cmp	r3, #0
 8000758:	db0b      	blt.n	8000772 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	f003 021f 	and.w	r2, r3, #31
 8000760:	4907      	ldr	r1, [pc, #28]	; (8000780 <__NVIC_EnableIRQ+0x38>)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	095b      	lsrs	r3, r3, #5
 8000768:	2001      	movs	r0, #1
 800076a:	fa00 f202 	lsl.w	r2, r0, r2
 800076e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000772:	bf00      	nop
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	e000e100 	.word	0xe000e100

08000784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	6039      	str	r1, [r7, #0]
 800078e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000794:	2b00      	cmp	r3, #0
 8000796:	db0a      	blt.n	80007ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	b2da      	uxtb	r2, r3
 800079c:	490c      	ldr	r1, [pc, #48]	; (80007d0 <__NVIC_SetPriority+0x4c>)
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	0112      	lsls	r2, r2, #4
 80007a4:	b2d2      	uxtb	r2, r2
 80007a6:	440b      	add	r3, r1
 80007a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007ac:	e00a      	b.n	80007c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4908      	ldr	r1, [pc, #32]	; (80007d4 <__NVIC_SetPriority+0x50>)
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	f003 030f 	and.w	r3, r3, #15
 80007ba:	3b04      	subs	r3, #4
 80007bc:	0112      	lsls	r2, r2, #4
 80007be:	b2d2      	uxtb	r2, r2
 80007c0:	440b      	add	r3, r1
 80007c2:	761a      	strb	r2, [r3, #24]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	e000e100 	.word	0xe000e100
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d8:	b480      	push	{r7}
 80007da:	b089      	sub	sp, #36	; 0x24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	f003 0307 	and.w	r3, r3, #7
 80007ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007ec:	69fb      	ldr	r3, [r7, #28]
 80007ee:	f1c3 0307 	rsb	r3, r3, #7
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	bf28      	it	cs
 80007f6:	2304      	movcs	r3, #4
 80007f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	3304      	adds	r3, #4
 80007fe:	2b06      	cmp	r3, #6
 8000800:	d902      	bls.n	8000808 <NVIC_EncodePriority+0x30>
 8000802:	69fb      	ldr	r3, [r7, #28]
 8000804:	3b03      	subs	r3, #3
 8000806:	e000      	b.n	800080a <NVIC_EncodePriority+0x32>
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800080c:	f04f 32ff 	mov.w	r2, #4294967295
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	43da      	mvns	r2, r3
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	401a      	ands	r2, r3
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000820:	f04f 31ff 	mov.w	r1, #4294967295
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	fa01 f303 	lsl.w	r3, r1, r3
 800082a:	43d9      	mvns	r1, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000830:	4313      	orrs	r3, r2
         );
}
 8000832:	4618      	mov	r0, r3
 8000834:	3724      	adds	r7, #36	; 0x24
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
	...

08000840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3b01      	subs	r3, #1
 800084c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000850:	d301      	bcc.n	8000856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000852:	2301      	movs	r3, #1
 8000854:	e00f      	b.n	8000876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <SysTick_Config+0x40>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	3b01      	subs	r3, #1
 800085c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800085e:	210f      	movs	r1, #15
 8000860:	f04f 30ff 	mov.w	r0, #4294967295
 8000864:	f7ff ff8e 	bl	8000784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <SysTick_Config+0x40>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800086e:	4b04      	ldr	r3, [pc, #16]	; (8000880 <SysTick_Config+0x40>)
 8000870:	2207      	movs	r2, #7
 8000872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	e000e010 	.word	0xe000e010

08000884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff ff29 	bl	80006e4 <__NVIC_SetPriorityGrouping>
}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800089a:	b580      	push	{r7, lr}
 800089c:	b086      	sub	sp, #24
 800089e:	af00      	add	r7, sp, #0
 80008a0:	4603      	mov	r3, r0
 80008a2:	60b9      	str	r1, [r7, #8]
 80008a4:	607a      	str	r2, [r7, #4]
 80008a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008ac:	f7ff ff3e 	bl	800072c <__NVIC_GetPriorityGrouping>
 80008b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	68b9      	ldr	r1, [r7, #8]
 80008b6:	6978      	ldr	r0, [r7, #20]
 80008b8:	f7ff ff8e 	bl	80007d8 <NVIC_EncodePriority>
 80008bc:	4602      	mov	r2, r0
 80008be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c2:	4611      	mov	r1, r2
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff ff5d 	bl	8000784 <__NVIC_SetPriority>
}
 80008ca:	bf00      	nop
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	4603      	mov	r3, r0
 80008da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ff31 	bl	8000748 <__NVIC_EnableIRQ>
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b082      	sub	sp, #8
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f7ff ffa2 	bl	8000840 <SysTick_Config>
 80008fc:	4603      	mov	r3, r0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000906:	b480      	push	{r7}
 8000908:	b083      	sub	sp, #12
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000914:	b2db      	uxtb	r3, r3
 8000916:	2b02      	cmp	r3, #2
 8000918:	d004      	beq.n	8000924 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2280      	movs	r2, #128	; 0x80
 800091e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000920:	2301      	movs	r3, #1
 8000922:	e00c      	b.n	800093e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2205      	movs	r2, #5
 8000928:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f022 0201 	bic.w	r2, r2, #1
 800093a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800093c:	2300      	movs	r3, #0
}
 800093e:	4618      	mov	r0, r3
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
	...

0800094c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800094c:	b480      	push	{r7}
 800094e:	b089      	sub	sp, #36	; 0x24
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000956:	2300      	movs	r3, #0
 8000958:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800095e:	2300      	movs	r3, #0
 8000960:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000962:	2300      	movs	r3, #0
 8000964:	61fb      	str	r3, [r7, #28]
 8000966:	e165      	b.n	8000c34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000968:	2201      	movs	r2, #1
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	fa02 f303 	lsl.w	r3, r2, r3
 8000970:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	697a      	ldr	r2, [r7, #20]
 8000978:	4013      	ands	r3, r2
 800097a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	429a      	cmp	r2, r3
 8000982:	f040 8154 	bne.w	8000c2e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d00b      	beq.n	80009a6 <HAL_GPIO_Init+0x5a>
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	2b02      	cmp	r3, #2
 8000994:	d007      	beq.n	80009a6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800099a:	2b11      	cmp	r3, #17
 800099c:	d003      	beq.n	80009a6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	2b12      	cmp	r3, #18
 80009a4:	d130      	bne.n	8000a08 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80009ac:	69fb      	ldr	r3, [r7, #28]
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	2203      	movs	r2, #3
 80009b2:	fa02 f303 	lsl.w	r3, r2, r3
 80009b6:	43db      	mvns	r3, r3
 80009b8:	69ba      	ldr	r2, [r7, #24]
 80009ba:	4013      	ands	r3, r2
 80009bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	68da      	ldr	r2, [r3, #12]
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ca:	69ba      	ldr	r2, [r7, #24]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	69ba      	ldr	r2, [r7, #24]
 80009d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009dc:	2201      	movs	r2, #1
 80009de:	69fb      	ldr	r3, [r7, #28]
 80009e0:	fa02 f303 	lsl.w	r3, r2, r3
 80009e4:	43db      	mvns	r3, r3
 80009e6:	69ba      	ldr	r2, [r7, #24]
 80009e8:	4013      	ands	r3, r2
 80009ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	091b      	lsrs	r3, r3, #4
 80009f2:	f003 0201 	and.w	r2, r3, #1
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	fa02 f303 	lsl.w	r3, r2, r3
 80009fc:	69ba      	ldr	r2, [r7, #24]
 80009fe:	4313      	orrs	r3, r2
 8000a00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	69ba      	ldr	r2, [r7, #24]
 8000a06:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	2203      	movs	r2, #3
 8000a14:	fa02 f303 	lsl.w	r3, r2, r3
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	69ba      	ldr	r2, [r7, #24]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	689a      	ldr	r2, [r3, #8]
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2c:	69ba      	ldr	r2, [r7, #24]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	69ba      	ldr	r2, [r7, #24]
 8000a36:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	d003      	beq.n	8000a48 <HAL_GPIO_Init+0xfc>
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	2b12      	cmp	r3, #18
 8000a46:	d123      	bne.n	8000a90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	08da      	lsrs	r2, r3, #3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	3208      	adds	r2, #8
 8000a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a56:	69fb      	ldr	r3, [r7, #28]
 8000a58:	f003 0307 	and.w	r3, r3, #7
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	220f      	movs	r2, #15
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	43db      	mvns	r3, r3
 8000a66:	69ba      	ldr	r2, [r7, #24]
 8000a68:	4013      	ands	r3, r2
 8000a6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	691a      	ldr	r2, [r3, #16]
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	f003 0307 	and.w	r3, r3, #7
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	69ba      	ldr	r2, [r7, #24]
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	08da      	lsrs	r2, r3, #3
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	3208      	adds	r2, #8
 8000a8a:	69b9      	ldr	r1, [r7, #24]
 8000a8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	2203      	movs	r2, #3
 8000a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa0:	43db      	mvns	r3, r3
 8000aa2:	69ba      	ldr	r2, [r7, #24]
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	f003 0203 	and.w	r2, r3, #3
 8000ab0:	69fb      	ldr	r3, [r7, #28]
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab8:	69ba      	ldr	r2, [r7, #24]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	f000 80ae 	beq.w	8000c2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	4b5d      	ldr	r3, [pc, #372]	; (8000c4c <HAL_GPIO_Init+0x300>)
 8000ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ada:	4a5c      	ldr	r2, [pc, #368]	; (8000c4c <HAL_GPIO_Init+0x300>)
 8000adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ae2:	4b5a      	ldr	r3, [pc, #360]	; (8000c4c <HAL_GPIO_Init+0x300>)
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000aee:	4a58      	ldr	r2, [pc, #352]	; (8000c50 <HAL_GPIO_Init+0x304>)
 8000af0:	69fb      	ldr	r3, [r7, #28]
 8000af2:	089b      	lsrs	r3, r3, #2
 8000af4:	3302      	adds	r3, #2
 8000af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	f003 0303 	and.w	r3, r3, #3
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	220f      	movs	r2, #15
 8000b06:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0a:	43db      	mvns	r3, r3
 8000b0c:	69ba      	ldr	r2, [r7, #24]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a4f      	ldr	r2, [pc, #316]	; (8000c54 <HAL_GPIO_Init+0x308>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d025      	beq.n	8000b66 <HAL_GPIO_Init+0x21a>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4a4e      	ldr	r2, [pc, #312]	; (8000c58 <HAL_GPIO_Init+0x30c>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d01f      	beq.n	8000b62 <HAL_GPIO_Init+0x216>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4a4d      	ldr	r2, [pc, #308]	; (8000c5c <HAL_GPIO_Init+0x310>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d019      	beq.n	8000b5e <HAL_GPIO_Init+0x212>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4a4c      	ldr	r2, [pc, #304]	; (8000c60 <HAL_GPIO_Init+0x314>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d013      	beq.n	8000b5a <HAL_GPIO_Init+0x20e>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a4b      	ldr	r2, [pc, #300]	; (8000c64 <HAL_GPIO_Init+0x318>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d00d      	beq.n	8000b56 <HAL_GPIO_Init+0x20a>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4a4a      	ldr	r2, [pc, #296]	; (8000c68 <HAL_GPIO_Init+0x31c>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d007      	beq.n	8000b52 <HAL_GPIO_Init+0x206>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a49      	ldr	r2, [pc, #292]	; (8000c6c <HAL_GPIO_Init+0x320>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d101      	bne.n	8000b4e <HAL_GPIO_Init+0x202>
 8000b4a:	2306      	movs	r3, #6
 8000b4c:	e00c      	b.n	8000b68 <HAL_GPIO_Init+0x21c>
 8000b4e:	2307      	movs	r3, #7
 8000b50:	e00a      	b.n	8000b68 <HAL_GPIO_Init+0x21c>
 8000b52:	2305      	movs	r3, #5
 8000b54:	e008      	b.n	8000b68 <HAL_GPIO_Init+0x21c>
 8000b56:	2304      	movs	r3, #4
 8000b58:	e006      	b.n	8000b68 <HAL_GPIO_Init+0x21c>
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	e004      	b.n	8000b68 <HAL_GPIO_Init+0x21c>
 8000b5e:	2302      	movs	r3, #2
 8000b60:	e002      	b.n	8000b68 <HAL_GPIO_Init+0x21c>
 8000b62:	2301      	movs	r3, #1
 8000b64:	e000      	b.n	8000b68 <HAL_GPIO_Init+0x21c>
 8000b66:	2300      	movs	r3, #0
 8000b68:	69fa      	ldr	r2, [r7, #28]
 8000b6a:	f002 0203 	and.w	r2, r2, #3
 8000b6e:	0092      	lsls	r2, r2, #2
 8000b70:	4093      	lsls	r3, r2
 8000b72:	69ba      	ldr	r2, [r7, #24]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b78:	4935      	ldr	r1, [pc, #212]	; (8000c50 <HAL_GPIO_Init+0x304>)
 8000b7a:	69fb      	ldr	r3, [r7, #28]
 8000b7c:	089b      	lsrs	r3, r3, #2
 8000b7e:	3302      	adds	r3, #2
 8000b80:	69ba      	ldr	r2, [r7, #24]
 8000b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b86:	4b3a      	ldr	r3, [pc, #232]	; (8000c70 <HAL_GPIO_Init+0x324>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b8c:	693b      	ldr	r3, [r7, #16]
 8000b8e:	43db      	mvns	r3, r3
 8000b90:	69ba      	ldr	r2, [r7, #24]
 8000b92:	4013      	ands	r3, r2
 8000b94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d003      	beq.n	8000baa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000ba2:	69ba      	ldr	r2, [r7, #24]
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000baa:	4a31      	ldr	r2, [pc, #196]	; (8000c70 <HAL_GPIO_Init+0x324>)
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000bb0:	4b2f      	ldr	r3, [pc, #188]	; (8000c70 <HAL_GPIO_Init+0x324>)
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	69ba      	ldr	r2, [r7, #24]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d003      	beq.n	8000bd4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000bcc:	69ba      	ldr	r2, [r7, #24]
 8000bce:	693b      	ldr	r3, [r7, #16]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000bd4:	4a26      	ldr	r2, [pc, #152]	; (8000c70 <HAL_GPIO_Init+0x324>)
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bda:	4b25      	ldr	r3, [pc, #148]	; (8000c70 <HAL_GPIO_Init+0x324>)
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	43db      	mvns	r3, r3
 8000be4:	69ba      	ldr	r2, [r7, #24]
 8000be6:	4013      	ands	r3, r2
 8000be8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d003      	beq.n	8000bfe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000bf6:	69ba      	ldr	r2, [r7, #24]
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000bfe:	4a1c      	ldr	r2, [pc, #112]	; (8000c70 <HAL_GPIO_Init+0x324>)
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c04:	4b1a      	ldr	r3, [pc, #104]	; (8000c70 <HAL_GPIO_Init+0x324>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	43db      	mvns	r3, r3
 8000c0e:	69ba      	ldr	r2, [r7, #24]
 8000c10:	4013      	ands	r3, r2
 8000c12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d003      	beq.n	8000c28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000c20:	69ba      	ldr	r2, [r7, #24]
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000c28:	4a11      	ldr	r2, [pc, #68]	; (8000c70 <HAL_GPIO_Init+0x324>)
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	3301      	adds	r3, #1
 8000c32:	61fb      	str	r3, [r7, #28]
 8000c34:	69fb      	ldr	r3, [r7, #28]
 8000c36:	2b0f      	cmp	r3, #15
 8000c38:	f67f ae96 	bls.w	8000968 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000c3c:	bf00      	nop
 8000c3e:	bf00      	nop
 8000c40:	3724      	adds	r7, #36	; 0x24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40013800 	.word	0x40013800
 8000c54:	40020000 	.word	0x40020000
 8000c58:	40020400 	.word	0x40020400
 8000c5c:	40020800 	.word	0x40020800
 8000c60:	40020c00 	.word	0x40020c00
 8000c64:	40021000 	.word	0x40021000
 8000c68:	40021400 	.word	0x40021400
 8000c6c:	40021800 	.word	0x40021800
 8000c70:	40013c00 	.word	0x40013c00

08000c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	460b      	mov	r3, r1
 8000c7e:	807b      	strh	r3, [r7, #2]
 8000c80:	4613      	mov	r3, r2
 8000c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c84:	787b      	ldrb	r3, [r7, #1]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d003      	beq.n	8000c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c8a:	887a      	ldrh	r2, [r7, #2]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000c90:	e003      	b.n	8000c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c92:	887b      	ldrh	r3, [r7, #2]
 8000c94:	041a      	lsls	r2, r3, #16
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	619a      	str	r2, [r3, #24]
}
 8000c9a:	bf00      	nop
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr

08000ca6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	b083      	sub	sp, #12
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
 8000cae:	460b      	mov	r3, r1
 8000cb0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	695a      	ldr	r2, [r3, #20]
 8000cb6:	887b      	ldrh	r3, [r7, #2]
 8000cb8:	401a      	ands	r2, r3
 8000cba:	887b      	ldrh	r3, [r7, #2]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d104      	bne.n	8000cca <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000cc0:	887b      	ldrh	r3, [r7, #2]
 8000cc2:	041a      	lsls	r2, r3, #16
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000cc8:	e002      	b.n	8000cd0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000cca:	887a      	ldrh	r2, [r7, #2]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	619a      	str	r2, [r3, #24]
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000ce6:	4b08      	ldr	r3, [pc, #32]	; (8000d08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ce8:	695a      	ldr	r2, [r3, #20]
 8000cea:	88fb      	ldrh	r3, [r7, #6]
 8000cec:	4013      	ands	r3, r2
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d006      	beq.n	8000d00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cf2:	4a05      	ldr	r2, [pc, #20]	; (8000d08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000cf4:	88fb      	ldrh	r3, [r7, #6]
 8000cf6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000cf8:	88fb      	ldrh	r3, [r7, #6]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f004 f89a 	bl	8004e34 <HAL_GPIO_EXTI_Callback>
  }
}
 8000d00:	bf00      	nop
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40013c00 	.word	0x40013c00

08000d0c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000d12:	2300      	movs	r3, #0
 8000d14:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	603b      	str	r3, [r7, #0]
 8000d1a:	4b20      	ldr	r3, [pc, #128]	; (8000d9c <HAL_PWREx_EnableOverDrive+0x90>)
 8000d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1e:	4a1f      	ldr	r2, [pc, #124]	; (8000d9c <HAL_PWREx_EnableOverDrive+0x90>)
 8000d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d24:	6413      	str	r3, [r2, #64]	; 0x40
 8000d26:	4b1d      	ldr	r3, [pc, #116]	; (8000d9c <HAL_PWREx_EnableOverDrive+0x90>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000d32:	4b1b      	ldr	r3, [pc, #108]	; (8000da0 <HAL_PWREx_EnableOverDrive+0x94>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d38:	f7ff fca4 	bl	8000684 <HAL_GetTick>
 8000d3c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d3e:	e009      	b.n	8000d54 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d40:	f7ff fca0 	bl	8000684 <HAL_GetTick>
 8000d44:	4602      	mov	r2, r0
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	1ad3      	subs	r3, r2, r3
 8000d4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d4e:	d901      	bls.n	8000d54 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8000d50:	2303      	movs	r3, #3
 8000d52:	e01f      	b.n	8000d94 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d54:	4b13      	ldr	r3, [pc, #76]	; (8000da4 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d60:	d1ee      	bne.n	8000d40 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000d62:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d68:	f7ff fc8c 	bl	8000684 <HAL_GetTick>
 8000d6c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d6e:	e009      	b.n	8000d84 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d70:	f7ff fc88 	bl	8000684 <HAL_GetTick>
 8000d74:	4602      	mov	r2, r0
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d7e:	d901      	bls.n	8000d84 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8000d80:	2303      	movs	r3, #3
 8000d82:	e007      	b.n	8000d94 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d84:	4b07      	ldr	r3, [pc, #28]	; (8000da4 <HAL_PWREx_EnableOverDrive+0x98>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000d90:	d1ee      	bne.n	8000d70 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8000d92:	2300      	movs	r3, #0
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40023800 	.word	0x40023800
 8000da0:	420e0040 	.word	0x420e0040
 8000da4:	40007000 	.word	0x40007000
 8000da8:	420e0044 	.word	0x420e0044

08000dac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d101      	bne.n	8000dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e0cc      	b.n	8000f5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000dc0:	4b68      	ldr	r3, [pc, #416]	; (8000f64 <HAL_RCC_ClockConfig+0x1b8>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f003 030f 	and.w	r3, r3, #15
 8000dc8:	683a      	ldr	r2, [r7, #0]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d90c      	bls.n	8000de8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dce:	4b65      	ldr	r3, [pc, #404]	; (8000f64 <HAL_RCC_ClockConfig+0x1b8>)
 8000dd0:	683a      	ldr	r2, [r7, #0]
 8000dd2:	b2d2      	uxtb	r2, r2
 8000dd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dd6:	4b63      	ldr	r3, [pc, #396]	; (8000f64 <HAL_RCC_ClockConfig+0x1b8>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f003 030f 	and.w	r3, r3, #15
 8000dde:	683a      	ldr	r2, [r7, #0]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d001      	beq.n	8000de8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e0b8      	b.n	8000f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 0302 	and.w	r3, r3, #2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d020      	beq.n	8000e36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f003 0304 	and.w	r3, r3, #4
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d005      	beq.n	8000e0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000e00:	4b59      	ldr	r3, [pc, #356]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	4a58      	ldr	r2, [pc, #352]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000e0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f003 0308 	and.w	r3, r3, #8
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d005      	beq.n	8000e24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000e18:	4b53      	ldr	r3, [pc, #332]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	4a52      	ldr	r2, [pc, #328]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000e22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e24:	4b50      	ldr	r3, [pc, #320]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	689b      	ldr	r3, [r3, #8]
 8000e30:	494d      	ldr	r1, [pc, #308]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e32:	4313      	orrs	r3, r2
 8000e34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d044      	beq.n	8000ecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d107      	bne.n	8000e5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e4a:	4b47      	ldr	r3, [pc, #284]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d119      	bne.n	8000e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e07f      	b.n	8000f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d003      	beq.n	8000e6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e66:	2b03      	cmp	r3, #3
 8000e68:	d107      	bne.n	8000e7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e6a:	4b3f      	ldr	r3, [pc, #252]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d109      	bne.n	8000e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	e06f      	b.n	8000f5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e7a:	4b3b      	ldr	r3, [pc, #236]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f003 0302 	and.w	r3, r3, #2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d101      	bne.n	8000e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e067      	b.n	8000f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e8a:	4b37      	ldr	r3, [pc, #220]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	f023 0203 	bic.w	r2, r3, #3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	4934      	ldr	r1, [pc, #208]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e9c:	f7ff fbf2 	bl	8000684 <HAL_GetTick>
 8000ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ea2:	e00a      	b.n	8000eba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ea4:	f7ff fbee 	bl	8000684 <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d901      	bls.n	8000eba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	e04f      	b.n	8000f5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000eba:	4b2b      	ldr	r3, [pc, #172]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	f003 020c 	and.w	r2, r3, #12
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d1eb      	bne.n	8000ea4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000ecc:	4b25      	ldr	r3, [pc, #148]	; (8000f64 <HAL_RCC_ClockConfig+0x1b8>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f003 030f 	and.w	r3, r3, #15
 8000ed4:	683a      	ldr	r2, [r7, #0]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d20c      	bcs.n	8000ef4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000eda:	4b22      	ldr	r3, [pc, #136]	; (8000f64 <HAL_RCC_ClockConfig+0x1b8>)
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ee2:	4b20      	ldr	r3, [pc, #128]	; (8000f64 <HAL_RCC_ClockConfig+0x1b8>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 030f 	and.w	r3, r3, #15
 8000eea:	683a      	ldr	r2, [r7, #0]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d001      	beq.n	8000ef4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e032      	b.n	8000f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 0304 	and.w	r3, r3, #4
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d008      	beq.n	8000f12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f00:	4b19      	ldr	r3, [pc, #100]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	4916      	ldr	r1, [pc, #88]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0308 	and.w	r3, r3, #8
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d009      	beq.n	8000f32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000f1e:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	691b      	ldr	r3, [r3, #16]
 8000f2a:	00db      	lsls	r3, r3, #3
 8000f2c:	490e      	ldr	r1, [pc, #56]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f32:	f000 f855 	bl	8000fe0 <HAL_RCC_GetSysClockFreq>
 8000f36:	4602      	mov	r2, r0
 8000f38:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <HAL_RCC_ClockConfig+0x1bc>)
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	091b      	lsrs	r3, r3, #4
 8000f3e:	f003 030f 	and.w	r3, r3, #15
 8000f42:	490a      	ldr	r1, [pc, #40]	; (8000f6c <HAL_RCC_ClockConfig+0x1c0>)
 8000f44:	5ccb      	ldrb	r3, [r1, r3]
 8000f46:	fa22 f303 	lsr.w	r3, r2, r3
 8000f4a:	4a09      	ldr	r2, [pc, #36]	; (8000f70 <HAL_RCC_ClockConfig+0x1c4>)
 8000f4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8000f4e:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <HAL_RCC_ClockConfig+0x1c8>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff fb52 	bl	80005fc <HAL_InitTick>

  return HAL_OK;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40023c00 	.word	0x40023c00
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	080068b0 	.word	0x080068b0
 8000f70:	20000008 	.word	0x20000008
 8000f74:	20000000 	.word	0x20000000

08000f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f7c:	4b03      	ldr	r3, [pc, #12]	; (8000f8c <HAL_RCC_GetHCLKFreq+0x14>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000008 	.word	0x20000008

08000f90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000f94:	f7ff fff0 	bl	8000f78 <HAL_RCC_GetHCLKFreq>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	0a9b      	lsrs	r3, r3, #10
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	4903      	ldr	r1, [pc, #12]	; (8000fb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000fa6:	5ccb      	ldrb	r3, [r1, r3]
 8000fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	080068c0 	.word	0x080068c0

08000fb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000fbc:	f7ff ffdc 	bl	8000f78 <HAL_RCC_GetHCLKFreq>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	0b5b      	lsrs	r3, r3, #13
 8000fc8:	f003 0307 	and.w	r3, r3, #7
 8000fcc:	4903      	ldr	r1, [pc, #12]	; (8000fdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8000fce:	5ccb      	ldrb	r3, [r1, r3]
 8000fd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	080068c0 	.word	0x080068c0

08000fe0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000fe0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000fe4:	b088      	sub	sp, #32
 8000fe6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ffc:	4bce      	ldr	r3, [pc, #824]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f003 030c 	and.w	r3, r3, #12
 8001004:	2b0c      	cmp	r3, #12
 8001006:	f200 818d 	bhi.w	8001324 <HAL_RCC_GetSysClockFreq+0x344>
 800100a:	a201      	add	r2, pc, #4	; (adr r2, 8001010 <HAL_RCC_GetSysClockFreq+0x30>)
 800100c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001010:	08001045 	.word	0x08001045
 8001014:	08001325 	.word	0x08001325
 8001018:	08001325 	.word	0x08001325
 800101c:	08001325 	.word	0x08001325
 8001020:	0800104b 	.word	0x0800104b
 8001024:	08001325 	.word	0x08001325
 8001028:	08001325 	.word	0x08001325
 800102c:	08001325 	.word	0x08001325
 8001030:	08001051 	.word	0x08001051
 8001034:	08001325 	.word	0x08001325
 8001038:	08001325 	.word	0x08001325
 800103c:	08001325 	.word	0x08001325
 8001040:	080011c5 	.word	0x080011c5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001044:	4bbd      	ldr	r3, [pc, #756]	; (800133c <HAL_RCC_GetSysClockFreq+0x35c>)
 8001046:	61bb      	str	r3, [r7, #24]
       break;
 8001048:	e16f      	b.n	800132a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800104a:	4bbd      	ldr	r3, [pc, #756]	; (8001340 <HAL_RCC_GetSysClockFreq+0x360>)
 800104c:	61bb      	str	r3, [r7, #24]
      break;
 800104e:	e16c      	b.n	800132a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001050:	4bb9      	ldr	r3, [pc, #740]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001058:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800105a:	4bb7      	ldr	r3, [pc, #732]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d053      	beq.n	800110e <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001066:	4bb4      	ldr	r3, [pc, #720]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	099b      	lsrs	r3, r3, #6
 800106c:	461a      	mov	r2, r3
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001076:	f04f 0100 	mov.w	r1, #0
 800107a:	ea02 0400 	and.w	r4, r2, r0
 800107e:	603c      	str	r4, [r7, #0]
 8001080:	400b      	ands	r3, r1
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001088:	4620      	mov	r0, r4
 800108a:	4629      	mov	r1, r5
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	f04f 0300 	mov.w	r3, #0
 8001094:	014b      	lsls	r3, r1, #5
 8001096:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800109a:	0142      	lsls	r2, r0, #5
 800109c:	4610      	mov	r0, r2
 800109e:	4619      	mov	r1, r3
 80010a0:	4623      	mov	r3, r4
 80010a2:	1ac0      	subs	r0, r0, r3
 80010a4:	462b      	mov	r3, r5
 80010a6:	eb61 0103 	sbc.w	r1, r1, r3
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	018b      	lsls	r3, r1, #6
 80010b4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80010b8:	0182      	lsls	r2, r0, #6
 80010ba:	1a12      	subs	r2, r2, r0
 80010bc:	eb63 0301 	sbc.w	r3, r3, r1
 80010c0:	f04f 0000 	mov.w	r0, #0
 80010c4:	f04f 0100 	mov.w	r1, #0
 80010c8:	00d9      	lsls	r1, r3, #3
 80010ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80010ce:	00d0      	lsls	r0, r2, #3
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	4621      	mov	r1, r4
 80010d6:	1852      	adds	r2, r2, r1
 80010d8:	4629      	mov	r1, r5
 80010da:	eb43 0101 	adc.w	r1, r3, r1
 80010de:	460b      	mov	r3, r1
 80010e0:	f04f 0000 	mov.w	r0, #0
 80010e4:	f04f 0100 	mov.w	r1, #0
 80010e8:	0259      	lsls	r1, r3, #9
 80010ea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80010ee:	0250      	lsls	r0, r2, #9
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4610      	mov	r0, r2
 80010f6:	4619      	mov	r1, r3
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	461a      	mov	r2, r3
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	f7ff f8de 	bl	80002c0 <__aeabi_uldivmod>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4613      	mov	r3, r2
 800110a:	61fb      	str	r3, [r7, #28]
 800110c:	e04c      	b.n	80011a8 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800110e:	4b8a      	ldr	r3, [pc, #552]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	099b      	lsrs	r3, r3, #6
 8001114:	461a      	mov	r2, r3
 8001116:	f04f 0300 	mov.w	r3, #0
 800111a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800111e:	f04f 0100 	mov.w	r1, #0
 8001122:	ea02 0a00 	and.w	sl, r2, r0
 8001126:	ea03 0b01 	and.w	fp, r3, r1
 800112a:	4650      	mov	r0, sl
 800112c:	4659      	mov	r1, fp
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	f04f 0300 	mov.w	r3, #0
 8001136:	014b      	lsls	r3, r1, #5
 8001138:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800113c:	0142      	lsls	r2, r0, #5
 800113e:	4610      	mov	r0, r2
 8001140:	4619      	mov	r1, r3
 8001142:	ebb0 000a 	subs.w	r0, r0, sl
 8001146:	eb61 010b 	sbc.w	r1, r1, fp
 800114a:	f04f 0200 	mov.w	r2, #0
 800114e:	f04f 0300 	mov.w	r3, #0
 8001152:	018b      	lsls	r3, r1, #6
 8001154:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001158:	0182      	lsls	r2, r0, #6
 800115a:	1a12      	subs	r2, r2, r0
 800115c:	eb63 0301 	sbc.w	r3, r3, r1
 8001160:	f04f 0000 	mov.w	r0, #0
 8001164:	f04f 0100 	mov.w	r1, #0
 8001168:	00d9      	lsls	r1, r3, #3
 800116a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800116e:	00d0      	lsls	r0, r2, #3
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	eb12 020a 	adds.w	r2, r2, sl
 8001178:	eb43 030b 	adc.w	r3, r3, fp
 800117c:	f04f 0000 	mov.w	r0, #0
 8001180:	f04f 0100 	mov.w	r1, #0
 8001184:	0299      	lsls	r1, r3, #10
 8001186:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800118a:	0290      	lsls	r0, r2, #10
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	461a      	mov	r2, r3
 8001198:	f04f 0300 	mov.w	r3, #0
 800119c:	f7ff f890 	bl	80002c0 <__aeabi_uldivmod>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4613      	mov	r3, r2
 80011a6:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80011a8:	4b63      	ldr	r3, [pc, #396]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	0c1b      	lsrs	r3, r3, #16
 80011ae:	f003 0303 	and.w	r3, r3, #3
 80011b2:	3301      	adds	r3, #1
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80011b8:	69fa      	ldr	r2, [r7, #28]
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c0:	61bb      	str	r3, [r7, #24]
      break;
 80011c2:	e0b2      	b.n	800132a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80011c4:	4b5c      	ldr	r3, [pc, #368]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80011cc:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80011ce:	4b5a      	ldr	r3, [pc, #360]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d04d      	beq.n	8001276 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011da:	4b57      	ldr	r3, [pc, #348]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	099b      	lsrs	r3, r3, #6
 80011e0:	461a      	mov	r2, r3
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80011ea:	f04f 0100 	mov.w	r1, #0
 80011ee:	ea02 0800 	and.w	r8, r2, r0
 80011f2:	ea03 0901 	and.w	r9, r3, r1
 80011f6:	4640      	mov	r0, r8
 80011f8:	4649      	mov	r1, r9
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	014b      	lsls	r3, r1, #5
 8001204:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001208:	0142      	lsls	r2, r0, #5
 800120a:	4610      	mov	r0, r2
 800120c:	4619      	mov	r1, r3
 800120e:	ebb0 0008 	subs.w	r0, r0, r8
 8001212:	eb61 0109 	sbc.w	r1, r1, r9
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	f04f 0300 	mov.w	r3, #0
 800121e:	018b      	lsls	r3, r1, #6
 8001220:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001224:	0182      	lsls	r2, r0, #6
 8001226:	1a12      	subs	r2, r2, r0
 8001228:	eb63 0301 	sbc.w	r3, r3, r1
 800122c:	f04f 0000 	mov.w	r0, #0
 8001230:	f04f 0100 	mov.w	r1, #0
 8001234:	00d9      	lsls	r1, r3, #3
 8001236:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800123a:	00d0      	lsls	r0, r2, #3
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	eb12 0208 	adds.w	r2, r2, r8
 8001244:	eb43 0309 	adc.w	r3, r3, r9
 8001248:	f04f 0000 	mov.w	r0, #0
 800124c:	f04f 0100 	mov.w	r1, #0
 8001250:	0259      	lsls	r1, r3, #9
 8001252:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001256:	0250      	lsls	r0, r2, #9
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	461a      	mov	r2, r3
 8001264:	f04f 0300 	mov.w	r3, #0
 8001268:	f7ff f82a 	bl	80002c0 <__aeabi_uldivmod>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4613      	mov	r3, r2
 8001272:	61fb      	str	r3, [r7, #28]
 8001274:	e04a      	b.n	800130c <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001276:	4b30      	ldr	r3, [pc, #192]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	099b      	lsrs	r3, r3, #6
 800127c:	461a      	mov	r2, r3
 800127e:	f04f 0300 	mov.w	r3, #0
 8001282:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001286:	f04f 0100 	mov.w	r1, #0
 800128a:	ea02 0400 	and.w	r4, r2, r0
 800128e:	ea03 0501 	and.w	r5, r3, r1
 8001292:	4620      	mov	r0, r4
 8001294:	4629      	mov	r1, r5
 8001296:	f04f 0200 	mov.w	r2, #0
 800129a:	f04f 0300 	mov.w	r3, #0
 800129e:	014b      	lsls	r3, r1, #5
 80012a0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80012a4:	0142      	lsls	r2, r0, #5
 80012a6:	4610      	mov	r0, r2
 80012a8:	4619      	mov	r1, r3
 80012aa:	1b00      	subs	r0, r0, r4
 80012ac:	eb61 0105 	sbc.w	r1, r1, r5
 80012b0:	f04f 0200 	mov.w	r2, #0
 80012b4:	f04f 0300 	mov.w	r3, #0
 80012b8:	018b      	lsls	r3, r1, #6
 80012ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80012be:	0182      	lsls	r2, r0, #6
 80012c0:	1a12      	subs	r2, r2, r0
 80012c2:	eb63 0301 	sbc.w	r3, r3, r1
 80012c6:	f04f 0000 	mov.w	r0, #0
 80012ca:	f04f 0100 	mov.w	r1, #0
 80012ce:	00d9      	lsls	r1, r3, #3
 80012d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80012d4:	00d0      	lsls	r0, r2, #3
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	1912      	adds	r2, r2, r4
 80012dc:	eb45 0303 	adc.w	r3, r5, r3
 80012e0:	f04f 0000 	mov.w	r0, #0
 80012e4:	f04f 0100 	mov.w	r1, #0
 80012e8:	0299      	lsls	r1, r3, #10
 80012ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80012ee:	0290      	lsls	r0, r2, #10
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4610      	mov	r0, r2
 80012f6:	4619      	mov	r1, r3
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	461a      	mov	r2, r3
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	f7fe ffde 	bl	80002c0 <__aeabi_uldivmod>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4613      	mov	r3, r2
 800130a:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800130c:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <HAL_RCC_GetSysClockFreq+0x358>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	0f1b      	lsrs	r3, r3, #28
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8001318:	69fa      	ldr	r2, [r7, #28]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001320:	61bb      	str	r3, [r7, #24]
      break;
 8001322:	e002      	b.n	800132a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <HAL_RCC_GetSysClockFreq+0x35c>)
 8001326:	61bb      	str	r3, [r7, #24]
      break;
 8001328:	bf00      	nop
    }
  }
  return sysclockfreq;
 800132a:	69bb      	ldr	r3, [r7, #24]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3720      	adds	r7, #32
 8001330:	46bd      	mov	sp, r7
 8001332:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800
 800133c:	00f42400 	.word	0x00f42400
 8001340:	007a1200 	.word	0x007a1200

08001344 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800134c:	2300      	movs	r3, #0
 800134e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 8083 	beq.w	8001464 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800135e:	4b95      	ldr	r3, [pc, #596]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	f003 030c 	and.w	r3, r3, #12
 8001366:	2b04      	cmp	r3, #4
 8001368:	d019      	beq.n	800139e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800136a:	4b92      	ldr	r3, [pc, #584]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001372:	2b08      	cmp	r3, #8
 8001374:	d106      	bne.n	8001384 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001376:	4b8f      	ldr	r3, [pc, #572]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800137e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001382:	d00c      	beq.n	800139e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001384:	4b8b      	ldr	r3, [pc, #556]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800138c:	2b0c      	cmp	r3, #12
 800138e:	d112      	bne.n	80013b6 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001390:	4b88      	ldr	r3, [pc, #544]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001398:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800139c:	d10b      	bne.n	80013b6 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800139e:	4b85      	ldr	r3, [pc, #532]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d05b      	beq.n	8001462 <HAL_RCC_OscConfig+0x11e>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d157      	bne.n	8001462 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e216      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013be:	d106      	bne.n	80013ce <HAL_RCC_OscConfig+0x8a>
 80013c0:	4b7c      	ldr	r3, [pc, #496]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a7b      	ldr	r2, [pc, #492]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ca:	6013      	str	r3, [r2, #0]
 80013cc:	e01d      	b.n	800140a <HAL_RCC_OscConfig+0xc6>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013d6:	d10c      	bne.n	80013f2 <HAL_RCC_OscConfig+0xae>
 80013d8:	4b76      	ldr	r3, [pc, #472]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a75      	ldr	r2, [pc, #468]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013e2:	6013      	str	r3, [r2, #0]
 80013e4:	4b73      	ldr	r3, [pc, #460]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a72      	ldr	r2, [pc, #456]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	e00b      	b.n	800140a <HAL_RCC_OscConfig+0xc6>
 80013f2:	4b70      	ldr	r3, [pc, #448]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a6f      	ldr	r2, [pc, #444]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80013f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	4b6d      	ldr	r3, [pc, #436]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a6c      	ldr	r2, [pc, #432]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001404:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001408:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d013      	beq.n	800143a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001412:	f7ff f937 	bl	8000684 <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800141a:	f7ff f933 	bl	8000684 <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b64      	cmp	r3, #100	; 0x64
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e1db      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800142c:	4b61      	ldr	r3, [pc, #388]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0xd6>
 8001438:	e014      	b.n	8001464 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143a:	f7ff f923 	bl	8000684 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001442:	f7ff f91f 	bl	8000684 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b64      	cmp	r3, #100	; 0x64
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e1c7      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001454:	4b57      	ldr	r3, [pc, #348]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d1f0      	bne.n	8001442 <HAL_RCC_OscConfig+0xfe>
 8001460:	e000      	b.n	8001464 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001462:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d06f      	beq.n	8001550 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001470:	4b50      	ldr	r3, [pc, #320]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f003 030c 	and.w	r3, r3, #12
 8001478:	2b00      	cmp	r3, #0
 800147a:	d017      	beq.n	80014ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800147c:	4b4d      	ldr	r3, [pc, #308]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001484:	2b08      	cmp	r3, #8
 8001486:	d105      	bne.n	8001494 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001488:	4b4a      	ldr	r3, [pc, #296]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00b      	beq.n	80014ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001494:	4b47      	ldr	r3, [pc, #284]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800149c:	2b0c      	cmp	r3, #12
 800149e:	d11c      	bne.n	80014da <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014a0:	4b44      	ldr	r3, [pc, #272]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d116      	bne.n	80014da <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ac:	4b41      	ldr	r3, [pc, #260]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0302 	and.w	r3, r3, #2
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d005      	beq.n	80014c4 <HAL_RCC_OscConfig+0x180>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d001      	beq.n	80014c4 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e18f      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014c4:	4b3b      	ldr	r3, [pc, #236]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	4938      	ldr	r1, [pc, #224]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80014d4:	4313      	orrs	r3, r2
 80014d6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014d8:	e03a      	b.n	8001550 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d020      	beq.n	8001524 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014e2:	4b35      	ldr	r3, [pc, #212]	; (80015b8 <HAL_RCC_OscConfig+0x274>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e8:	f7ff f8cc 	bl	8000684 <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ee:	e008      	b.n	8001502 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014f0:	f7ff f8c8 	bl	8000684 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d901      	bls.n	8001502 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e170      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001502:	4b2c      	ldr	r3, [pc, #176]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d0f0      	beq.n	80014f0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800150e:	4b29      	ldr	r3, [pc, #164]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	4925      	ldr	r1, [pc, #148]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 800151e:	4313      	orrs	r3, r2
 8001520:	600b      	str	r3, [r1, #0]
 8001522:	e015      	b.n	8001550 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001524:	4b24      	ldr	r3, [pc, #144]	; (80015b8 <HAL_RCC_OscConfig+0x274>)
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800152a:	f7ff f8ab 	bl	8000684 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001532:	f7ff f8a7 	bl	8000684 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e14f      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f0      	bne.n	8001532 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0308 	and.w	r3, r3, #8
 8001558:	2b00      	cmp	r3, #0
 800155a:	d037      	beq.n	80015cc <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d016      	beq.n	8001592 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001564:	4b15      	ldr	r3, [pc, #84]	; (80015bc <HAL_RCC_OscConfig+0x278>)
 8001566:	2201      	movs	r2, #1
 8001568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800156a:	f7ff f88b 	bl	8000684 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001572:	f7ff f887 	bl	8000684 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e12f      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001584:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 8001586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0f0      	beq.n	8001572 <HAL_RCC_OscConfig+0x22e>
 8001590:	e01c      	b.n	80015cc <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001592:	4b0a      	ldr	r3, [pc, #40]	; (80015bc <HAL_RCC_OscConfig+0x278>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001598:	f7ff f874 	bl	8000684 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800159e:	e00f      	b.n	80015c0 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015a0:	f7ff f870 	bl	8000684 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d908      	bls.n	80015c0 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e118      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
 80015b2:	bf00      	nop
 80015b4:	40023800 	.word	0x40023800
 80015b8:	42470000 	.word	0x42470000
 80015bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015c0:	4b8a      	ldr	r3, [pc, #552]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80015c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d1e9      	bne.n	80015a0 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	f000 8097 	beq.w	8001708 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015da:	2300      	movs	r3, #0
 80015dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015de:	4b83      	ldr	r3, [pc, #524]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d10f      	bne.n	800160a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	4b7f      	ldr	r3, [pc, #508]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	4a7e      	ldr	r2, [pc, #504]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80015f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f8:	6413      	str	r3, [r2, #64]	; 0x40
 80015fa:	4b7c      	ldr	r3, [pc, #496]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001606:	2301      	movs	r3, #1
 8001608:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800160a:	4b79      	ldr	r3, [pc, #484]	; (80017f0 <HAL_RCC_OscConfig+0x4ac>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001612:	2b00      	cmp	r3, #0
 8001614:	d118      	bne.n	8001648 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001616:	4b76      	ldr	r3, [pc, #472]	; (80017f0 <HAL_RCC_OscConfig+0x4ac>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a75      	ldr	r2, [pc, #468]	; (80017f0 <HAL_RCC_OscConfig+0x4ac>)
 800161c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001620:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001622:	f7ff f82f 	bl	8000684 <HAL_GetTick>
 8001626:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800162a:	f7ff f82b 	bl	8000684 <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e0d3      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800163c:	4b6c      	ldr	r3, [pc, #432]	; (80017f0 <HAL_RCC_OscConfig+0x4ac>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001644:	2b00      	cmp	r3, #0
 8001646:	d0f0      	beq.n	800162a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d106      	bne.n	800165e <HAL_RCC_OscConfig+0x31a>
 8001650:	4b66      	ldr	r3, [pc, #408]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001654:	4a65      	ldr	r2, [pc, #404]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	6713      	str	r3, [r2, #112]	; 0x70
 800165c:	e01c      	b.n	8001698 <HAL_RCC_OscConfig+0x354>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	2b05      	cmp	r3, #5
 8001664:	d10c      	bne.n	8001680 <HAL_RCC_OscConfig+0x33c>
 8001666:	4b61      	ldr	r3, [pc, #388]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800166a:	4a60      	ldr	r2, [pc, #384]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	6713      	str	r3, [r2, #112]	; 0x70
 8001672:	4b5e      	ldr	r3, [pc, #376]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001676:	4a5d      	ldr	r2, [pc, #372]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6713      	str	r3, [r2, #112]	; 0x70
 800167e:	e00b      	b.n	8001698 <HAL_RCC_OscConfig+0x354>
 8001680:	4b5a      	ldr	r3, [pc, #360]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001684:	4a59      	ldr	r2, [pc, #356]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001686:	f023 0301 	bic.w	r3, r3, #1
 800168a:	6713      	str	r3, [r2, #112]	; 0x70
 800168c:	4b57      	ldr	r3, [pc, #348]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 800168e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001690:	4a56      	ldr	r2, [pc, #344]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001692:	f023 0304 	bic.w	r3, r3, #4
 8001696:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d015      	beq.n	80016cc <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a0:	f7fe fff0 	bl	8000684 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a6:	e00a      	b.n	80016be <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a8:	f7fe ffec 	bl	8000684 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e092      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016be:	4b4b      	ldr	r3, [pc, #300]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80016c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0ee      	beq.n	80016a8 <HAL_RCC_OscConfig+0x364>
 80016ca:	e014      	b.n	80016f6 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016cc:	f7fe ffda 	bl	8000684 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016d2:	e00a      	b.n	80016ea <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016d4:	f7fe ffd6 	bl	8000684 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	f241 3288 	movw	r2, #5000	; 0x1388
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e07c      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ea:	4b40      	ldr	r3, [pc, #256]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80016ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1ee      	bne.n	80016d4 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016f6:	7dfb      	ldrb	r3, [r7, #23]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d105      	bne.n	8001708 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016fc:	4b3b      	ldr	r3, [pc, #236]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	4a3a      	ldr	r2, [pc, #232]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001702:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001706:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d068      	beq.n	80017e2 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001710:	4b36      	ldr	r3, [pc, #216]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	f003 030c 	and.w	r3, r3, #12
 8001718:	2b08      	cmp	r3, #8
 800171a:	d060      	beq.n	80017de <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	2b02      	cmp	r3, #2
 8001722:	d145      	bne.n	80017b0 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001724:	4b33      	ldr	r3, [pc, #204]	; (80017f4 <HAL_RCC_OscConfig+0x4b0>)
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800172a:	f7fe ffab 	bl	8000684 <HAL_GetTick>
 800172e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001730:	e008      	b.n	8001744 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001732:	f7fe ffa7 	bl	8000684 <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d901      	bls.n	8001744 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001740:	2303      	movs	r3, #3
 8001742:	e04f      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001744:	4b29      	ldr	r3, [pc, #164]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1f0      	bne.n	8001732 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	69da      	ldr	r2, [r3, #28]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a1b      	ldr	r3, [r3, #32]
 8001758:	431a      	orrs	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175e:	019b      	lsls	r3, r3, #6
 8001760:	431a      	orrs	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001766:	085b      	lsrs	r3, r3, #1
 8001768:	3b01      	subs	r3, #1
 800176a:	041b      	lsls	r3, r3, #16
 800176c:	431a      	orrs	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001772:	061b      	lsls	r3, r3, #24
 8001774:	431a      	orrs	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	071b      	lsls	r3, r3, #28
 800177c:	491b      	ldr	r1, [pc, #108]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 800177e:	4313      	orrs	r3, r2
 8001780:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001782:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <HAL_RCC_OscConfig+0x4b0>)
 8001784:	2201      	movs	r2, #1
 8001786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001788:	f7fe ff7c 	bl	8000684 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001790:	f7fe ff78 	bl	8000684 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e020      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a2:	4b12      	ldr	r3, [pc, #72]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0f0      	beq.n	8001790 <HAL_RCC_OscConfig+0x44c>
 80017ae:	e018      	b.n	80017e2 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017b0:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <HAL_RCC_OscConfig+0x4b0>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b6:	f7fe ff65 	bl	8000684 <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017bc:	e008      	b.n	80017d0 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017be:	f7fe ff61 	bl	8000684 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d901      	bls.n	80017d0 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e009      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017d0:	4b06      	ldr	r3, [pc, #24]	; (80017ec <HAL_RCC_OscConfig+0x4a8>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1f0      	bne.n	80017be <HAL_RCC_OscConfig+0x47a>
 80017dc:	e001      	b.n	80017e2 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e000      	b.n	80017e4 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40007000 	.word	0x40007000
 80017f4:	42470060 	.word	0x42470060

080017f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e056      	b.n	80018b8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d106      	bne.n	800182a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f003 fc21 	bl	800506c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2202      	movs	r2, #2
 800182e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001840:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	431a      	orrs	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	431a      	orrs	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	691b      	ldr	r3, [r3, #16]
 8001856:	431a      	orrs	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	695b      	ldr	r3, [r3, #20]
 800185c:	431a      	orrs	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	431a      	orrs	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a1b      	ldr	r3, [r3, #32]
 8001872:	ea42 0103 	orr.w	r1, r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	430a      	orrs	r2, r1
 8001880:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	0c1b      	lsrs	r3, r3, #16
 8001888:	f003 0104 	and.w	r1, r3, #4
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	69da      	ldr	r2, [r3, #28]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2201      	movs	r2, #1
 80018b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	4613      	mov	r3, r2
 80018ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80018d0:	2300      	movs	r3, #0
 80018d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d101      	bne.n	80018e2 <HAL_SPI_Transmit+0x22>
 80018de:	2302      	movs	r3, #2
 80018e0:	e11e      	b.n	8001b20 <HAL_SPI_Transmit+0x260>
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2201      	movs	r2, #1
 80018e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80018ea:	f7fe fecb 	bl	8000684 <HAL_GetTick>
 80018ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80018f0:	88fb      	ldrh	r3, [r7, #6]
 80018f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d002      	beq.n	8001906 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001900:	2302      	movs	r3, #2
 8001902:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001904:	e103      	b.n	8001b0e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d002      	beq.n	8001912 <HAL_SPI_Transmit+0x52>
 800190c:	88fb      	ldrh	r3, [r7, #6]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d102      	bne.n	8001918 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001916:	e0fa      	b.n	8001b0e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2203      	movs	r2, #3
 800191c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2200      	movs	r2, #0
 8001924:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	68ba      	ldr	r2, [r7, #8]
 800192a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	88fa      	ldrh	r2, [r7, #6]
 8001930:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	88fa      	ldrh	r2, [r7, #6]
 8001936:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2200      	movs	r2, #0
 800193c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2200      	movs	r2, #0
 8001942:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2200      	movs	r2, #0
 8001948:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2200      	movs	r2, #0
 800194e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2200      	movs	r2, #0
 8001954:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800195e:	d107      	bne.n	8001970 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800196e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800197a:	2b40      	cmp	r3, #64	; 0x40
 800197c:	d007      	beq.n	800198e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800198c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001996:	d14b      	bne.n	8001a30 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d002      	beq.n	80019a6 <HAL_SPI_Transmit+0xe6>
 80019a0:	8afb      	ldrh	r3, [r7, #22]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d13e      	bne.n	8001a24 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	881a      	ldrh	r2, [r3, #0]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	1c9a      	adds	r2, r3, #2
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	3b01      	subs	r3, #1
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80019ca:	e02b      	b.n	8001a24 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d112      	bne.n	8001a00 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	881a      	ldrh	r2, [r3, #0]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	1c9a      	adds	r2, r3, #2
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	3b01      	subs	r3, #1
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80019fe:	e011      	b.n	8001a24 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a00:	f7fe fe40 	bl	8000684 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d803      	bhi.n	8001a18 <HAL_SPI_Transmit+0x158>
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a16:	d102      	bne.n	8001a1e <HAL_SPI_Transmit+0x15e>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d102      	bne.n	8001a24 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001a22:	e074      	b.n	8001b0e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1ce      	bne.n	80019cc <HAL_SPI_Transmit+0x10c>
 8001a2e:	e04c      	b.n	8001aca <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d002      	beq.n	8001a3e <HAL_SPI_Transmit+0x17e>
 8001a38:	8afb      	ldrh	r3, [r7, #22]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d140      	bne.n	8001ac0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	330c      	adds	r3, #12
 8001a48:	7812      	ldrb	r2, [r2, #0]
 8001a4a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a50:	1c5a      	adds	r2, r3, #1
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001a64:	e02c      	b.n	8001ac0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d113      	bne.n	8001a9c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	330c      	adds	r3, #12
 8001a7e:	7812      	ldrb	r2, [r2, #0]
 8001a80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	3b01      	subs	r3, #1
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	86da      	strh	r2, [r3, #54]	; 0x36
 8001a9a:	e011      	b.n	8001ac0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a9c:	f7fe fdf2 	bl	8000684 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	683a      	ldr	r2, [r7, #0]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d803      	bhi.n	8001ab4 <HAL_SPI_Transmit+0x1f4>
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab2:	d102      	bne.n	8001aba <HAL_SPI_Transmit+0x1fa>
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d102      	bne.n	8001ac0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001abe:	e026      	b.n	8001b0e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1cd      	bne.n	8001a66 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	6839      	ldr	r1, [r7, #0]
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f000 fba4 	bl	800221c <SPI_EndRxTxTransaction>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d002      	beq.n	8001ae0 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2220      	movs	r2, #32
 8001ade:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10a      	bne.n	8001afe <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ae8:	2300      	movs	r3, #0
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	613b      	str	r3, [r7, #16]
 8001afc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d002      	beq.n	8001b0c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	77fb      	strb	r3, [r7, #31]
 8001b0a:	e000      	b.n	8001b0e <HAL_SPI_Transmit+0x24e>
  }

error:
 8001b0c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001b1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3720      	adds	r7, #32
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b088      	sub	sp, #32
 8001b2c:	af02      	add	r7, sp, #8
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	4613      	mov	r3, r2
 8001b36:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001b44:	d112      	bne.n	8001b6c <HAL_SPI_Receive+0x44>
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d10e      	bne.n	8001b6c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2204      	movs	r2, #4
 8001b52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001b56:	88fa      	ldrh	r2, [r7, #6]
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	68b9      	ldr	r1, [r7, #8]
 8001b62:	68f8      	ldr	r0, [r7, #12]
 8001b64:	f000 f8e9 	bl	8001d3a <HAL_SPI_TransmitReceive>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	e0e2      	b.n	8001d32 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d101      	bne.n	8001b7a <HAL_SPI_Receive+0x52>
 8001b76:	2302      	movs	r3, #2
 8001b78:	e0db      	b.n	8001d32 <HAL_SPI_Receive+0x20a>
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b82:	f7fe fd7f 	bl	8000684 <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d002      	beq.n	8001b9a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8001b94:	2302      	movs	r3, #2
 8001b96:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001b98:	e0c2      	b.n	8001d20 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <HAL_SPI_Receive+0x7e>
 8001ba0:	88fb      	ldrh	r3, [r7, #6]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d102      	bne.n	8001bac <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001baa:	e0b9      	b.n	8001d20 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2204      	movs	r2, #4
 8001bb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	68ba      	ldr	r2, [r7, #8]
 8001bbe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	88fa      	ldrh	r2, [r7, #6]
 8001bc4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	88fa      	ldrh	r2, [r7, #6]
 8001bca:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2200      	movs	r2, #0
 8001be2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2200      	movs	r2, #0
 8001be8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001bf2:	d107      	bne.n	8001c04 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001c02:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c0e:	2b40      	cmp	r3, #64	; 0x40
 8001c10:	d007      	beq.n	8001c22 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c20:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d162      	bne.n	8001cf0 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001c2a:	e02e      	b.n	8001c8a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d115      	bne.n	8001c66 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f103 020c 	add.w	r2, r3, #12
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c46:	7812      	ldrb	r2, [r2, #0]
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c50:	1c5a      	adds	r2, r3, #1
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001c64:	e011      	b.n	8001c8a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c66:	f7fe fd0d 	bl	8000684 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d803      	bhi.n	8001c7e <HAL_SPI_Receive+0x156>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c7c:	d102      	bne.n	8001c84 <HAL_SPI_Receive+0x15c>
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d102      	bne.n	8001c8a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001c88:	e04a      	b.n	8001d20 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d1cb      	bne.n	8001c2c <HAL_SPI_Receive+0x104>
 8001c94:	e031      	b.n	8001cfa <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d113      	bne.n	8001ccc <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68da      	ldr	r2, [r3, #12]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cae:	b292      	uxth	r2, r2
 8001cb0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cb6:	1c9a      	adds	r2, r3, #2
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001cca:	e011      	b.n	8001cf0 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ccc:	f7fe fcda 	bl	8000684 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d803      	bhi.n	8001ce4 <HAL_SPI_Receive+0x1bc>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce2:	d102      	bne.n	8001cea <HAL_SPI_Receive+0x1c2>
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d102      	bne.n	8001cf0 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001cee:	e017      	b.n	8001d20 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1cd      	bne.n	8001c96 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	6839      	ldr	r1, [r7, #0]
 8001cfe:	68f8      	ldr	r0, [r7, #12]
 8001d00:	f000 fa27 	bl	8002152 <SPI_EndRxTransaction>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2220      	movs	r2, #32
 8001d0e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d002      	beq.n	8001d1e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	75fb      	strb	r3, [r7, #23]
 8001d1c:	e000      	b.n	8001d20 <HAL_SPI_Receive+0x1f8>
  }

error :
 8001d1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001d30:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3718      	adds	r7, #24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b08c      	sub	sp, #48	; 0x30
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	60f8      	str	r0, [r7, #12]
 8001d42:	60b9      	str	r1, [r7, #8]
 8001d44:	607a      	str	r2, [r7, #4]
 8001d46:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d101      	bne.n	8001d60 <HAL_SPI_TransmitReceive+0x26>
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	e18a      	b.n	8002076 <HAL_SPI_TransmitReceive+0x33c>
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d68:	f7fe fc8c 	bl	8000684 <HAL_GetTick>
 8001d6c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001d7e:	887b      	ldrh	r3, [r7, #2]
 8001d80:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001d82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d00f      	beq.n	8001daa <HAL_SPI_TransmitReceive+0x70>
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d90:	d107      	bne.n	8001da2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d103      	bne.n	8001da2 <HAL_SPI_TransmitReceive+0x68>
 8001d9a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d9e:	2b04      	cmp	r3, #4
 8001da0:	d003      	beq.n	8001daa <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001da2:	2302      	movs	r3, #2
 8001da4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001da8:	e15b      	b.n	8002062 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d005      	beq.n	8001dbc <HAL_SPI_TransmitReceive+0x82>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <HAL_SPI_TransmitReceive+0x82>
 8001db6:	887b      	ldrh	r3, [r7, #2]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d103      	bne.n	8001dc4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001dc2:	e14e      	b.n	8002062 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d003      	beq.n	8001dd8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2205      	movs	r2, #5
 8001dd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	887a      	ldrh	r2, [r7, #2]
 8001de8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	887a      	ldrh	r2, [r7, #2]
 8001dee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	68ba      	ldr	r2, [r7, #8]
 8001df4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	887a      	ldrh	r2, [r7, #2]
 8001dfa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	887a      	ldrh	r2, [r7, #2]
 8001e00:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2200      	movs	r2, #0
 8001e06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e18:	2b40      	cmp	r3, #64	; 0x40
 8001e1a:	d007      	beq.n	8001e2c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e34:	d178      	bne.n	8001f28 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d002      	beq.n	8001e44 <HAL_SPI_TransmitReceive+0x10a>
 8001e3e:	8b7b      	ldrh	r3, [r7, #26]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d166      	bne.n	8001f12 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e48:	881a      	ldrh	r2, [r3, #0]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e54:	1c9a      	adds	r2, r3, #2
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	3b01      	subs	r3, #1
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e68:	e053      	b.n	8001f12 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d11b      	bne.n	8001eb0 <HAL_SPI_TransmitReceive+0x176>
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d016      	beq.n	8001eb0 <HAL_SPI_TransmitReceive+0x176>
 8001e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d113      	bne.n	8001eb0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8c:	881a      	ldrh	r2, [r3, #0]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e98:	1c9a      	adds	r2, r3, #2
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d119      	bne.n	8001ef2 <HAL_SPI_TransmitReceive+0x1b8>
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d014      	beq.n	8001ef2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed2:	b292      	uxth	r2, r2
 8001ed4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eda:	1c9a      	adds	r2, r3, #2
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001ef2:	f7fe fbc7 	bl	8000684 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d807      	bhi.n	8001f12 <HAL_SPI_TransmitReceive+0x1d8>
 8001f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f08:	d003      	beq.n	8001f12 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001f10:	e0a7      	b.n	8002062 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1a6      	bne.n	8001e6a <HAL_SPI_TransmitReceive+0x130>
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1a1      	bne.n	8001e6a <HAL_SPI_TransmitReceive+0x130>
 8001f26:	e07c      	b.n	8002022 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d002      	beq.n	8001f36 <HAL_SPI_TransmitReceive+0x1fc>
 8001f30:	8b7b      	ldrh	r3, [r7, #26]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d16b      	bne.n	800200e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	330c      	adds	r3, #12
 8001f40:	7812      	ldrb	r2, [r2, #0]
 8001f42:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f48:	1c5a      	adds	r2, r3, #1
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	3b01      	subs	r3, #1
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f5c:	e057      	b.n	800200e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d11c      	bne.n	8001fa6 <HAL_SPI_TransmitReceive+0x26c>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d017      	beq.n	8001fa6 <HAL_SPI_TransmitReceive+0x26c>
 8001f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d114      	bne.n	8001fa6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	330c      	adds	r3, #12
 8001f86:	7812      	ldrb	r2, [r2, #0]
 8001f88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	1c5a      	adds	r2, r3, #1
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d119      	bne.n	8001fe8 <HAL_SPI_TransmitReceive+0x2ae>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d014      	beq.n	8001fe8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68da      	ldr	r2, [r3, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd0:	1c5a      	adds	r2, r3, #1
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001fe8:	f7fe fb4c 	bl	8000684 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d803      	bhi.n	8002000 <HAL_SPI_TransmitReceive+0x2c6>
 8001ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ffe:	d102      	bne.n	8002006 <HAL_SPI_TransmitReceive+0x2cc>
 8002000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002002:	2b00      	cmp	r3, #0
 8002004:	d103      	bne.n	800200e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800200c:	e029      	b.n	8002062 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002012:	b29b      	uxth	r3, r3
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1a2      	bne.n	8001f5e <HAL_SPI_TransmitReceive+0x224>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800201c:	b29b      	uxth	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d19d      	bne.n	8001f5e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002024:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f000 f8f8 	bl	800221c <SPI_EndRxTxTransaction>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d006      	beq.n	8002040 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2220      	movs	r2, #32
 800203c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800203e:	e010      	b.n	8002062 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d10b      	bne.n	8002060 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	e000      	b.n	8002062 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002060:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2201      	movs	r2, #1
 8002066:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002072:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002076:	4618      	mov	r0, r3
 8002078:	3730      	adds	r7, #48	; 0x30
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b084      	sub	sp, #16
 8002082:	af00      	add	r7, sp, #0
 8002084:	60f8      	str	r0, [r7, #12]
 8002086:	60b9      	str	r1, [r7, #8]
 8002088:	603b      	str	r3, [r7, #0]
 800208a:	4613      	mov	r3, r2
 800208c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800208e:	e04c      	b.n	800212a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002096:	d048      	beq.n	800212a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002098:	f7fe faf4 	bl	8000684 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d902      	bls.n	80020ae <SPI_WaitFlagStateUntilTimeout+0x30>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d13d      	bne.n	800212a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80020bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80020c6:	d111      	bne.n	80020ec <SPI_WaitFlagStateUntilTimeout+0x6e>
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020d0:	d004      	beq.n	80020dc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020da:	d107      	bne.n	80020ec <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020f4:	d10f      	bne.n	8002116 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002114:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e00f      	b.n	800214a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	4013      	ands	r3, r2
 8002134:	68ba      	ldr	r2, [r7, #8]
 8002136:	429a      	cmp	r2, r3
 8002138:	bf0c      	ite	eq
 800213a:	2301      	moveq	r3, #1
 800213c:	2300      	movne	r3, #0
 800213e:	b2db      	uxtb	r3, r3
 8002140:	461a      	mov	r2, r3
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	429a      	cmp	r2, r3
 8002146:	d1a3      	bne.n	8002090 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b086      	sub	sp, #24
 8002156:	af02      	add	r7, sp, #8
 8002158:	60f8      	str	r0, [r7, #12]
 800215a:	60b9      	str	r1, [r7, #8]
 800215c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002166:	d111      	bne.n	800218c <SPI_EndRxTransaction+0x3a>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002170:	d004      	beq.n	800217c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800217a:	d107      	bne.n	800218c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800218a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002194:	d12a      	bne.n	80021ec <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800219e:	d012      	beq.n	80021c6 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	2200      	movs	r2, #0
 80021a8:	2180      	movs	r1, #128	; 0x80
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f7ff ff67 	bl	800207e <SPI_WaitFlagStateUntilTimeout>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d02d      	beq.n	8002212 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ba:	f043 0220 	orr.w	r2, r3, #32
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e026      	b.n	8002214 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	2200      	movs	r2, #0
 80021ce:	2101      	movs	r1, #1
 80021d0:	68f8      	ldr	r0, [r7, #12]
 80021d2:	f7ff ff54 	bl	800207e <SPI_WaitFlagStateUntilTimeout>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d01a      	beq.n	8002212 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021e0:	f043 0220 	orr.w	r2, r3, #32
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e013      	b.n	8002214 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	2200      	movs	r2, #0
 80021f4:	2101      	movs	r1, #1
 80021f6:	68f8      	ldr	r0, [r7, #12]
 80021f8:	f7ff ff41 	bl	800207e <SPI_WaitFlagStateUntilTimeout>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d007      	beq.n	8002212 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002206:	f043 0220 	orr.w	r2, r3, #32
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e000      	b.n	8002214 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af02      	add	r7, sp, #8
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002228:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <SPI_EndRxTxTransaction+0x7c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a1b      	ldr	r2, [pc, #108]	; (800229c <SPI_EndRxTxTransaction+0x80>)
 800222e:	fba2 2303 	umull	r2, r3, r2, r3
 8002232:	0d5b      	lsrs	r3, r3, #21
 8002234:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002238:	fb02 f303 	mul.w	r3, r2, r3
 800223c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002246:	d112      	bne.n	800226e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2200      	movs	r2, #0
 8002250:	2180      	movs	r1, #128	; 0x80
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f7ff ff13 	bl	800207e <SPI_WaitFlagStateUntilTimeout>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d016      	beq.n	800228c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002262:	f043 0220 	orr.w	r2, r3, #32
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e00f      	b.n	800228e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00a      	beq.n	800228a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	3b01      	subs	r3, #1
 8002278:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002284:	2b80      	cmp	r3, #128	; 0x80
 8002286:	d0f2      	beq.n	800226e <SPI_EndRxTxTransaction+0x52>
 8002288:	e000      	b.n	800228c <SPI_EndRxTxTransaction+0x70>
        break;
 800228a:	bf00      	nop
  }

  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000008 	.word	0x20000008
 800229c:	165e9f81 	.word	0x165e9f81

080022a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e01d      	b.n	80022ee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d106      	bne.n	80022cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f003 f832 	bl	8005330 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2202      	movs	r2, #2
 80022d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3304      	adds	r3, #4
 80022dc:	4619      	mov	r1, r3
 80022de:	4610      	mov	r0, r2
 80022e0:	f000 f95e 	bl	80025a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b085      	sub	sp, #20
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f042 0201 	orr.w	r2, r2, #1
 800230c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 0307 	and.w	r3, r3, #7
 8002318:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2b06      	cmp	r3, #6
 800231e:	d007      	beq.n	8002330 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f042 0201 	orr.w	r2, r2, #1
 800232e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b02      	cmp	r3, #2
 8002352:	d122      	bne.n	800239a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b02      	cmp	r3, #2
 8002360:	d11b      	bne.n	800239a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f06f 0202 	mvn.w	r2, #2
 800236a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	f003 0303 	and.w	r3, r3, #3
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f000 f8ee 	bl	8002562 <HAL_TIM_IC_CaptureCallback>
 8002386:	e005      	b.n	8002394 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f000 f8e0 	bl	800254e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 f8f1 	bl	8002576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	691b      	ldr	r3, [r3, #16]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d122      	bne.n	80023ee <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	f003 0304 	and.w	r3, r3, #4
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d11b      	bne.n	80023ee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f06f 0204 	mvn.w	r2, #4
 80023be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2202      	movs	r2, #2
 80023c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 f8c4 	bl	8002562 <HAL_TIM_IC_CaptureCallback>
 80023da:	e005      	b.n	80023e8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 f8b6 	bl	800254e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 f8c7 	bl	8002576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	2b08      	cmp	r3, #8
 80023fa:	d122      	bne.n	8002442 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	f003 0308 	and.w	r3, r3, #8
 8002406:	2b08      	cmp	r3, #8
 8002408:	d11b      	bne.n	8002442 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f06f 0208 	mvn.w	r2, #8
 8002412:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2204      	movs	r2, #4
 8002418:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	69db      	ldr	r3, [r3, #28]
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	2b00      	cmp	r3, #0
 8002426:	d003      	beq.n	8002430 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f000 f89a 	bl	8002562 <HAL_TIM_IC_CaptureCallback>
 800242e:	e005      	b.n	800243c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f000 f88c 	bl	800254e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 f89d 	bl	8002576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	691b      	ldr	r3, [r3, #16]
 8002448:	f003 0310 	and.w	r3, r3, #16
 800244c:	2b10      	cmp	r3, #16
 800244e:	d122      	bne.n	8002496 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	f003 0310 	and.w	r3, r3, #16
 800245a:	2b10      	cmp	r3, #16
 800245c:	d11b      	bne.n	8002496 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f06f 0210 	mvn.w	r2, #16
 8002466:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2208      	movs	r2, #8
 800246c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002478:	2b00      	cmp	r3, #0
 800247a:	d003      	beq.n	8002484 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f000 f870 	bl	8002562 <HAL_TIM_IC_CaptureCallback>
 8002482:	e005      	b.n	8002490 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f862 	bl	800254e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 f873 	bl	8002576 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d10e      	bne.n	80024c2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d107      	bne.n	80024c2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f06f 0201 	mvn.w	r2, #1
 80024ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f002 ff5f 	bl	8005380 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024cc:	2b80      	cmp	r3, #128	; 0x80
 80024ce:	d10e      	bne.n	80024ee <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024da:	2b80      	cmp	r3, #128	; 0x80
 80024dc:	d107      	bne.n	80024ee <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80024e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f000 f97f 	bl	80027ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024f8:	2b40      	cmp	r3, #64	; 0x40
 80024fa:	d10e      	bne.n	800251a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002506:	2b40      	cmp	r3, #64	; 0x40
 8002508:	d107      	bne.n	800251a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 f838 	bl	800258a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	f003 0320 	and.w	r3, r3, #32
 8002524:	2b20      	cmp	r3, #32
 8002526:	d10e      	bne.n	8002546 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	f003 0320 	and.w	r3, r3, #32
 8002532:	2b20      	cmp	r3, #32
 8002534:	d107      	bne.n	8002546 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f06f 0220 	mvn.w	r2, #32
 800253e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f000 f949 	bl	80027d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800254e:	b480      	push	{r7}
 8002550:	b083      	sub	sp, #12
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002562:	b480      	push	{r7}
 8002564:	b083      	sub	sp, #12
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
	...

080025a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a40      	ldr	r2, [pc, #256]	; (80026b4 <TIM_Base_SetConfig+0x114>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d013      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025be:	d00f      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a3d      	ldr	r2, [pc, #244]	; (80026b8 <TIM_Base_SetConfig+0x118>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d00b      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a3c      	ldr	r2, [pc, #240]	; (80026bc <TIM_Base_SetConfig+0x11c>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d007      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a3b      	ldr	r2, [pc, #236]	; (80026c0 <TIM_Base_SetConfig+0x120>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d003      	beq.n	80025e0 <TIM_Base_SetConfig+0x40>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a3a      	ldr	r2, [pc, #232]	; (80026c4 <TIM_Base_SetConfig+0x124>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d108      	bne.n	80025f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a2f      	ldr	r2, [pc, #188]	; (80026b4 <TIM_Base_SetConfig+0x114>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d02b      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002600:	d027      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a2c      	ldr	r2, [pc, #176]	; (80026b8 <TIM_Base_SetConfig+0x118>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d023      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a2b      	ldr	r2, [pc, #172]	; (80026bc <TIM_Base_SetConfig+0x11c>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d01f      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a2a      	ldr	r2, [pc, #168]	; (80026c0 <TIM_Base_SetConfig+0x120>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d01b      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a29      	ldr	r2, [pc, #164]	; (80026c4 <TIM_Base_SetConfig+0x124>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d017      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a28      	ldr	r2, [pc, #160]	; (80026c8 <TIM_Base_SetConfig+0x128>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d013      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a27      	ldr	r2, [pc, #156]	; (80026cc <TIM_Base_SetConfig+0x12c>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d00f      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a26      	ldr	r2, [pc, #152]	; (80026d0 <TIM_Base_SetConfig+0x130>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00b      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a25      	ldr	r2, [pc, #148]	; (80026d4 <TIM_Base_SetConfig+0x134>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d007      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a24      	ldr	r2, [pc, #144]	; (80026d8 <TIM_Base_SetConfig+0x138>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d003      	beq.n	8002652 <TIM_Base_SetConfig+0xb2>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a23      	ldr	r2, [pc, #140]	; (80026dc <TIM_Base_SetConfig+0x13c>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d108      	bne.n	8002664 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002658:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	4313      	orrs	r3, r2
 8002662:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	4313      	orrs	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a0a      	ldr	r2, [pc, #40]	; (80026b4 <TIM_Base_SetConfig+0x114>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d003      	beq.n	8002698 <TIM_Base_SetConfig+0xf8>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a0c      	ldr	r2, [pc, #48]	; (80026c4 <TIM_Base_SetConfig+0x124>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d103      	bne.n	80026a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	615a      	str	r2, [r3, #20]
}
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40010000 	.word	0x40010000
 80026b8:	40000400 	.word	0x40000400
 80026bc:	40000800 	.word	0x40000800
 80026c0:	40000c00 	.word	0x40000c00
 80026c4:	40010400 	.word	0x40010400
 80026c8:	40014000 	.word	0x40014000
 80026cc:	40014400 	.word	0x40014400
 80026d0:	40014800 	.word	0x40014800
 80026d4:	40001800 	.word	0x40001800
 80026d8:	40001c00 	.word	0x40001c00
 80026dc:	40002000 	.word	0x40002000

080026e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d101      	bne.n	80026f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026f4:	2302      	movs	r3, #2
 80026f6:	e05a      	b.n	80027ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2202      	movs	r2, #2
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800271e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	4313      	orrs	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a21      	ldr	r2, [pc, #132]	; (80027bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d022      	beq.n	8002782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002744:	d01d      	beq.n	8002782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a1d      	ldr	r2, [pc, #116]	; (80027c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d018      	beq.n	8002782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a1b      	ldr	r2, [pc, #108]	; (80027c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d013      	beq.n	8002782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a1a      	ldr	r2, [pc, #104]	; (80027c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d00e      	beq.n	8002782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a18      	ldr	r2, [pc, #96]	; (80027cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d009      	beq.n	8002782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a17      	ldr	r2, [pc, #92]	; (80027d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d004      	beq.n	8002782 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a15      	ldr	r2, [pc, #84]	; (80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d10c      	bne.n	800279c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002788:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	4313      	orrs	r3, r2
 8002792:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68ba      	ldr	r2, [r7, #8]
 800279a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	40010000 	.word	0x40010000
 80027c0:	40000400 	.word	0x40000400
 80027c4:	40000800 	.word	0x40000800
 80027c8:	40000c00 	.word	0x40000c00
 80027cc:	40010400 	.word	0x40010400
 80027d0:	40014000 	.word	0x40014000
 80027d4:	40001800 	.word	0x40001800

080027d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e03f      	b.n	8002892 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d106      	bne.n	800282c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f002 fe06 	bl	8005438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2224      	movs	r2, #36	; 0x24
 8002830:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002842:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 fb97 	bl	8002f78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	691a      	ldr	r2, [r3, #16]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002858:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	695a      	ldr	r2, [r3, #20]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002868:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68da      	ldr	r2, [r3, #12]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002878:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2220      	movs	r2, #32
 8002884:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b088      	sub	sp, #32
 800289e:	af02      	add	r7, sp, #8
 80028a0:	60f8      	str	r0, [r7, #12]
 80028a2:	60b9      	str	r1, [r7, #8]
 80028a4:	603b      	str	r3, [r7, #0]
 80028a6:	4613      	mov	r3, r2
 80028a8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b20      	cmp	r3, #32
 80028b8:	f040 8083 	bne.w	80029c2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <HAL_UART_Transmit+0x2e>
 80028c2:	88fb      	ldrh	r3, [r7, #6]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e07b      	b.n	80029c4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d101      	bne.n	80028da <HAL_UART_Transmit+0x40>
 80028d6:	2302      	movs	r3, #2
 80028d8:	e074      	b.n	80029c4 <HAL_UART_Transmit+0x12a>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2221      	movs	r2, #33	; 0x21
 80028ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80028f0:	f7fd fec8 	bl	8000684 <HAL_GetTick>
 80028f4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	88fa      	ldrh	r2, [r7, #6]
 80028fa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	88fa      	ldrh	r2, [r7, #6]
 8002900:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800290a:	e042      	b.n	8002992 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002910:	b29b      	uxth	r3, r3
 8002912:	3b01      	subs	r3, #1
 8002914:	b29a      	uxth	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002922:	d122      	bne.n	800296a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	2200      	movs	r2, #0
 800292c:	2180      	movs	r1, #128	; 0x80
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 f9b6 	bl	8002ca0 <UART_WaitOnFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e042      	b.n	80029c4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	461a      	mov	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002950:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d103      	bne.n	8002962 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	3302      	adds	r3, #2
 800295e:	60bb      	str	r3, [r7, #8]
 8002960:	e017      	b.n	8002992 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	3301      	adds	r3, #1
 8002966:	60bb      	str	r3, [r7, #8]
 8002968:	e013      	b.n	8002992 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	2200      	movs	r2, #0
 8002972:	2180      	movs	r1, #128	; 0x80
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f000 f993 	bl	8002ca0 <UART_WaitOnFlagUntilTimeout>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e01f      	b.n	80029c4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	1c5a      	adds	r2, r3, #1
 8002988:	60ba      	str	r2, [r7, #8]
 800298a:	781a      	ldrb	r2, [r3, #0]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002996:	b29b      	uxth	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1b7      	bne.n	800290c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2200      	movs	r2, #0
 80029a4:	2140      	movs	r1, #64	; 0x40
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 f97a 	bl	8002ca0 <UART_WaitOnFlagUntilTimeout>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e006      	b.n	80029c4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2220      	movs	r2, #32
 80029ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80029be:	2300      	movs	r3, #0
 80029c0:	e000      	b.n	80029c4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80029c2:	2302      	movs	r3, #2
  }
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3718      	adds	r7, #24
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	4613      	mov	r3, r2
 80029d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b20      	cmp	r3, #32
 80029e4:	d140      	bne.n	8002a68 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <HAL_UART_Receive_IT+0x26>
 80029ec:	88fb      	ldrh	r3, [r7, #6]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e039      	b.n	8002a6a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <HAL_UART_Receive_IT+0x38>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e032      	b.n	8002a6a <HAL_UART_Receive_IT+0x9e>
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	88fa      	ldrh	r2, [r7, #6]
 8002a16:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	88fa      	ldrh	r2, [r7, #6]
 8002a1c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2222      	movs	r2, #34	; 0x22
 8002a28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68da      	ldr	r2, [r3, #12]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a42:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	695a      	ldr	r2, [r3, #20]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0201 	orr.w	r2, r2, #1
 8002a52:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0220 	orr.w	r2, r2, #32
 8002a62:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	e000      	b.n	8002a6a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002a68:	2302      	movs	r3, #2
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
	...

08002a78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b088      	sub	sp, #32
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f003 030f 	and.w	r3, r3, #15
 8002aa6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10d      	bne.n	8002aca <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	f003 0320 	and.w	r3, r3, #32
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d008      	beq.n	8002aca <HAL_UART_IRQHandler+0x52>
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f9d6 	bl	8002e74 <UART_Receive_IT>
      return;
 8002ac8:	e0d0      	b.n	8002c6c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 80b0 	beq.w	8002c32 <HAL_UART_IRQHandler+0x1ba>
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d105      	bne.n	8002ae8 <HAL_UART_IRQHandler+0x70>
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f000 80a5 	beq.w	8002c32 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00a      	beq.n	8002b08 <HAL_UART_IRQHandler+0x90>
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b00:	f043 0201 	orr.w	r2, r3, #1
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00a      	beq.n	8002b28 <HAL_UART_IRQHandler+0xb0>
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d005      	beq.n	8002b28 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b20:	f043 0202 	orr.w	r2, r3, #2
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00a      	beq.n	8002b48 <HAL_UART_IRQHandler+0xd0>
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b40:	f043 0204 	orr.w	r2, r3, #4
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	f003 0308 	and.w	r3, r3, #8
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00f      	beq.n	8002b72 <HAL_UART_IRQHandler+0xfa>
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	f003 0320 	and.w	r3, r3, #32
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d104      	bne.n	8002b66 <HAL_UART_IRQHandler+0xee>
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d005      	beq.n	8002b72 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6a:	f043 0208 	orr.w	r2, r3, #8
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d077      	beq.n	8002c6a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	f003 0320 	and.w	r3, r3, #32
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d007      	beq.n	8002b94 <HAL_UART_IRQHandler+0x11c>
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	f003 0320 	and.w	r3, r3, #32
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d002      	beq.n	8002b94 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f970 	bl	8002e74 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b9e:	2b40      	cmp	r3, #64	; 0x40
 8002ba0:	bf0c      	ite	eq
 8002ba2:	2301      	moveq	r3, #1
 8002ba4:	2300      	movne	r3, #0
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bae:	f003 0308 	and.w	r3, r3, #8
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d102      	bne.n	8002bbc <HAL_UART_IRQHandler+0x144>
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d031      	beq.n	8002c20 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f000 f8b9 	bl	8002d34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bcc:	2b40      	cmp	r3, #64	; 0x40
 8002bce:	d123      	bne.n	8002c18 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695a      	ldr	r2, [r3, #20]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bde:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d013      	beq.n	8002c10 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bec:	4a21      	ldr	r2, [pc, #132]	; (8002c74 <HAL_UART_IRQHandler+0x1fc>)
 8002bee:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7fd fe86 	bl	8000906 <HAL_DMA_Abort_IT>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d016      	beq.n	8002c2e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c0e:	e00e      	b.n	8002c2e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 f83b 	bl	8002c8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c16:	e00a      	b.n	8002c2e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f837 	bl	8002c8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c1e:	e006      	b.n	8002c2e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f833 	bl	8002c8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002c2c:	e01d      	b.n	8002c6a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c2e:	bf00      	nop
    return;
 8002c30:	e01b      	b.n	8002c6a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d008      	beq.n	8002c4e <HAL_UART_IRQHandler+0x1d6>
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d003      	beq.n	8002c4e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f8a6 	bl	8002d98 <UART_Transmit_IT>
    return;
 8002c4c:	e00e      	b.n	8002c6c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d009      	beq.n	8002c6c <HAL_UART_IRQHandler+0x1f4>
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f8ee 	bl	8002e44 <UART_EndTransmit_IT>
    return;
 8002c68:	e000      	b.n	8002c6c <HAL_UART_IRQHandler+0x1f4>
    return;
 8002c6a:	bf00      	nop
  }
}
 8002c6c:	3720      	adds	r7, #32
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	08002d71 	.word	0x08002d71

08002c78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	603b      	str	r3, [r7, #0]
 8002cac:	4613      	mov	r3, r2
 8002cae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cb0:	e02c      	b.n	8002d0c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb8:	d028      	beq.n	8002d0c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d007      	beq.n	8002cd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cc0:	f7fd fce0 	bl	8000684 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d21d      	bcs.n	8002d0c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68da      	ldr	r2, [r3, #12]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002cde:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695a      	ldr	r2, [r3, #20]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 0201 	bic.w	r2, r2, #1
 8002cee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e00f      	b.n	8002d2c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	4013      	ands	r3, r2
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	461a      	mov	r2, r3
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d0c3      	beq.n	8002cb2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68da      	ldr	r2, [r3, #12]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002d4a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	695a      	ldr	r2, [r3, #20]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0201 	bic.w	r2, r2, #1
 8002d5a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2200      	movs	r2, #0
 8002d88:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f7ff ff7e 	bl	8002c8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d90:	bf00      	nop
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b21      	cmp	r3, #33	; 0x21
 8002daa:	d144      	bne.n	8002e36 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002db4:	d11a      	bne.n	8002dec <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	881b      	ldrh	r3, [r3, #0]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dca:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d105      	bne.n	8002de0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a1b      	ldr	r3, [r3, #32]
 8002dd8:	1c9a      	adds	r2, r3, #2
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	621a      	str	r2, [r3, #32]
 8002dde:	e00e      	b.n	8002dfe <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	1c5a      	adds	r2, r3, #1
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	621a      	str	r2, [r3, #32]
 8002dea:	e008      	b.n	8002dfe <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	1c59      	adds	r1, r3, #1
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6211      	str	r1, [r2, #32]
 8002df6:	781a      	ldrb	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	3b01      	subs	r3, #1
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10f      	bne.n	8002e32 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68da      	ldr	r2, [r3, #12]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e20:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68da      	ldr	r2, [r3, #12]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e30:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002e32:	2300      	movs	r3, #0
 8002e34:	e000      	b.n	8002e38 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002e36:	2302      	movs	r3, #2
  }
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e5a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2220      	movs	r2, #32
 8002e60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f7ff ff07 	bl	8002c78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b22      	cmp	r3, #34	; 0x22
 8002e86:	d171      	bne.n	8002f6c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e90:	d123      	bne.n	8002eda <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e96:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d10e      	bne.n	8002ebe <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb6:	1c9a      	adds	r2, r3, #2
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	629a      	str	r2, [r3, #40]	; 0x28
 8002ebc:	e029      	b.n	8002f12 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed2:	1c5a      	adds	r2, r3, #1
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	629a      	str	r2, [r3, #40]	; 0x28
 8002ed8:	e01b      	b.n	8002f12 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10a      	bne.n	8002ef8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6858      	ldr	r0, [r3, #4]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eec:	1c59      	adds	r1, r3, #1
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6291      	str	r1, [r2, #40]	; 0x28
 8002ef2:	b2c2      	uxtb	r2, r0
 8002ef4:	701a      	strb	r2, [r3, #0]
 8002ef6:	e00c      	b.n	8002f12 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	b2da      	uxtb	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f04:	1c58      	adds	r0, r3, #1
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	6288      	str	r0, [r1, #40]	; 0x28
 8002f0a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f0e:	b2d2      	uxtb	r2, r2
 8002f10:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	4619      	mov	r1, r3
 8002f20:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d120      	bne.n	8002f68 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0220 	bic.w	r2, r2, #32
 8002f34:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695a      	ldr	r2, [r3, #20]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0201 	bic.w	r2, r2, #1
 8002f54:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f002 faba 	bl	80054d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	e002      	b.n	8002f6e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e000      	b.n	8002f6e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002f6c:	2302      	movs	r3, #2
  }
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3710      	adds	r7, #16
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
	...

08002f78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f7c:	b0bd      	sub	sp, #244	; 0xf4
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002f90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f94:	68d9      	ldr	r1, [r3, #12]
 8002f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	ea40 0301 	orr.w	r3, r0, r1
 8002fa0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002fa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fbc:	69db      	ldr	r3, [r3, #28]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8002fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002fd0:	f021 010c 	bic.w	r1, r1, #12
 8002fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002fde:	430b      	orrs	r3, r1
 8002fe0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ff2:	6999      	ldr	r1, [r3, #24]
 8002ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	ea40 0301 	orr.w	r3, r0, r1
 8002ffe:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003004:	69db      	ldr	r3, [r3, #28]
 8003006:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800300a:	f040 81a5 	bne.w	8003358 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800300e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	4bcd      	ldr	r3, [pc, #820]	; (800334c <UART_SetConfig+0x3d4>)
 8003016:	429a      	cmp	r2, r3
 8003018:	d006      	beq.n	8003028 <UART_SetConfig+0xb0>
 800301a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	4bcb      	ldr	r3, [pc, #812]	; (8003350 <UART_SetConfig+0x3d8>)
 8003022:	429a      	cmp	r2, r3
 8003024:	f040 80cb 	bne.w	80031be <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003028:	f7fd ffc6 	bl	8000fb8 <HAL_RCC_GetPCLK2Freq>
 800302c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003030:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003034:	461c      	mov	r4, r3
 8003036:	f04f 0500 	mov.w	r5, #0
 800303a:	4622      	mov	r2, r4
 800303c:	462b      	mov	r3, r5
 800303e:	1891      	adds	r1, r2, r2
 8003040:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8003044:	415b      	adcs	r3, r3
 8003046:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800304a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800304e:	1912      	adds	r2, r2, r4
 8003050:	eb45 0303 	adc.w	r3, r5, r3
 8003054:	f04f 0000 	mov.w	r0, #0
 8003058:	f04f 0100 	mov.w	r1, #0
 800305c:	00d9      	lsls	r1, r3, #3
 800305e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003062:	00d0      	lsls	r0, r2, #3
 8003064:	4602      	mov	r2, r0
 8003066:	460b      	mov	r3, r1
 8003068:	1911      	adds	r1, r2, r4
 800306a:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800306e:	416b      	adcs	r3, r5
 8003070:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8003074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	461a      	mov	r2, r3
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	1891      	adds	r1, r2, r2
 8003082:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8003086:	415b      	adcs	r3, r3
 8003088:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800308c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003090:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8003094:	f7fd f914 	bl	80002c0 <__aeabi_uldivmod>
 8003098:	4602      	mov	r2, r0
 800309a:	460b      	mov	r3, r1
 800309c:	4bad      	ldr	r3, [pc, #692]	; (8003354 <UART_SetConfig+0x3dc>)
 800309e:	fba3 2302 	umull	r2, r3, r3, r2
 80030a2:	095b      	lsrs	r3, r3, #5
 80030a4:	011e      	lsls	r6, r3, #4
 80030a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80030aa:	461c      	mov	r4, r3
 80030ac:	f04f 0500 	mov.w	r5, #0
 80030b0:	4622      	mov	r2, r4
 80030b2:	462b      	mov	r3, r5
 80030b4:	1891      	adds	r1, r2, r2
 80030b6:	67b9      	str	r1, [r7, #120]	; 0x78
 80030b8:	415b      	adcs	r3, r3
 80030ba:	67fb      	str	r3, [r7, #124]	; 0x7c
 80030bc:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80030c0:	1912      	adds	r2, r2, r4
 80030c2:	eb45 0303 	adc.w	r3, r5, r3
 80030c6:	f04f 0000 	mov.w	r0, #0
 80030ca:	f04f 0100 	mov.w	r1, #0
 80030ce:	00d9      	lsls	r1, r3, #3
 80030d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80030d4:	00d0      	lsls	r0, r2, #3
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	1911      	adds	r1, r2, r4
 80030dc:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80030e0:	416b      	adcs	r3, r5
 80030e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80030e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	461a      	mov	r2, r3
 80030ee:	f04f 0300 	mov.w	r3, #0
 80030f2:	1891      	adds	r1, r2, r2
 80030f4:	6739      	str	r1, [r7, #112]	; 0x70
 80030f6:	415b      	adcs	r3, r3
 80030f8:	677b      	str	r3, [r7, #116]	; 0x74
 80030fa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80030fe:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8003102:	f7fd f8dd 	bl	80002c0 <__aeabi_uldivmod>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4b92      	ldr	r3, [pc, #584]	; (8003354 <UART_SetConfig+0x3dc>)
 800310c:	fba3 1302 	umull	r1, r3, r3, r2
 8003110:	095b      	lsrs	r3, r3, #5
 8003112:	2164      	movs	r1, #100	; 0x64
 8003114:	fb01 f303 	mul.w	r3, r1, r3
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	3332      	adds	r3, #50	; 0x32
 800311e:	4a8d      	ldr	r2, [pc, #564]	; (8003354 <UART_SetConfig+0x3dc>)
 8003120:	fba2 2303 	umull	r2, r3, r2, r3
 8003124:	095b      	lsrs	r3, r3, #5
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800312c:	441e      	add	r6, r3
 800312e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003132:	4618      	mov	r0, r3
 8003134:	f04f 0100 	mov.w	r1, #0
 8003138:	4602      	mov	r2, r0
 800313a:	460b      	mov	r3, r1
 800313c:	1894      	adds	r4, r2, r2
 800313e:	66bc      	str	r4, [r7, #104]	; 0x68
 8003140:	415b      	adcs	r3, r3
 8003142:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003144:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003148:	1812      	adds	r2, r2, r0
 800314a:	eb41 0303 	adc.w	r3, r1, r3
 800314e:	f04f 0400 	mov.w	r4, #0
 8003152:	f04f 0500 	mov.w	r5, #0
 8003156:	00dd      	lsls	r5, r3, #3
 8003158:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800315c:	00d4      	lsls	r4, r2, #3
 800315e:	4622      	mov	r2, r4
 8003160:	462b      	mov	r3, r5
 8003162:	1814      	adds	r4, r2, r0
 8003164:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8003168:	414b      	adcs	r3, r1
 800316a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800316e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	461a      	mov	r2, r3
 8003176:	f04f 0300 	mov.w	r3, #0
 800317a:	1891      	adds	r1, r2, r2
 800317c:	6639      	str	r1, [r7, #96]	; 0x60
 800317e:	415b      	adcs	r3, r3
 8003180:	667b      	str	r3, [r7, #100]	; 0x64
 8003182:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003186:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800318a:	f7fd f899 	bl	80002c0 <__aeabi_uldivmod>
 800318e:	4602      	mov	r2, r0
 8003190:	460b      	mov	r3, r1
 8003192:	4b70      	ldr	r3, [pc, #448]	; (8003354 <UART_SetConfig+0x3dc>)
 8003194:	fba3 1302 	umull	r1, r3, r3, r2
 8003198:	095b      	lsrs	r3, r3, #5
 800319a:	2164      	movs	r1, #100	; 0x64
 800319c:	fb01 f303 	mul.w	r3, r1, r3
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	3332      	adds	r3, #50	; 0x32
 80031a6:	4a6b      	ldr	r2, [pc, #428]	; (8003354 <UART_SetConfig+0x3dc>)
 80031a8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ac:	095b      	lsrs	r3, r3, #5
 80031ae:	f003 0207 	and.w	r2, r3, #7
 80031b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4432      	add	r2, r6
 80031ba:	609a      	str	r2, [r3, #8]
 80031bc:	e26d      	b.n	800369a <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031be:	f7fd fee7 	bl	8000f90 <HAL_RCC_GetPCLK1Freq>
 80031c2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80031c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80031ca:	461c      	mov	r4, r3
 80031cc:	f04f 0500 	mov.w	r5, #0
 80031d0:	4622      	mov	r2, r4
 80031d2:	462b      	mov	r3, r5
 80031d4:	1891      	adds	r1, r2, r2
 80031d6:	65b9      	str	r1, [r7, #88]	; 0x58
 80031d8:	415b      	adcs	r3, r3
 80031da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80031dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80031e0:	1912      	adds	r2, r2, r4
 80031e2:	eb45 0303 	adc.w	r3, r5, r3
 80031e6:	f04f 0000 	mov.w	r0, #0
 80031ea:	f04f 0100 	mov.w	r1, #0
 80031ee:	00d9      	lsls	r1, r3, #3
 80031f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80031f4:	00d0      	lsls	r0, r2, #3
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	1911      	adds	r1, r2, r4
 80031fc:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8003200:	416b      	adcs	r3, r5
 8003202:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	461a      	mov	r2, r3
 800320e:	f04f 0300 	mov.w	r3, #0
 8003212:	1891      	adds	r1, r2, r2
 8003214:	6539      	str	r1, [r7, #80]	; 0x50
 8003216:	415b      	adcs	r3, r3
 8003218:	657b      	str	r3, [r7, #84]	; 0x54
 800321a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800321e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8003222:	f7fd f84d 	bl	80002c0 <__aeabi_uldivmod>
 8003226:	4602      	mov	r2, r0
 8003228:	460b      	mov	r3, r1
 800322a:	4b4a      	ldr	r3, [pc, #296]	; (8003354 <UART_SetConfig+0x3dc>)
 800322c:	fba3 2302 	umull	r2, r3, r3, r2
 8003230:	095b      	lsrs	r3, r3, #5
 8003232:	011e      	lsls	r6, r3, #4
 8003234:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003238:	461c      	mov	r4, r3
 800323a:	f04f 0500 	mov.w	r5, #0
 800323e:	4622      	mov	r2, r4
 8003240:	462b      	mov	r3, r5
 8003242:	1891      	adds	r1, r2, r2
 8003244:	64b9      	str	r1, [r7, #72]	; 0x48
 8003246:	415b      	adcs	r3, r3
 8003248:	64fb      	str	r3, [r7, #76]	; 0x4c
 800324a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800324e:	1912      	adds	r2, r2, r4
 8003250:	eb45 0303 	adc.w	r3, r5, r3
 8003254:	f04f 0000 	mov.w	r0, #0
 8003258:	f04f 0100 	mov.w	r1, #0
 800325c:	00d9      	lsls	r1, r3, #3
 800325e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003262:	00d0      	lsls	r0, r2, #3
 8003264:	4602      	mov	r2, r0
 8003266:	460b      	mov	r3, r1
 8003268:	1911      	adds	r1, r2, r4
 800326a:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800326e:	416b      	adcs	r3, r5
 8003270:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	461a      	mov	r2, r3
 800327c:	f04f 0300 	mov.w	r3, #0
 8003280:	1891      	adds	r1, r2, r2
 8003282:	6439      	str	r1, [r7, #64]	; 0x40
 8003284:	415b      	adcs	r3, r3
 8003286:	647b      	str	r3, [r7, #68]	; 0x44
 8003288:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800328c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003290:	f7fd f816 	bl	80002c0 <__aeabi_uldivmod>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	4b2e      	ldr	r3, [pc, #184]	; (8003354 <UART_SetConfig+0x3dc>)
 800329a:	fba3 1302 	umull	r1, r3, r3, r2
 800329e:	095b      	lsrs	r3, r3, #5
 80032a0:	2164      	movs	r1, #100	; 0x64
 80032a2:	fb01 f303 	mul.w	r3, r1, r3
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	3332      	adds	r3, #50	; 0x32
 80032ac:	4a29      	ldr	r2, [pc, #164]	; (8003354 <UART_SetConfig+0x3dc>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	095b      	lsrs	r3, r3, #5
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80032ba:	441e      	add	r6, r3
 80032bc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80032c0:	4618      	mov	r0, r3
 80032c2:	f04f 0100 	mov.w	r1, #0
 80032c6:	4602      	mov	r2, r0
 80032c8:	460b      	mov	r3, r1
 80032ca:	1894      	adds	r4, r2, r2
 80032cc:	63bc      	str	r4, [r7, #56]	; 0x38
 80032ce:	415b      	adcs	r3, r3
 80032d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80032d2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80032d6:	1812      	adds	r2, r2, r0
 80032d8:	eb41 0303 	adc.w	r3, r1, r3
 80032dc:	f04f 0400 	mov.w	r4, #0
 80032e0:	f04f 0500 	mov.w	r5, #0
 80032e4:	00dd      	lsls	r5, r3, #3
 80032e6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80032ea:	00d4      	lsls	r4, r2, #3
 80032ec:	4622      	mov	r2, r4
 80032ee:	462b      	mov	r3, r5
 80032f0:	1814      	adds	r4, r2, r0
 80032f2:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 80032f6:	414b      	adcs	r3, r1
 80032f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	461a      	mov	r2, r3
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	1891      	adds	r1, r2, r2
 800330a:	6339      	str	r1, [r7, #48]	; 0x30
 800330c:	415b      	adcs	r3, r3
 800330e:	637b      	str	r3, [r7, #52]	; 0x34
 8003310:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003314:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003318:	f7fc ffd2 	bl	80002c0 <__aeabi_uldivmod>
 800331c:	4602      	mov	r2, r0
 800331e:	460b      	mov	r3, r1
 8003320:	4b0c      	ldr	r3, [pc, #48]	; (8003354 <UART_SetConfig+0x3dc>)
 8003322:	fba3 1302 	umull	r1, r3, r3, r2
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	2164      	movs	r1, #100	; 0x64
 800332a:	fb01 f303 	mul.w	r3, r1, r3
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	00db      	lsls	r3, r3, #3
 8003332:	3332      	adds	r3, #50	; 0x32
 8003334:	4a07      	ldr	r2, [pc, #28]	; (8003354 <UART_SetConfig+0x3dc>)
 8003336:	fba2 2303 	umull	r2, r3, r2, r3
 800333a:	095b      	lsrs	r3, r3, #5
 800333c:	f003 0207 	and.w	r2, r3, #7
 8003340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4432      	add	r2, r6
 8003348:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800334a:	e1a6      	b.n	800369a <UART_SetConfig+0x722>
 800334c:	40011000 	.word	0x40011000
 8003350:	40011400 	.word	0x40011400
 8003354:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	4bd1      	ldr	r3, [pc, #836]	; (80036a4 <UART_SetConfig+0x72c>)
 8003360:	429a      	cmp	r2, r3
 8003362:	d006      	beq.n	8003372 <UART_SetConfig+0x3fa>
 8003364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4bcf      	ldr	r3, [pc, #828]	; (80036a8 <UART_SetConfig+0x730>)
 800336c:	429a      	cmp	r2, r3
 800336e:	f040 80ca 	bne.w	8003506 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003372:	f7fd fe21 	bl	8000fb8 <HAL_RCC_GetPCLK2Freq>
 8003376:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800337a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800337e:	461c      	mov	r4, r3
 8003380:	f04f 0500 	mov.w	r5, #0
 8003384:	4622      	mov	r2, r4
 8003386:	462b      	mov	r3, r5
 8003388:	1891      	adds	r1, r2, r2
 800338a:	62b9      	str	r1, [r7, #40]	; 0x28
 800338c:	415b      	adcs	r3, r3
 800338e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003390:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003394:	1912      	adds	r2, r2, r4
 8003396:	eb45 0303 	adc.w	r3, r5, r3
 800339a:	f04f 0000 	mov.w	r0, #0
 800339e:	f04f 0100 	mov.w	r1, #0
 80033a2:	00d9      	lsls	r1, r3, #3
 80033a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80033a8:	00d0      	lsls	r0, r2, #3
 80033aa:	4602      	mov	r2, r0
 80033ac:	460b      	mov	r3, r1
 80033ae:	eb12 0a04 	adds.w	sl, r2, r4
 80033b2:	eb43 0b05 	adc.w	fp, r3, r5
 80033b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	4618      	mov	r0, r3
 80033be:	f04f 0100 	mov.w	r1, #0
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	f04f 0300 	mov.w	r3, #0
 80033ca:	008b      	lsls	r3, r1, #2
 80033cc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80033d0:	0082      	lsls	r2, r0, #2
 80033d2:	4650      	mov	r0, sl
 80033d4:	4659      	mov	r1, fp
 80033d6:	f7fc ff73 	bl	80002c0 <__aeabi_uldivmod>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	4bb3      	ldr	r3, [pc, #716]	; (80036ac <UART_SetConfig+0x734>)
 80033e0:	fba3 2302 	umull	r2, r3, r3, r2
 80033e4:	095b      	lsrs	r3, r3, #5
 80033e6:	011e      	lsls	r6, r3, #4
 80033e8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80033ec:	4618      	mov	r0, r3
 80033ee:	f04f 0100 	mov.w	r1, #0
 80033f2:	4602      	mov	r2, r0
 80033f4:	460b      	mov	r3, r1
 80033f6:	1894      	adds	r4, r2, r2
 80033f8:	623c      	str	r4, [r7, #32]
 80033fa:	415b      	adcs	r3, r3
 80033fc:	627b      	str	r3, [r7, #36]	; 0x24
 80033fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003402:	1812      	adds	r2, r2, r0
 8003404:	eb41 0303 	adc.w	r3, r1, r3
 8003408:	f04f 0400 	mov.w	r4, #0
 800340c:	f04f 0500 	mov.w	r5, #0
 8003410:	00dd      	lsls	r5, r3, #3
 8003412:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003416:	00d4      	lsls	r4, r2, #3
 8003418:	4622      	mov	r2, r4
 800341a:	462b      	mov	r3, r5
 800341c:	1814      	adds	r4, r2, r0
 800341e:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8003422:	414b      	adcs	r3, r1
 8003424:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	4618      	mov	r0, r3
 8003430:	f04f 0100 	mov.w	r1, #0
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	f04f 0300 	mov.w	r3, #0
 800343c:	008b      	lsls	r3, r1, #2
 800343e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003442:	0082      	lsls	r2, r0, #2
 8003444:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8003448:	f7fc ff3a 	bl	80002c0 <__aeabi_uldivmod>
 800344c:	4602      	mov	r2, r0
 800344e:	460b      	mov	r3, r1
 8003450:	4b96      	ldr	r3, [pc, #600]	; (80036ac <UART_SetConfig+0x734>)
 8003452:	fba3 1302 	umull	r1, r3, r3, r2
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	2164      	movs	r1, #100	; 0x64
 800345a:	fb01 f303 	mul.w	r3, r1, r3
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	3332      	adds	r3, #50	; 0x32
 8003464:	4a91      	ldr	r2, [pc, #580]	; (80036ac <UART_SetConfig+0x734>)
 8003466:	fba2 2303 	umull	r2, r3, r2, r3
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003470:	441e      	add	r6, r3
 8003472:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003476:	4618      	mov	r0, r3
 8003478:	f04f 0100 	mov.w	r1, #0
 800347c:	4602      	mov	r2, r0
 800347e:	460b      	mov	r3, r1
 8003480:	1894      	adds	r4, r2, r2
 8003482:	61bc      	str	r4, [r7, #24]
 8003484:	415b      	adcs	r3, r3
 8003486:	61fb      	str	r3, [r7, #28]
 8003488:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800348c:	1812      	adds	r2, r2, r0
 800348e:	eb41 0303 	adc.w	r3, r1, r3
 8003492:	f04f 0400 	mov.w	r4, #0
 8003496:	f04f 0500 	mov.w	r5, #0
 800349a:	00dd      	lsls	r5, r3, #3
 800349c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80034a0:	00d4      	lsls	r4, r2, #3
 80034a2:	4622      	mov	r2, r4
 80034a4:	462b      	mov	r3, r5
 80034a6:	1814      	adds	r4, r2, r0
 80034a8:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 80034ac:	414b      	adcs	r3, r1
 80034ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80034b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f04f 0100 	mov.w	r1, #0
 80034be:	f04f 0200 	mov.w	r2, #0
 80034c2:	f04f 0300 	mov.w	r3, #0
 80034c6:	008b      	lsls	r3, r1, #2
 80034c8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80034cc:	0082      	lsls	r2, r0, #2
 80034ce:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80034d2:	f7fc fef5 	bl	80002c0 <__aeabi_uldivmod>
 80034d6:	4602      	mov	r2, r0
 80034d8:	460b      	mov	r3, r1
 80034da:	4b74      	ldr	r3, [pc, #464]	; (80036ac <UART_SetConfig+0x734>)
 80034dc:	fba3 1302 	umull	r1, r3, r3, r2
 80034e0:	095b      	lsrs	r3, r3, #5
 80034e2:	2164      	movs	r1, #100	; 0x64
 80034e4:	fb01 f303 	mul.w	r3, r1, r3
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	3332      	adds	r3, #50	; 0x32
 80034ee:	4a6f      	ldr	r2, [pc, #444]	; (80036ac <UART_SetConfig+0x734>)
 80034f0:	fba2 2303 	umull	r2, r3, r2, r3
 80034f4:	095b      	lsrs	r3, r3, #5
 80034f6:	f003 020f 	and.w	r2, r3, #15
 80034fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4432      	add	r2, r6
 8003502:	609a      	str	r2, [r3, #8]
 8003504:	e0c9      	b.n	800369a <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003506:	f7fd fd43 	bl	8000f90 <HAL_RCC_GetPCLK1Freq>
 800350a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800350e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003512:	461c      	mov	r4, r3
 8003514:	f04f 0500 	mov.w	r5, #0
 8003518:	4622      	mov	r2, r4
 800351a:	462b      	mov	r3, r5
 800351c:	1891      	adds	r1, r2, r2
 800351e:	6139      	str	r1, [r7, #16]
 8003520:	415b      	adcs	r3, r3
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003528:	1912      	adds	r2, r2, r4
 800352a:	eb45 0303 	adc.w	r3, r5, r3
 800352e:	f04f 0000 	mov.w	r0, #0
 8003532:	f04f 0100 	mov.w	r1, #0
 8003536:	00d9      	lsls	r1, r3, #3
 8003538:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800353c:	00d0      	lsls	r0, r2, #3
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	eb12 0804 	adds.w	r8, r2, r4
 8003546:	eb43 0905 	adc.w	r9, r3, r5
 800354a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	4618      	mov	r0, r3
 8003552:	f04f 0100 	mov.w	r1, #0
 8003556:	f04f 0200 	mov.w	r2, #0
 800355a:	f04f 0300 	mov.w	r3, #0
 800355e:	008b      	lsls	r3, r1, #2
 8003560:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003564:	0082      	lsls	r2, r0, #2
 8003566:	4640      	mov	r0, r8
 8003568:	4649      	mov	r1, r9
 800356a:	f7fc fea9 	bl	80002c0 <__aeabi_uldivmod>
 800356e:	4602      	mov	r2, r0
 8003570:	460b      	mov	r3, r1
 8003572:	4b4e      	ldr	r3, [pc, #312]	; (80036ac <UART_SetConfig+0x734>)
 8003574:	fba3 2302 	umull	r2, r3, r3, r2
 8003578:	095b      	lsrs	r3, r3, #5
 800357a:	011e      	lsls	r6, r3, #4
 800357c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003580:	4618      	mov	r0, r3
 8003582:	f04f 0100 	mov.w	r1, #0
 8003586:	4602      	mov	r2, r0
 8003588:	460b      	mov	r3, r1
 800358a:	1894      	adds	r4, r2, r2
 800358c:	60bc      	str	r4, [r7, #8]
 800358e:	415b      	adcs	r3, r3
 8003590:	60fb      	str	r3, [r7, #12]
 8003592:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003596:	1812      	adds	r2, r2, r0
 8003598:	eb41 0303 	adc.w	r3, r1, r3
 800359c:	f04f 0400 	mov.w	r4, #0
 80035a0:	f04f 0500 	mov.w	r5, #0
 80035a4:	00dd      	lsls	r5, r3, #3
 80035a6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80035aa:	00d4      	lsls	r4, r2, #3
 80035ac:	4622      	mov	r2, r4
 80035ae:	462b      	mov	r3, r5
 80035b0:	1814      	adds	r4, r2, r0
 80035b2:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 80035b6:	414b      	adcs	r3, r1
 80035b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80035bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f04f 0100 	mov.w	r1, #0
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	008b      	lsls	r3, r1, #2
 80035d2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80035d6:	0082      	lsls	r2, r0, #2
 80035d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80035dc:	f7fc fe70 	bl	80002c0 <__aeabi_uldivmod>
 80035e0:	4602      	mov	r2, r0
 80035e2:	460b      	mov	r3, r1
 80035e4:	4b31      	ldr	r3, [pc, #196]	; (80036ac <UART_SetConfig+0x734>)
 80035e6:	fba3 1302 	umull	r1, r3, r3, r2
 80035ea:	095b      	lsrs	r3, r3, #5
 80035ec:	2164      	movs	r1, #100	; 0x64
 80035ee:	fb01 f303 	mul.w	r3, r1, r3
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	011b      	lsls	r3, r3, #4
 80035f6:	3332      	adds	r3, #50	; 0x32
 80035f8:	4a2c      	ldr	r2, [pc, #176]	; (80036ac <UART_SetConfig+0x734>)
 80035fa:	fba2 2303 	umull	r2, r3, r2, r3
 80035fe:	095b      	lsrs	r3, r3, #5
 8003600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003604:	441e      	add	r6, r3
 8003606:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800360a:	4618      	mov	r0, r3
 800360c:	f04f 0100 	mov.w	r1, #0
 8003610:	4602      	mov	r2, r0
 8003612:	460b      	mov	r3, r1
 8003614:	1894      	adds	r4, r2, r2
 8003616:	603c      	str	r4, [r7, #0]
 8003618:	415b      	adcs	r3, r3
 800361a:	607b      	str	r3, [r7, #4]
 800361c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003620:	1812      	adds	r2, r2, r0
 8003622:	eb41 0303 	adc.w	r3, r1, r3
 8003626:	f04f 0400 	mov.w	r4, #0
 800362a:	f04f 0500 	mov.w	r5, #0
 800362e:	00dd      	lsls	r5, r3, #3
 8003630:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003634:	00d4      	lsls	r4, r2, #3
 8003636:	4622      	mov	r2, r4
 8003638:	462b      	mov	r3, r5
 800363a:	1814      	adds	r4, r2, r0
 800363c:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8003640:	414b      	adcs	r3, r1
 8003642:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	4618      	mov	r0, r3
 800364e:	f04f 0100 	mov.w	r1, #0
 8003652:	f04f 0200 	mov.w	r2, #0
 8003656:	f04f 0300 	mov.w	r3, #0
 800365a:	008b      	lsls	r3, r1, #2
 800365c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003660:	0082      	lsls	r2, r0, #2
 8003662:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8003666:	f7fc fe2b 	bl	80002c0 <__aeabi_uldivmod>
 800366a:	4602      	mov	r2, r0
 800366c:	460b      	mov	r3, r1
 800366e:	4b0f      	ldr	r3, [pc, #60]	; (80036ac <UART_SetConfig+0x734>)
 8003670:	fba3 1302 	umull	r1, r3, r3, r2
 8003674:	095b      	lsrs	r3, r3, #5
 8003676:	2164      	movs	r1, #100	; 0x64
 8003678:	fb01 f303 	mul.w	r3, r1, r3
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	011b      	lsls	r3, r3, #4
 8003680:	3332      	adds	r3, #50	; 0x32
 8003682:	4a0a      	ldr	r2, [pc, #40]	; (80036ac <UART_SetConfig+0x734>)
 8003684:	fba2 2303 	umull	r2, r3, r2, r3
 8003688:	095b      	lsrs	r3, r3, #5
 800368a:	f003 020f 	and.w	r2, r3, #15
 800368e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4432      	add	r2, r6
 8003696:	609a      	str	r2, [r3, #8]
}
 8003698:	e7ff      	b.n	800369a <UART_SetConfig+0x722>
 800369a:	bf00      	nop
 800369c:	37f4      	adds	r7, #244	; 0xf4
 800369e:	46bd      	mov	sp, r7
 80036a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036a4:	40011000 	.word	0x40011000
 80036a8:	40011400 	.word	0x40011400
 80036ac:	51eb851f 	.word	0x51eb851f

080036b0 <ApplicationManager_Init>:
static void ApplicationManager_Static_GotEncryptedPacketHandler(void);
static void ApplicationManager_Static_DefaultHandler(void);


void ApplicationManager_Init(ApplicationHandler_t *App)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	App->ApplicationState = APP_STATE_WAITING;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	701a      	strb	r2, [r3, #0]
	App->MessageLength = 0u;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	705a      	strb	r2, [r3, #1]
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <ApplicationManager_StateMachine>:

void ApplicationManager_StateMachine(ApplicationHandler_t *App)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
	while(1u)
	{
		switch(App->ApplicationState)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d818      	bhi.n	8003712 <ApplicationManager_StateMachine+0x42>
 80036e0:	a201      	add	r2, pc, #4	; (adr r2, 80036e8 <ApplicationManager_StateMachine+0x18>)
 80036e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e6:	bf00      	nop
 80036e8:	080036f9 	.word	0x080036f9
 80036ec:	080036ff 	.word	0x080036ff
 80036f0:	08003707 	.word	0x08003707
 80036f4:	0800370d 	.word	0x0800370d
		{
			case APP_STATE_WAITING :
				ApplicationManager_Static_WaitingHandler();
 80036f8:	f000 f80e 	bl	8003718 <ApplicationManager_Static_WaitingHandler>
				break;
 80036fc:	e00b      	b.n	8003716 <ApplicationManager_StateMachine+0x46>
			case APP_STATE_GOT_COMMAND :
				ApplicationManager_Static_GotCommandHandler(App);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f812 	bl	8003728 <ApplicationManager_Static_GotCommandHandler>
				break;
 8003704:	e007      	b.n	8003716 <ApplicationManager_StateMachine+0x46>
			case APP_STATE_GOT_PACKET :
				ApplicationManager_Static_GotPacketHandler();
 8003706:	f000 f825 	bl	8003754 <ApplicationManager_Static_GotPacketHandler>
				break;
 800370a:	e004      	b.n	8003716 <ApplicationManager_StateMachine+0x46>
			case APP_STATE_GOT_ENCRYPTED_PACKET :
				ApplicationManager_Static_GotEncryptedPacketHandler();
 800370c:	f000 f829 	bl	8003762 <ApplicationManager_Static_GotEncryptedPacketHandler>
				break;
 8003710:	e001      	b.n	8003716 <ApplicationManager_StateMachine+0x46>
			default :
				ApplicationManager_Static_DefaultHandler();
 8003712:	f000 f82d 	bl	8003770 <ApplicationManager_Static_DefaultHandler>
		switch(App->ApplicationState)
 8003716:	e7df      	b.n	80036d8 <ApplicationManager_StateMachine+0x8>

08003718 <ApplicationManager_Static_WaitingHandler>:
		}
	}
}

static void ApplicationManager_Static_WaitingHandler(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
	// TODO
}
 800371c:	bf00      	nop
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
	...

08003728 <ApplicationManager_Static_GotCommandHandler>:

static void ApplicationManager_Static_GotCommandHandler(ApplicationHandler_t *App)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
	// Check command type
	CommandLineInterfaceController_GetCommand(&hCLI, hCLI.pCLI_Buffer, App->MessageLength);
 8003730:	4b07      	ldr	r3, [pc, #28]	; (8003750 <ApplicationManager_Static_GotCommandHandler+0x28>)
 8003732:	6819      	ldr	r1, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	785b      	ldrb	r3, [r3, #1]
 8003738:	461a      	mov	r2, r3
 800373a:	4805      	ldr	r0, [pc, #20]	; (8003750 <ApplicationManager_Static_GotCommandHandler+0x28>)
 800373c:	f000 f880 	bl	8003840 <CommandLineInterfaceController_GetCommand>

	// Reset application state
	App->ApplicationState = APP_STATE_WAITING;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	701a      	strb	r2, [r3, #0]
}
 8003746:	bf00      	nop
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	20000b14 	.word	0x20000b14

08003754 <ApplicationManager_Static_GotPacketHandler>:

static void ApplicationManager_Static_GotPacketHandler(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
	// TODO
}
 8003758:	bf00      	nop
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr

08003762 <ApplicationManager_Static_GotEncryptedPacketHandler>:

static void ApplicationManager_Static_GotEncryptedPacketHandler(void)
{
 8003762:	b480      	push	{r7}
 8003764:	af00      	add	r7, sp, #0
	// TODO
}
 8003766:	bf00      	nop
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <ApplicationManager_Static_DefaultHandler>:

static void ApplicationManager_Static_DefaultHandler(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
	// TODO
}
 8003774:	bf00      	nop
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr

0800377e <CommandLineInterfaceController_ClearBuffer>:
static void CommandLineInterfaceController_Controller_Static_ConnectHandler(CommandLineInterfaceControllerHandle_t *CLI);
static void CommandLineInterfaceController_Controller_Static_DisconnectHandler(CommandLineInterfaceControllerHandle_t *CLI);
static void CommandLineInterfaceController_Controller_Static_MessageHandler(CommandLineInterfaceControllerHandle_t *CLI, char *msg, uint8_t length);

void CommandLineInterfaceController_ClearBuffer(CommandLineInterfaceControllerHandle_t *CLI)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b082      	sub	sp, #8
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
	memset(CLI->pCLI_Buffer, '\0', CLI->CLI_BufferSize);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	891b      	ldrh	r3, [r3, #8]
 800378e:	461a      	mov	r2, r3
 8003790:	2100      	movs	r1, #0
 8003792:	f001 ff69 	bl	8005668 <memset>

	CLI->CLI_BufferHead = 0u;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	731a      	strb	r2, [r3, #12]
}
 800379c:	bf00      	nop
 800379e:	3708      	adds	r7, #8
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <CommandLineInterfaceController_Init>:

void CommandLineInterfaceController_Init(CommandLineInterfaceControllerHandle_t *CLI)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
	CLI->pCLI_Buffer = CommandLineInterfaceController_Buffer;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a0b      	ldr	r2, [pc, #44]	; (80037dc <CommandLineInterfaceController_Init+0x38>)
 80037b0:	601a      	str	r2, [r3, #0]
	CLI->pCLI_MsgBuffer = CommandLineInterfaceController_MsgBuffer;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a0a      	ldr	r2, [pc, #40]	; (80037e0 <CommandLineInterfaceController_Init+0x3c>)
 80037b6:	605a      	str	r2, [r3, #4]

	CLI->CLI_BufferSize = COMMAND_LINE_INTERFACE_CONTROLLER_CMD_MAX_LENGTH;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	22fa      	movs	r2, #250	; 0xfa
 80037bc:	811a      	strh	r2, [r3, #8]
	CLI->CLI_MsgBufferSize = COMMAND_LINE_INTERFACE_CONTROLLER_CMD_MAX_LENGTH;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	22fa      	movs	r2, #250	; 0xfa
 80037c2:	815a      	strh	r2, [r3, #10]

	CLI->CLI_BufferHead = 0u;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	731a      	strb	r2, [r3, #12]
	CLI->CLI_MsgBufferHead = 0u;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	735a      	strb	r2, [r3, #13]
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	20000248 	.word	0x20000248
 80037e0:	2000014c 	.word	0x2000014c

080037e4 <CommandLineInterfaceController_WriteMessage>:


void CommandLineInterfaceController_WriteMessage(CommandLineInterfaceControllerHandle_t *CLI, const char *msg)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
	uint16_t Size;

    // Check message length
	if(strlen(msg) <= COMMAND_LINE_INTERFACE_CONTROLLER_CMD_MAX_LENGTH)
 80037ee:	6838      	ldr	r0, [r7, #0]
 80037f0:	f7fc fd0e 	bl	8000210 <strlen>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2bfa      	cmp	r3, #250	; 0xfa
 80037f8:	d808      	bhi.n	800380c <CommandLineInterfaceController_WriteMessage+0x28>
	{
		Size = sprintf(CLI->pCLI_MsgBuffer, msg);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	6839      	ldr	r1, [r7, #0]
 8003800:	4618      	mov	r0, r3
 8003802:	f001 ff39 	bl	8005678 <siprintf>
 8003806:	4603      	mov	r3, r0
 8003808:	81fb      	strh	r3, [r7, #14]
 800380a:	e007      	b.n	800381c <CommandLineInterfaceController_WriteMessage+0x38>
	}
	else
	{
		Size = sprintf(CLI->pCLI_MsgBuffer, "ERROR : Message is too long !\r\n");
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	4909      	ldr	r1, [pc, #36]	; (8003838 <CommandLineInterfaceController_WriteMessage+0x54>)
 8003812:	4618      	mov	r0, r3
 8003814:	f001 ff30 	bl	8005678 <siprintf>
 8003818:	4603      	mov	r3, r0
 800381a:	81fb      	strh	r3, [r7, #14]
	}

    // Send the message
	HAL_UART_Transmit(&huart2, (uint8_t*) CLI->pCLI_MsgBuffer, Size, 100u);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6859      	ldr	r1, [r3, #4]
 8003820:	89fa      	ldrh	r2, [r7, #14]
 8003822:	2364      	movs	r3, #100	; 0x64
 8003824:	4805      	ldr	r0, [pc, #20]	; (800383c <CommandLineInterfaceController_WriteMessage+0x58>)
 8003826:	f7ff f838 	bl	800289a <HAL_UART_Transmit>

	// Clear the buffer
	CommandLineInterfaceController_ClearBuffer(CLI);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7ff ffa7 	bl	800377e <CommandLineInterfaceController_ClearBuffer>
}
 8003830:	bf00      	nop
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	08005ed0 	.word	0x08005ed0
 800383c:	20000bc0 	.word	0x20000bc0

08003840 <CommandLineInterfaceController_GetCommand>:


void CommandLineInterfaceController_GetCommand(CommandLineInterfaceControllerHandle_t *CLI, char *msg, uint8_t length)
{
 8003840:	b590      	push	{r4, r7, lr}
 8003842:	f5ad 7d43 	sub.w	sp, sp, #780	; 0x30c
 8003846:	af00      	add	r7, sp, #0
 8003848:	f107 030c 	add.w	r3, r7, #12
 800384c:	6018      	str	r0, [r3, #0]
 800384e:	f107 0308 	add.w	r3, r7, #8
 8003852:	6019      	str	r1, [r3, #0]
 8003854:	1dfb      	adds	r3, r7, #7
 8003856:	701a      	strb	r2, [r3, #0]
	uint8_t CommandNumber = 0xFFu;
 8003858:	23ff      	movs	r3, #255	; 0xff
 800385a:	f887 3307 	strb.w	r3, [r7, #775]	; 0x307

	const char commands[COMMAND_LINE_INTERFACE_CONTROLLER_CMD_COUNT][COMMAND_LINE_INTERFACE_CONTROLLER_CMD_MAX_LENGTH] =
 800385e:	f107 0314 	add.w	r3, r7, #20
 8003862:	4a47      	ldr	r2, [pc, #284]	; (8003980 <CommandLineInterfaceController_GetCommand+0x140>)
 8003864:	4618      	mov	r0, r3
 8003866:	4611      	mov	r1, r2
 8003868:	f240 23ee 	movw	r3, #750	; 0x2ee
 800386c:	461a      	mov	r2, r3
 800386e:	f001 feed 	bl	800564c <memcpy>
		"connect",
		"disconnect"
	};

    // Check the given string for command patterns
	for(uint8_t i = 0u; i < COMMAND_LINE_INTERFACE_CONTROLLER_CMD_COUNT; ++i)
 8003872:	2300      	movs	r3, #0
 8003874:	f887 3306 	strb.w	r3, [r7, #774]	; 0x306
 8003878:	e050      	b.n	800391c <CommandLineInterfaceController_GetCommand+0xdc>
	{
		for(uint8_t j = 0u; j < length; ++j)
 800387a:	2300      	movs	r3, #0
 800387c:	f887 3305 	strb.w	r3, [r7, #773]	; 0x305
 8003880:	e03f      	b.n	8003902 <CommandLineInterfaceController_GetCommand+0xc2>
		{
			if(commands[i][j] != msg[j])
 8003882:	f897 2306 	ldrb.w	r2, [r7, #774]	; 0x306
 8003886:	f897 3305 	ldrb.w	r3, [r7, #773]	; 0x305
 800388a:	f107 0114 	add.w	r1, r7, #20
 800388e:	20fa      	movs	r0, #250	; 0xfa
 8003890:	fb00 f202 	mul.w	r2, r0, r2
 8003894:	440a      	add	r2, r1
 8003896:	4413      	add	r3, r2
 8003898:	781a      	ldrb	r2, [r3, #0]
 800389a:	f897 3305 	ldrb.w	r3, [r7, #773]	; 0x305
 800389e:	f107 0108 	add.w	r1, r7, #8
 80038a2:	6809      	ldr	r1, [r1, #0]
 80038a4:	440b      	add	r3, r1
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d131      	bne.n	8003910 <CommandLineInterfaceController_GetCommand+0xd0>
			{
				break;
			}
			else if((j == strlen(commands[i]) - 1u) && (length == strlen(commands[i])))
 80038ac:	f897 4305 	ldrb.w	r4, [r7, #773]	; 0x305
 80038b0:	f897 3306 	ldrb.w	r3, [r7, #774]	; 0x306
 80038b4:	f107 0214 	add.w	r2, r7, #20
 80038b8:	21fa      	movs	r1, #250	; 0xfa
 80038ba:	fb01 f303 	mul.w	r3, r1, r3
 80038be:	4413      	add	r3, r2
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7fc fca5 	bl	8000210 <strlen>
 80038c6:	4603      	mov	r3, r0
 80038c8:	3b01      	subs	r3, #1
 80038ca:	429c      	cmp	r4, r3
 80038cc:	d114      	bne.n	80038f8 <CommandLineInterfaceController_GetCommand+0xb8>
 80038ce:	1dfb      	adds	r3, r7, #7
 80038d0:	781c      	ldrb	r4, [r3, #0]
 80038d2:	f897 3306 	ldrb.w	r3, [r7, #774]	; 0x306
 80038d6:	f107 0214 	add.w	r2, r7, #20
 80038da:	21fa      	movs	r1, #250	; 0xfa
 80038dc:	fb01 f303 	mul.w	r3, r1, r3
 80038e0:	4413      	add	r3, r2
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fc fc94 	bl	8000210 <strlen>
 80038e8:	4603      	mov	r3, r0
 80038ea:	429c      	cmp	r4, r3
 80038ec:	d104      	bne.n	80038f8 <CommandLineInterfaceController_GetCommand+0xb8>
			{
				CommandNumber = i;
 80038ee:	f897 3306 	ldrb.w	r3, [r7, #774]	; 0x306
 80038f2:	f887 3307 	strb.w	r3, [r7, #775]	; 0x307
				break;
 80038f6:	e00c      	b.n	8003912 <CommandLineInterfaceController_GetCommand+0xd2>
		for(uint8_t j = 0u; j < length; ++j)
 80038f8:	f897 3305 	ldrb.w	r3, [r7, #773]	; 0x305
 80038fc:	3301      	adds	r3, #1
 80038fe:	f887 3305 	strb.w	r3, [r7, #773]	; 0x305
 8003902:	1dfb      	adds	r3, r7, #7
 8003904:	f897 2305 	ldrb.w	r2, [r7, #773]	; 0x305
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	429a      	cmp	r2, r3
 800390c:	d3b9      	bcc.n	8003882 <CommandLineInterfaceController_GetCommand+0x42>
 800390e:	e000      	b.n	8003912 <CommandLineInterfaceController_GetCommand+0xd2>
				break;
 8003910:	bf00      	nop
	for(uint8_t i = 0u; i < COMMAND_LINE_INTERFACE_CONTROLLER_CMD_COUNT; ++i)
 8003912:	f897 3306 	ldrb.w	r3, [r7, #774]	; 0x306
 8003916:	3301      	adds	r3, #1
 8003918:	f887 3306 	strb.w	r3, [r7, #774]	; 0x306
 800391c:	f897 3306 	ldrb.w	r3, [r7, #774]	; 0x306
 8003920:	2b02      	cmp	r3, #2
 8003922:	d9aa      	bls.n	800387a <CommandLineInterfaceController_GetCommand+0x3a>
			}
		}
	}

    // Execute the given command
	switch(CommandNumber)
 8003924:	f897 3307 	ldrb.w	r3, [r7, #775]	; 0x307
 8003928:	2b02      	cmp	r3, #2
 800392a:	d012      	beq.n	8003952 <CommandLineInterfaceController_GetCommand+0x112>
 800392c:	2b02      	cmp	r3, #2
 800392e:	dc16      	bgt.n	800395e <CommandLineInterfaceController_GetCommand+0x11e>
 8003930:	2b00      	cmp	r3, #0
 8003932:	d002      	beq.n	800393a <CommandLineInterfaceController_GetCommand+0xfa>
 8003934:	2b01      	cmp	r3, #1
 8003936:	d006      	beq.n	8003946 <CommandLineInterfaceController_GetCommand+0x106>
 8003938:	e011      	b.n	800395e <CommandLineInterfaceController_GetCommand+0x11e>
	{
		case 0u :
			CommandLineInterfaceController_Controller_Static_HelpHandler(CLI);
 800393a:	f107 030c 	add.w	r3, r7, #12
 800393e:	6818      	ldr	r0, [r3, #0]
 8003940:	f000 f820 	bl	8003984 <CommandLineInterfaceController_Controller_Static_HelpHandler>
			break;
 8003944:	e016      	b.n	8003974 <CommandLineInterfaceController_GetCommand+0x134>
		case 1u :
			CommandLineInterfaceController_Controller_Static_ConnectHandler(CLI);
 8003946:	f107 030c 	add.w	r3, r7, #12
 800394a:	6818      	ldr	r0, [r3, #0]
 800394c:	f000 f82e 	bl	80039ac <CommandLineInterfaceController_Controller_Static_ConnectHandler>
			break;
 8003950:	e010      	b.n	8003974 <CommandLineInterfaceController_GetCommand+0x134>
		case 2u :
			CommandLineInterfaceController_Controller_Static_DisconnectHandler(CLI);
 8003952:	f107 030c 	add.w	r3, r7, #12
 8003956:	6818      	ldr	r0, [r3, #0]
 8003958:	f000 f836 	bl	80039c8 <CommandLineInterfaceController_Controller_Static_DisconnectHandler>
			break;
 800395c:	e00a      	b.n	8003974 <CommandLineInterfaceController_GetCommand+0x134>
		default :
			CommandLineInterfaceController_Controller_Static_MessageHandler(CLI, msg, length);
 800395e:	1dfb      	adds	r3, r7, #7
 8003960:	781a      	ldrb	r2, [r3, #0]
 8003962:	f107 0108 	add.w	r1, r7, #8
 8003966:	f107 030c 	add.w	r3, r7, #12
 800396a:	6809      	ldr	r1, [r1, #0]
 800396c:	6818      	ldr	r0, [r3, #0]
 800396e:	f000 f839 	bl	80039e4 <CommandLineInterfaceController_Controller_Static_MessageHandler>
	}
}
 8003972:	bf00      	nop
 8003974:	bf00      	nop
 8003976:	f507 7743 	add.w	r7, r7, #780	; 0x30c
 800397a:	46bd      	mov	sp, r7
 800397c:	bd90      	pop	{r4, r7, pc}
 800397e:	bf00      	nop
 8003980:	08005ef0 	.word	0x08005ef0

08003984 <CommandLineInterfaceController_Controller_Static_HelpHandler>:


static void CommandLineInterfaceController_Controller_Static_HelpHandler(CommandLineInterfaceControllerHandle_t *CLI)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
	CommandLineInterfaceController_WriteMessage(CLI, ">> connect - show list of available connections\r\n");
 800398c:	4905      	ldr	r1, [pc, #20]	; (80039a4 <CommandLineInterfaceController_Controller_Static_HelpHandler+0x20>)
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7ff ff28 	bl	80037e4 <CommandLineInterfaceController_WriteMessage>
	CommandLineInterfaceController_WriteMessage(CLI, ">> disconnect - disconnect from all connections\r\n");
 8003994:	4904      	ldr	r1, [pc, #16]	; (80039a8 <CommandLineInterfaceController_Controller_Static_HelpHandler+0x24>)
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff ff24 	bl	80037e4 <CommandLineInterfaceController_WriteMessage>
}
 800399c:	bf00      	nop
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	080061e0 	.word	0x080061e0
 80039a8:	08006214 	.word	0x08006214

080039ac <CommandLineInterfaceController_Controller_Static_ConnectHandler>:

static void CommandLineInterfaceController_Controller_Static_ConnectHandler(CommandLineInterfaceControllerHandle_t *CLI)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
	CommandLineInterfaceController_WriteMessage(CLI, "List of available connections : \r\n");
 80039b4:	4903      	ldr	r1, [pc, #12]	; (80039c4 <CommandLineInterfaceController_Controller_Static_ConnectHandler+0x18>)
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7ff ff14 	bl	80037e4 <CommandLineInterfaceController_WriteMessage>
	// TODO - connections list
}
 80039bc:	bf00      	nop
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	08006248 	.word	0x08006248

080039c8 <CommandLineInterfaceController_Controller_Static_DisconnectHandler>:

static void CommandLineInterfaceController_Controller_Static_DisconnectHandler(CommandLineInterfaceControllerHandle_t *CLI)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
	// TODO - disconnect part of the code
	CommandLineInterfaceController_WriteMessage(CLI, "Disconnected from all connections\r\n");
 80039d0:	4903      	ldr	r1, [pc, #12]	; (80039e0 <CommandLineInterfaceController_Controller_Static_DisconnectHandler+0x18>)
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f7ff ff06 	bl	80037e4 <CommandLineInterfaceController_WriteMessage>
}
 80039d8:	bf00      	nop
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	0800626c 	.word	0x0800626c

080039e4 <CommandLineInterfaceController_Controller_Static_MessageHandler>:

static void CommandLineInterfaceController_Controller_Static_MessageHandler(CommandLineInterfaceControllerHandle_t *CLI, char *msg, uint8_t length)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	4613      	mov	r3, r2
 80039f0:	71fb      	strb	r3, [r7, #7]
	// TODO - pack the message and send
	uint8_t status;
	uint16_t Size;
	uint8_t packets;

	msg[length++ + 1u] = '\n';
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	1c5a      	adds	r2, r3, #1
 80039f6:	71fa      	strb	r2, [r7, #7]
 80039f8:	3301      	adds	r3, #1
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	4413      	add	r3, r2
 80039fe:	220a      	movs	r2, #10
 8003a00:	701a      	strb	r2, [r3, #0]
	msg[length++ + 1u] = '\0';
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	71fa      	strb	r2, [r7, #7]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	2200      	movs	r2, #0
 8003a10:	701a      	strb	r2, [r3, #0]

	packets = (length / 32u) + 1u;
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	095b      	lsrs	r3, r3, #5
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	3301      	adds	r3, #1
 8003a1a:	75bb      	strb	r3, [r7, #22]

	for(uint8_t i = 0u; i < packets; ++i)
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	75fb      	strb	r3, [r7, #23]
 8003a20:	e06a      	b.n	8003af8 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x114>
	{
		status = NRF24_write(msg + 32u * i, 32u);
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
 8003a24:	015b      	lsls	r3, r3, #5
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	4413      	add	r3, r2
 8003a2a:	2120      	movs	r1, #32
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 fb0c 	bl	800404a <NRF24_write>
 8003a32:	4603      	mov	r3, r0
 8003a34:	757b      	strb	r3, [r7, #21]

		if(status & _BV(BIT_TX_DS))
 8003a36:	7d7b      	ldrb	r3, [r7, #21]
 8003a38:	f003 0320 	and.w	r3, r3, #32
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00f      	beq.n	8003a60 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x7c>
		{
			Size = sprintf(CLI->pCLI_MsgBuffer, "Transmitted Successfully\r\n");
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	4933      	ldr	r1, [pc, #204]	; (8003b14 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x130>)
 8003a46:	4618      	mov	r0, r3
 8003a48:	f001 fe16 	bl	8005678 <siprintf>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	827b      	strh	r3, [r7, #18]
			HAL_UART_Transmit(&huart2, (uint8_t*) CLI->pCLI_MsgBuffer, Size, 100u);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6859      	ldr	r1, [r3, #4]
 8003a54:	8a7a      	ldrh	r2, [r7, #18]
 8003a56:	2364      	movs	r3, #100	; 0x64
 8003a58:	482f      	ldr	r0, [pc, #188]	; (8003b18 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x134>)
 8003a5a:	f7fe ff1e 	bl	800289a <HAL_UART_Transmit>
 8003a5e:	e045      	b.n	8003aec <CommandLineInterfaceController_Controller_Static_MessageHandler+0x108>
		}
		else if(status & _BV(BIT_MAX_RT))
 8003a60:	7d7b      	ldrb	r3, [r7, #21]
 8003a62:	f003 0310 	and.w	r3, r3, #16
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00f      	beq.n	8003a8a <CommandLineInterfaceController_Controller_Static_MessageHandler+0xa6>
		{
			Size = sprintf(CLI->pCLI_MsgBuffer, "Max retransmission level reached\r\n");
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	492b      	ldr	r1, [pc, #172]	; (8003b1c <CommandLineInterfaceController_Controller_Static_MessageHandler+0x138>)
 8003a70:	4618      	mov	r0, r3
 8003a72:	f001 fe01 	bl	8005678 <siprintf>
 8003a76:	4603      	mov	r3, r0
 8003a78:	827b      	strh	r3, [r7, #18]
			HAL_UART_Transmit(&huart2, (uint8_t*) CLI->pCLI_MsgBuffer, Size, 100u);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6859      	ldr	r1, [r3, #4]
 8003a7e:	8a7a      	ldrh	r2, [r7, #18]
 8003a80:	2364      	movs	r3, #100	; 0x64
 8003a82:	4825      	ldr	r0, [pc, #148]	; (8003b18 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x134>)
 8003a84:	f7fe ff09 	bl	800289a <HAL_UART_Transmit>
 8003a88:	e030      	b.n	8003aec <CommandLineInterfaceController_Controller_Static_MessageHandler+0x108>
		}
		else
		{
			do
			{
				status = NRF24_write(msg + 32u * i, 32u);
 8003a8a:	7dfb      	ldrb	r3, [r7, #23]
 8003a8c:	015b      	lsls	r3, r3, #5
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	4413      	add	r3, r2
 8003a92:	2120      	movs	r1, #32
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 fad8 	bl	800404a <NRF24_write>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	757b      	strb	r3, [r7, #21]

				Size = sprintf(CLI->pCLI_MsgBuffer, "Message not sent - trying to retransmit\r\n");
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	491f      	ldr	r1, [pc, #124]	; (8003b20 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x13c>)
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f001 fde7 	bl	8005678 <siprintf>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	827b      	strh	r3, [r7, #18]
				HAL_UART_Transmit(&huart2, (uint8_t*) CLI->pCLI_MsgBuffer, Size, 100u);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6859      	ldr	r1, [r3, #4]
 8003ab2:	8a7a      	ldrh	r2, [r7, #18]
 8003ab4:	2364      	movs	r3, #100	; 0x64
 8003ab6:	4818      	ldr	r0, [pc, #96]	; (8003b18 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x134>)
 8003ab8:	f7fe feef 	bl	800289a <HAL_UART_Transmit>

				HAL_Delay(1000u);
 8003abc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ac0:	f7fc fdec 	bl	800069c <HAL_Delay>
			}
			while(!(status & _BV(BIT_TX_DS)));
 8003ac4:	7d7b      	ldrb	r3, [r7, #21]
 8003ac6:	f003 0320 	and.w	r3, r3, #32
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d0dd      	beq.n	8003a8a <CommandLineInterfaceController_Controller_Static_MessageHandler+0xa6>

			Size = sprintf(CLI->pCLI_MsgBuffer, "Retransmitted Successfully\r\n");
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	4914      	ldr	r1, [pc, #80]	; (8003b24 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x140>)
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f001 fdcf 	bl	8005678 <siprintf>
 8003ada:	4603      	mov	r3, r0
 8003adc:	827b      	strh	r3, [r7, #18]
			HAL_UART_Transmit(&huart2, (uint8_t*) CLI->pCLI_MsgBuffer, Size, 100u);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6859      	ldr	r1, [r3, #4]
 8003ae2:	8a7a      	ldrh	r2, [r7, #18]
 8003ae4:	2364      	movs	r3, #100	; 0x64
 8003ae6:	480c      	ldr	r0, [pc, #48]	; (8003b18 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x134>)
 8003ae8:	f7fe fed7 	bl	800289a <HAL_UART_Transmit>
		}

		HAL_Delay(100u);
 8003aec:	2064      	movs	r0, #100	; 0x64
 8003aee:	f7fc fdd5 	bl	800069c <HAL_Delay>
	for(uint8_t i = 0u; i < packets; ++i)
 8003af2:	7dfb      	ldrb	r3, [r7, #23]
 8003af4:	3301      	adds	r3, #1
 8003af6:	75fb      	strb	r3, [r7, #23]
 8003af8:	7dfa      	ldrb	r2, [r7, #23]
 8003afa:	7dbb      	ldrb	r3, [r7, #22]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d390      	bcc.n	8003a22 <CommandLineInterfaceController_Controller_Static_MessageHandler+0x3e>
	}
	CommandLineInterfaceController_ClearBuffer(CLI);
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f7ff fe3c 	bl	800377e <CommandLineInterfaceController_ClearBuffer>

	NRF24_startListening();
 8003b06:	f000 fa6f 	bl	8003fe8 <NRF24_startListening>
}
 8003b0a:	bf00      	nop
 8003b0c:	3718      	adds	r7, #24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	08006290 	.word	0x08006290
 8003b18:	20000bc0 	.word	0x20000bc0
 8003b1c:	080062ac 	.word	0x080062ac
 8003b20:	080062d0 	.word	0x080062d0
 8003b24:	080062fc 	.word	0x080062fc

08003b28 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8003b34:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <NRF24_DelayMicroSeconds+0x3c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a0b      	ldr	r2, [pc, #44]	; (8003b68 <NRF24_DelayMicroSeconds+0x40>)
 8003b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3e:	0c9a      	lsrs	r2, r3, #18
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	fb02 f303 	mul.w	r3, r2, r3
 8003b46:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 8003b48:	bf00      	nop
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	1e5a      	subs	r2, r3, #1
 8003b4e:	60fa      	str	r2, [r7, #12]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1fa      	bne.n	8003b4a <NRF24_DelayMicroSeconds+0x22>
}
 8003b54:	bf00      	nop
 8003b56:	bf00      	nop
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	20000008 	.word	0x20000008
 8003b68:	165e9f81 	.word	0x165e9f81

08003b6c <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d008      	beq.n	8003b8c <NRF24_csn+0x20>
 8003b7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ba4 <NRF24_csn+0x38>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a0a      	ldr	r2, [pc, #40]	; (8003ba8 <NRF24_csn+0x3c>)
 8003b80:	8811      	ldrh	r1, [r2, #0]
 8003b82:	2201      	movs	r2, #1
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fd f875 	bl	8000c74 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 8003b8a:	e007      	b.n	8003b9c <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8003b8c:	4b05      	ldr	r3, [pc, #20]	; (8003ba4 <NRF24_csn+0x38>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a05      	ldr	r2, [pc, #20]	; (8003ba8 <NRF24_csn+0x3c>)
 8003b92:	8811      	ldrh	r1, [r2, #0]
 8003b94:	2200      	movs	r2, #0
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7fd f86c 	bl	8000c74 <HAL_GPIO_WritePin>
}
 8003b9c:	bf00      	nop
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	2000009c 	.word	0x2000009c
 8003ba8:	200000a0 	.word	0x200000a0

08003bac <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d008      	beq.n	8003bcc <NRF24_ce+0x20>
 8003bba:	4b0a      	ldr	r3, [pc, #40]	; (8003be4 <NRF24_ce+0x38>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a0a      	ldr	r2, [pc, #40]	; (8003be8 <NRF24_ce+0x3c>)
 8003bc0:	8811      	ldrh	r1, [r2, #0]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7fd f855 	bl	8000c74 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 8003bca:	e007      	b.n	8003bdc <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8003bcc:	4b05      	ldr	r3, [pc, #20]	; (8003be4 <NRF24_ce+0x38>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a05      	ldr	r2, [pc, #20]	; (8003be8 <NRF24_ce+0x3c>)
 8003bd2:	8811      	ldrh	r1, [r2, #0]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fd f84c 	bl	8000c74 <HAL_GPIO_WritePin>
}
 8003bdc:	bf00      	nop
 8003bde:	3708      	adds	r7, #8
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	2000009c 	.word	0x2000009c
 8003be8:	200000a2 	.word	0x200000a2

08003bec <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f7ff ffb8 	bl	8003b6c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8003bfc:	79fb      	ldrb	r3, [r7, #7]
 8003bfe:	f003 031f 	and.w	r3, r3, #31
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8003c06:	f107 010c 	add.w	r1, r7, #12
 8003c0a:	2364      	movs	r3, #100	; 0x64
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	480a      	ldr	r0, [pc, #40]	; (8003c38 <NRF24_read_register+0x4c>)
 8003c10:	f7fd fe56 	bl	80018c0 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8003c14:	f107 030c 	add.w	r3, r7, #12
 8003c18:	1c59      	adds	r1, r3, #1
 8003c1a:	2364      	movs	r3, #100	; 0x64
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	4806      	ldr	r0, [pc, #24]	; (8003c38 <NRF24_read_register+0x4c>)
 8003c20:	f7fd ff82 	bl	8001b28 <HAL_SPI_Receive>
	retData = spiBuf[1];
 8003c24:	7b7b      	ldrb	r3, [r7, #13]
 8003c26:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8003c28:	2001      	movs	r0, #1
 8003c2a:	f7ff ff9f 	bl	8003b6c <NRF24_csn>
	return retData;
 8003c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	200000a4 	.word	0x200000a4

08003c3c <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	4603      	mov	r3, r0
 8003c44:	6039      	str	r1, [r7, #0]
 8003c46:	71fb      	strb	r3, [r7, #7]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8003c4c:	2000      	movs	r0, #0
 8003c4e:	f7ff ff8d 	bl	8003b6c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8003c52:	79fb      	ldrb	r3, [r7, #7]
 8003c54:	f003 031f 	and.w	r3, r3, #31
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8003c5c:	f107 010c 	add.w	r1, r7, #12
 8003c60:	2364      	movs	r3, #100	; 0x64
 8003c62:	2201      	movs	r2, #1
 8003c64:	4808      	ldr	r0, [pc, #32]	; (8003c88 <NRF24_read_registerN+0x4c>)
 8003c66:	f7fd fe2b 	bl	80018c0 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8003c6a:	79bb      	ldrb	r3, [r7, #6]
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	2364      	movs	r3, #100	; 0x64
 8003c70:	6839      	ldr	r1, [r7, #0]
 8003c72:	4805      	ldr	r0, [pc, #20]	; (8003c88 <NRF24_read_registerN+0x4c>)
 8003c74:	f7fd ff58 	bl	8001b28 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8003c78:	2001      	movs	r0, #1
 8003c7a:	f7ff ff77 	bl	8003b6c <NRF24_csn>
}
 8003c7e:	bf00      	nop
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	200000a4 	.word	0x200000a4

08003c8c <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	4603      	mov	r3, r0
 8003c94:	460a      	mov	r2, r1
 8003c96:	71fb      	strb	r3, [r7, #7]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	f7ff ff65 	bl	8003b6c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8003ca2:	79fb      	ldrb	r3, [r7, #7]
 8003ca4:	f043 0320 	orr.w	r3, r3, #32
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8003cac:	79bb      	ldrb	r3, [r7, #6]
 8003cae:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8003cb0:	f107 010c 	add.w	r1, r7, #12
 8003cb4:	2364      	movs	r3, #100	; 0x64
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	4804      	ldr	r0, [pc, #16]	; (8003ccc <NRF24_write_register+0x40>)
 8003cba:	f7fd fe01 	bl	80018c0 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8003cbe:	2001      	movs	r0, #1
 8003cc0:	f7ff ff54 	bl	8003b6c <NRF24_csn>
}
 8003cc4:	bf00      	nop
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	200000a4 	.word	0x200000a4

08003cd0 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	6039      	str	r1, [r7, #0]
 8003cda:	71fb      	strb	r3, [r7, #7]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	f7ff ff43 	bl	8003b6c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	f043 0320 	orr.w	r3, r3, #32
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8003cf0:	f107 010c 	add.w	r1, r7, #12
 8003cf4:	2364      	movs	r3, #100	; 0x64
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	4808      	ldr	r0, [pc, #32]	; (8003d1c <NRF24_write_registerN+0x4c>)
 8003cfa:	f7fd fde1 	bl	80018c0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 8003cfe:	79bb      	ldrb	r3, [r7, #6]
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	2364      	movs	r3, #100	; 0x64
 8003d04:	6839      	ldr	r1, [r7, #0]
 8003d06:	4805      	ldr	r0, [pc, #20]	; (8003d1c <NRF24_write_registerN+0x4c>)
 8003d08:	f7fd fdda 	bl	80018c0 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8003d0c:	2001      	movs	r0, #1
 8003d0e:	f7ff ff2d 	bl	8003b6c <NRF24_csn>
}
 8003d12:	bf00      	nop
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	200000a4 	.word	0x200000a4

08003d20 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	f7ff ff1d 	bl	8003b6c <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8003d32:	23a0      	movs	r3, #160	; 0xa0
 8003d34:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8003d36:	f107 010f 	add.w	r1, r7, #15
 8003d3a:	2364      	movs	r3, #100	; 0x64
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	4808      	ldr	r0, [pc, #32]	; (8003d60 <NRF24_write_payload+0x40>)
 8003d40:	f7fd fdbe 	bl	80018c0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8003d44:	78fb      	ldrb	r3, [r7, #3]
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	2364      	movs	r3, #100	; 0x64
 8003d4a:	6879      	ldr	r1, [r7, #4]
 8003d4c:	4804      	ldr	r0, [pc, #16]	; (8003d60 <NRF24_write_payload+0x40>)
 8003d4e:	f7fd fdb7 	bl	80018c0 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8003d52:	2001      	movs	r0, #1
 8003d54:	f7ff ff0a 	bl	8003b6c <NRF24_csn>
}
 8003d58:	bf00      	nop
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	200000a4 	.word	0x200000a4

08003d64 <NRF24_read_payload>:
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 8003d70:	f000 fa8e 	bl	8004290 <NRF24_getPayloadSize>
 8003d74:	4603      	mov	r3, r0
 8003d76:	461a      	mov	r2, r3
 8003d78:	78fb      	ldrb	r3, [r7, #3]
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d303      	bcc.n	8003d86 <NRF24_read_payload+0x22>
 8003d7e:	f000 fa87 	bl	8004290 <NRF24_getPayloadSize>
 8003d82:	4603      	mov	r3, r0
 8003d84:	e000      	b.n	8003d88 <NRF24_read_payload+0x24>
 8003d86:	78fb      	ldrb	r3, [r7, #3]
 8003d88:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	f7ff feee 	bl	8003b6c <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 8003d90:	2361      	movs	r3, #97	; 0x61
 8003d92:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 8003d94:	f107 010e 	add.w	r1, r7, #14
 8003d98:	2364      	movs	r3, #100	; 0x64
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	4808      	ldr	r0, [pc, #32]	; (8003dc0 <NRF24_read_payload+0x5c>)
 8003d9e:	f7fd fd8f 	bl	80018c0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	2364      	movs	r3, #100	; 0x64
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4805      	ldr	r0, [pc, #20]	; (8003dc0 <NRF24_read_payload+0x5c>)
 8003dac:	f7fd febc 	bl	8001b28 <HAL_SPI_Receive>
	NRF24_csn(1);
 8003db0:	2001      	movs	r0, #1
 8003db2:	f7ff fedb 	bl	8003b6c <NRF24_csn>
}
 8003db6:	bf00      	nop
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	200000a4 	.word	0x200000a4

08003dc4 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8003dc8:	21ff      	movs	r1, #255	; 0xff
 8003dca:	20e1      	movs	r0, #225	; 0xe1
 8003dcc:	f7ff ff5e 	bl	8003c8c <NRF24_write_register>
}
 8003dd0:	bf00      	nop
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8003dd8:	21ff      	movs	r1, #255	; 0xff
 8003dda:	20e2      	movs	r0, #226	; 0xe2
 8003ddc:	f7ff ff56 	bl	8003c8c <NRF24_write_register>
}
 8003de0:	bf00      	nop
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8003dea:	2007      	movs	r0, #7
 8003dec:	f7ff fefe 	bl	8003bec <NRF24_read_register>
 8003df0:	4603      	mov	r3, r0
 8003df2:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8003df4:	79fb      	ldrb	r3, [r7, #7]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
	...

08003e00 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 8003e00:	b082      	sub	sp, #8
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b084      	sub	sp, #16
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
 8003e0a:	61fb      	str	r3, [r7, #28]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	807b      	strh	r3, [r7, #2]
 8003e10:	4613      	mov	r3, r2
 8003e12:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8003e14:	4b70      	ldr	r3, [pc, #448]	; (8003fd8 <NRF24_begin+0x1d8>)
 8003e16:	4618      	mov	r0, r3
 8003e18:	f107 031c 	add.w	r3, r7, #28
 8003e1c:	2258      	movs	r2, #88	; 0x58
 8003e1e:	4619      	mov	r1, r3
 8003e20:	f001 fc14 	bl	800564c <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8003e24:	4a6d      	ldr	r2, [pc, #436]	; (8003fdc <NRF24_begin+0x1dc>)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8003e2a:	4a6d      	ldr	r2, [pc, #436]	; (8003fe0 <NRF24_begin+0x1e0>)
 8003e2c:	887b      	ldrh	r3, [r7, #2]
 8003e2e:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8003e30:	4a6c      	ldr	r2, [pc, #432]	; (8003fe4 <NRF24_begin+0x1e4>)
 8003e32:	883b      	ldrh	r3, [r7, #0]
 8003e34:	8013      	strh	r3, [r2, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 8003e36:	2001      	movs	r0, #1
 8003e38:	f7ff fe98 	bl	8003b6c <NRF24_csn>
	NRF24_ce(0);
 8003e3c:	2000      	movs	r0, #0
 8003e3e:	f7ff feb5 	bl	8003bac <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8003e42:	2005      	movs	r0, #5
 8003e44:	f7fc fc2a 	bl	800069c <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x38);
 8003e48:	2138      	movs	r1, #56	; 0x38
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	f7ff ff1e 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8003e50:	213f      	movs	r1, #63	; 0x3f
 8003e52:	2001      	movs	r0, #1
 8003e54:	f7ff ff1a 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8003e58:	2103      	movs	r1, #3
 8003e5a:	2002      	movs	r0, #2
 8003e5c:	f7ff ff16 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8003e60:	2103      	movs	r1, #3
 8003e62:	2003      	movs	r0, #3
 8003e64:	f7ff ff12 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8003e68:	2103      	movs	r1, #3
 8003e6a:	2004      	movs	r0, #4
 8003e6c:	f7ff ff0e 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8003e70:	2102      	movs	r1, #2
 8003e72:	2005      	movs	r0, #5
 8003e74:	f7ff ff0a 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8003e78:	210f      	movs	r1, #15
 8003e7a:	2006      	movs	r0, #6
 8003e7c:	f7ff ff06 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8003e80:	210e      	movs	r1, #14
 8003e82:	2007      	movs	r0, #7
 8003e84:	f7ff ff02 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8003e88:	2100      	movs	r1, #0
 8003e8a:	2008      	movs	r0, #8
 8003e8c:	f7ff fefe 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8003e90:	2100      	movs	r1, #0
 8003e92:	2009      	movs	r0, #9
 8003e94:	f7ff fefa 	bl	8003c8c <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8003e98:	23e7      	movs	r3, #231	; 0xe7
 8003e9a:	733b      	strb	r3, [r7, #12]
 8003e9c:	23e7      	movs	r3, #231	; 0xe7
 8003e9e:	72fb      	strb	r3, [r7, #11]
 8003ea0:	23e7      	movs	r3, #231	; 0xe7
 8003ea2:	72bb      	strb	r3, [r7, #10]
 8003ea4:	23e7      	movs	r3, #231	; 0xe7
 8003ea6:	727b      	strb	r3, [r7, #9]
 8003ea8:	23e7      	movs	r3, #231	; 0xe7
 8003eaa:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8003eac:	f107 0308 	add.w	r3, r7, #8
 8003eb0:	2205      	movs	r2, #5
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	200a      	movs	r0, #10
 8003eb6:	f7ff ff0b 	bl	8003cd0 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 8003eba:	23c2      	movs	r3, #194	; 0xc2
 8003ebc:	733b      	strb	r3, [r7, #12]
 8003ebe:	23c2      	movs	r3, #194	; 0xc2
 8003ec0:	72fb      	strb	r3, [r7, #11]
 8003ec2:	23c2      	movs	r3, #194	; 0xc2
 8003ec4:	72bb      	strb	r3, [r7, #10]
 8003ec6:	23c2      	movs	r3, #194	; 0xc2
 8003ec8:	727b      	strb	r3, [r7, #9]
 8003eca:	23c2      	movs	r3, #194	; 0xc2
 8003ecc:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8003ece:	f107 0308 	add.w	r3, r7, #8
 8003ed2:	2205      	movs	r2, #5
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	200b      	movs	r0, #11
 8003ed8:	f7ff fefa 	bl	8003cd0 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8003edc:	21c3      	movs	r1, #195	; 0xc3
 8003ede:	200c      	movs	r0, #12
 8003ee0:	f7ff fed4 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8003ee4:	21c4      	movs	r1, #196	; 0xc4
 8003ee6:	200d      	movs	r0, #13
 8003ee8:	f7ff fed0 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8003eec:	21c5      	movs	r1, #197	; 0xc5
 8003eee:	200e      	movs	r0, #14
 8003ef0:	f7ff fecc 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8003ef4:	21c6      	movs	r1, #198	; 0xc6
 8003ef6:	200f      	movs	r0, #15
 8003ef8:	f7ff fec8 	bl	8003c8c <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8003efc:	23e7      	movs	r3, #231	; 0xe7
 8003efe:	733b      	strb	r3, [r7, #12]
 8003f00:	23e7      	movs	r3, #231	; 0xe7
 8003f02:	72fb      	strb	r3, [r7, #11]
 8003f04:	23e7      	movs	r3, #231	; 0xe7
 8003f06:	72bb      	strb	r3, [r7, #10]
 8003f08:	23e7      	movs	r3, #231	; 0xe7
 8003f0a:	727b      	strb	r3, [r7, #9]
 8003f0c:	23e7      	movs	r3, #231	; 0xe7
 8003f0e:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8003f10:	f107 0308 	add.w	r3, r7, #8
 8003f14:	2205      	movs	r2, #5
 8003f16:	4619      	mov	r1, r3
 8003f18:	2010      	movs	r0, #16
 8003f1a:	f7ff fed9 	bl	8003cd0 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8003f1e:	2100      	movs	r1, #0
 8003f20:	2011      	movs	r0, #17
 8003f22:	f7ff feb3 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8003f26:	2100      	movs	r1, #0
 8003f28:	2012      	movs	r0, #18
 8003f2a:	f7ff feaf 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 8003f2e:	2100      	movs	r1, #0
 8003f30:	2013      	movs	r0, #19
 8003f32:	f7ff feab 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8003f36:	2100      	movs	r1, #0
 8003f38:	2014      	movs	r0, #20
 8003f3a:	f7ff fea7 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 8003f3e:	2100      	movs	r1, #0
 8003f40:	2015      	movs	r0, #21
 8003f42:	f7ff fea3 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8003f46:	2100      	movs	r1, #0
 8003f48:	2016      	movs	r0, #22
 8003f4a:	f7ff fe9f 	bl	8003c8c <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 8003f4e:	f000 fa97 	bl	8004480 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8003f52:	2100      	movs	r1, #0
 8003f54:	201c      	movs	r0, #28
 8003f56:	f7ff fe99 	bl	8003c8c <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	201d      	movs	r0, #29
 8003f5e:	f7ff fe95 	bl	8003c8c <NRF24_write_register>
	printRadioSettings();
 8003f62:	f000 faa7 	bl	80044b4 <printRadioSettings>
	//Initialise retries 15 and delay 4000 usec
	NRF24_setRetries(15, 15);
 8003f66:	210f      	movs	r1, #15
 8003f68:	200f      	movs	r0, #15
 8003f6a:	f000 f949 	bl	8004200 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 8003f6e:	2003      	movs	r0, #3
 8003f70:	f000 f9c7 	bl	8004302 <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_250KBPS);
 8003f74:	2002      	movs	r0, #2
 8003f76:	f000 f9fd 	bl	8004374 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8003f7a:	2002      	movs	r0, #2
 8003f7c:	f000 fa40 	bl	8004400 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8003f80:	f000 f992 	bl	80042a8 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8003f84:	2020      	movs	r0, #32
 8003f86:	f000 f96b 	bl	8004260 <NRF24_setPayloadSize>
	//Set auto ACK
	NRF24_setAutoAck(true);
 8003f8a:	2001      	movs	r0, #1
 8003f8c:	f000 f9a4 	bl	80042d8 <NRF24_setAutoAck>
	
	//Reset status register
	NRF24_resetStatus();
 8003f90:	f000 fa6d 	bl	800446e <NRF24_resetStatus>
	//Initialise channel to 52
	NRF24_setChannel(52);
 8003f94:	2034      	movs	r0, #52	; 0x34
 8003f96:	f000 f94e 	bl	8004236 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8003f9a:	f7ff ff13 	bl	8003dc4 <NRF24_flush_tx>
	NRF24_flush_rx();
 8003f9e:	f7ff ff19 	bl	8003dd4 <NRF24_flush_rx>
	
	NRF24_powerDown();
 8003fa2:	f000 fa55 	bl	8004450 <NRF24_powerDown>

	NRF24_openWritingPipe(0x11223344);
 8003fa6:	a10a      	add	r1, pc, #40	; (adr r1, 8003fd0 <NRF24_begin+0x1d0>)
 8003fa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003fac:	f000 f8b6 	bl	800411c <NRF24_openWritingPipe>
	NRF24_openReadingPipe(1, 0x11223344);
 8003fb0:	a307      	add	r3, pc, #28	; (adr r3, 8003fd0 <NRF24_begin+0x1d0>)
 8003fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb6:	2001      	movs	r0, #1
 8003fb8:	f000 f8d4 	bl	8004164 <NRF24_openReadingPipe>
}
 8003fbc:	bf00      	nop
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003fc6:	b002      	add	sp, #8
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	f3af 8000 	nop.w
 8003fd0:	11223344 	.word	0x11223344
 8003fd4:	00000000 	.word	0x00000000
 8003fd8:	200000a4 	.word	0x200000a4
 8003fdc:	2000009c 	.word	0x2000009c
 8003fe0:	200000a0 	.word	0x200000a0
 8003fe4:	200000a2 	.word	0x200000a2

08003fe8 <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 8003fec:	2000      	movs	r0, #0
 8003fee:	f7ff fdfd 	bl	8003bec <NRF24_read_register>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f043 0303 	orr.w	r3, r3, #3
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f7ff fe45 	bl	8003c8c <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 8004002:	4b0b      	ldr	r3, [pc, #44]	; (8004030 <NRF24_startListening+0x48>)
 8004004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004008:	4313      	orrs	r3, r2
 800400a:	d004      	beq.n	8004016 <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 800400c:	2205      	movs	r2, #5
 800400e:	4908      	ldr	r1, [pc, #32]	; (8004030 <NRF24_startListening+0x48>)
 8004010:	200a      	movs	r0, #10
 8004012:	f7ff fe5d 	bl	8003cd0 <NRF24_write_registerN>
	
	//Flush buffers
	NRF24_flush_tx();
 8004016:	f7ff fed5 	bl	8003dc4 <NRF24_flush_tx>
	NRF24_flush_rx();
 800401a:	f7ff fedb 	bl	8003dd4 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 800401e:	2001      	movs	r0, #1
 8004020:	f7ff fdc4 	bl	8003bac <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 8004024:	2096      	movs	r0, #150	; 0x96
 8004026:	f7ff fd7f 	bl	8003b28 <NRF24_DelayMicroSeconds>
}
 800402a:	bf00      	nop
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	20000090 	.word	0x20000090

08004034 <NRF24_stopListening>:
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8004038:	2000      	movs	r0, #0
 800403a:	f7ff fdb7 	bl	8003bac <NRF24_ce>
	NRF24_flush_tx();
 800403e:	f7ff fec1 	bl	8003dc4 <NRF24_flush_tx>
	NRF24_flush_rx();
 8004042:	f7ff fec7 	bl	8003dd4 <NRF24_flush_rx>
}
 8004046:	bf00      	nop
 8004048:	bd80      	pop	{r7, pc}

0800404a <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
uint8_t NRF24_write( const void* buf, uint8_t len )
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b086      	sub	sp, #24
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
 8004052:	460b      	mov	r3, r1
 8004054:	70fb      	strb	r3, [r7, #3]
	uint8_t status;

	//Stop listening
	NRF24_stopListening();
 8004056:	f7ff ffed 	bl	8004034 <NRF24_stopListening>

	//Start writing
	NRF24_resetStatus();
 800405a:	f000 fa08 	bl	800446e <NRF24_resetStatus>

	// Transmitter power-up
	NRF24_ce(0);
 800405e:	2000      	movs	r0, #0
 8004060:	f7ff fda4 	bl	8003bac <NRF24_ce>
	NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8004064:	2000      	movs	r0, #0
 8004066:	f7ff fdc1 	bl	8003bec <NRF24_read_register>
 800406a:	4603      	mov	r3, r0
 800406c:	f043 0302 	orr.w	r3, r3, #2
 8004070:	b2db      	uxtb	r3, r3
 8004072:	f023 0301 	bic.w	r3, r3, #1
 8004076:	b2db      	uxtb	r3, r3
 8004078:	4619      	mov	r1, r3
 800407a:	2000      	movs	r0, #0
 800407c:	f7ff fe06 	bl	8003c8c <NRF24_write_register>
	NRF24_ce(1);
 8004080:	2001      	movs	r0, #1
 8004082:	f7ff fd93 	bl	8003bac <NRF24_ce>
	NRF24_DelayMicroSeconds(150);
 8004086:	2096      	movs	r0, #150	; 0x96
 8004088:	f7ff fd4e 	bl	8003b28 <NRF24_DelayMicroSeconds>

	// Send the payload
	NRF24_write_payload( buf, len );
 800408c:	78fb      	ldrb	r3, [r7, #3]
 800408e:	4619      	mov	r1, r3
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f7ff fe45 	bl	8003d20 <NRF24_write_payload>

	// Enable Tx for 15usec
	NRF24_ce(1);
 8004096:	2001      	movs	r0, #1
 8004098:	f7ff fd88 	bl	8003bac <NRF24_ce>
	NRF24_DelayMicroSeconds(150);
 800409c:	2096      	movs	r0, #150	; 0x96
 800409e:	f7ff fd43 	bl	8003b28 <NRF24_DelayMicroSeconds>
	NRF24_ce(0);
 80040a2:	2000      	movs	r0, #0
 80040a4:	f7ff fd82 	bl	8003bac <NRF24_ce>

  	uint32_t sent_at = HAL_GetTick();
 80040a8:	f7fc faec 	bl	8000684 <HAL_GetTick>
 80040ac:	6178      	str	r0, [r7, #20]
  	uint32_t time_now;
	do
  	{
		//Get status register
		status = NRF24_get_status();
 80040ae:	f7ff fe99 	bl	8003de4 <NRF24_get_status>
 80040b2:	4603      	mov	r3, r0
 80040b4:	74fb      	strb	r3, [r7, #19]

		time_now = HAL_GetTick();
 80040b6:	f7fc fae5 	bl	8000684 <HAL_GetTick>
 80040ba:	60f8      	str	r0, [r7, #12]
  	}
  	while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( time_now - sent_at < 10u ) );
 80040bc:	7cfb      	ldrb	r3, [r7, #19]
 80040be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d104      	bne.n	80040d0 <NRF24_write+0x86>
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b09      	cmp	r3, #9
 80040ce:	d9ee      	bls.n	80040ae <NRF24_write+0x64>

	// flush
	NRF24_flush_tx();
 80040d0:	f7ff fe78 	bl	8003dc4 <NRF24_flush_tx>

	return status;
 80040d4:	7cfb      	ldrb	r3, [r7, #19]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <NRF24_read>:
{
	return NRF24_availablePipe(NULL);
}
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b084      	sub	sp, #16
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
 80040e6:	460b      	mov	r3, r1
 80040e8:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	4619      	mov	r1, r3
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7ff fe38 	bl	8003d64 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 80040f4:	2017      	movs	r0, #23
 80040f6:	f7ff fd79 	bl	8003bec <NRF24_read_register>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8004102:	f7ff fe67 	bl	8003dd4 <NRF24_flush_rx>
	//NRF24_getDynamicPayloadSize();
	return rxStatus;
 8004106:	7bfb      	ldrb	r3, [r7, #15]
 8004108:	2b00      	cmp	r3, #0
 800410a:	bf14      	ite	ne
 800410c:	2301      	movne	r3, #1
 800410e:	2300      	moveq	r3, #0
 8004110:	b2db      	uxtb	r3, r3
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
	...

0800411c <NRF24_openWritingPipe>:
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 8004126:	463b      	mov	r3, r7
 8004128:	2205      	movs	r2, #5
 800412a:	4619      	mov	r1, r3
 800412c:	200a      	movs	r0, #10
 800412e:	f7ff fdcf 	bl	8003cd0 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 8004132:	463b      	mov	r3, r7
 8004134:	2205      	movs	r2, #5
 8004136:	4619      	mov	r1, r3
 8004138:	2010      	movs	r0, #16
 800413a:	f7ff fdc9 	bl	8003cd0 <NRF24_write_registerN>
	
	const uint8_t max_payload_size = 32;
 800413e:	2320      	movs	r3, #32
 8004140:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 8004142:	4b07      	ldr	r3, [pc, #28]	; (8004160 <NRF24_openWritingPipe+0x44>)
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	7bfa      	ldrb	r2, [r7, #15]
 8004148:	4293      	cmp	r3, r2
 800414a:	bf28      	it	cs
 800414c:	4613      	movcs	r3, r2
 800414e:	b2db      	uxtb	r3, r3
 8004150:	4619      	mov	r1, r3
 8004152:	2011      	movs	r0, #17
 8004154:	f7ff fd9a 	bl	8003c8c <NRF24_write_register>
}
 8004158:	bf00      	nop
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	20000098 	.word	0x20000098

08004164 <NRF24_openReadingPipe>:
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	4601      	mov	r1, r0
 800416c:	e9c7 2300 	strd	r2, r3, [r7]
 8004170:	460b      	mov	r3, r1
 8004172:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 8004174:	7bfb      	ldrb	r3, [r7, #15]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d104      	bne.n	8004184 <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 800417a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800417e:	491c      	ldr	r1, [pc, #112]	; (80041f0 <NRF24_openReadingPipe+0x8c>)
 8004180:	e9c1 2300 	strd	r2, r3, [r1]
	
	if(number <= 6)
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	2b06      	cmp	r3, #6
 8004188:	d82d      	bhi.n	80041e6 <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 800418a:	7bfb      	ldrb	r3, [r7, #15]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d808      	bhi.n	80041a2 <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	4a18      	ldr	r2, [pc, #96]	; (80041f4 <NRF24_openReadingPipe+0x90>)
 8004194:	5cd3      	ldrb	r3, [r2, r3]
 8004196:	4639      	mov	r1, r7
 8004198:	2205      	movs	r2, #5
 800419a:	4618      	mov	r0, r3
 800419c:	f7ff fd98 	bl	8003cd0 <NRF24_write_registerN>
 80041a0:	e007      	b.n	80041b2 <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
 80041a4:	4a13      	ldr	r2, [pc, #76]	; (80041f4 <NRF24_openReadingPipe+0x90>)
 80041a6:	5cd3      	ldrb	r3, [r2, r3]
 80041a8:	4639      	mov	r1, r7
 80041aa:	2201      	movs	r2, #1
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff fd8f 	bl	8003cd0 <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 80041b2:	7bfb      	ldrb	r3, [r7, #15]
 80041b4:	4a10      	ldr	r2, [pc, #64]	; (80041f8 <NRF24_openReadingPipe+0x94>)
 80041b6:	5cd3      	ldrb	r3, [r2, r3]
 80041b8:	4a10      	ldr	r2, [pc, #64]	; (80041fc <NRF24_openReadingPipe+0x98>)
 80041ba:	7812      	ldrb	r2, [r2, #0]
 80041bc:	4611      	mov	r1, r2
 80041be:	4618      	mov	r0, r3
 80041c0:	f7ff fd64 	bl	8003c8c <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 80041c4:	2002      	movs	r0, #2
 80041c6:	f7ff fd11 	bl	8003bec <NRF24_read_register>
 80041ca:	4603      	mov	r3, r0
 80041cc:	b25a      	sxtb	r2, r3
 80041ce:	7bfb      	ldrb	r3, [r7, #15]
 80041d0:	2101      	movs	r1, #1
 80041d2:	fa01 f303 	lsl.w	r3, r1, r3
 80041d6:	b25b      	sxtb	r3, r3
 80041d8:	4313      	orrs	r3, r2
 80041da:	b25b      	sxtb	r3, r3
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	4619      	mov	r1, r3
 80041e0:	2002      	movs	r0, #2
 80041e2:	f7ff fd53 	bl	8003c8c <NRF24_write_register>
	}
	
}
 80041e6:	bf00      	nop
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20000090 	.word	0x20000090
 80041f4:	080068a0 	.word	0x080068a0
 80041f8:	080068a8 	.word	0x080068a8
 80041fc:	20000098 	.word	0x20000098

08004200 <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	460a      	mov	r2, r1
 800420a:	71fb      	strb	r3, [r7, #7]
 800420c:	4613      	mov	r3, r2
 800420e:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8004210:	79fb      	ldrb	r3, [r7, #7]
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	b25a      	sxtb	r2, r3
 8004216:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800421a:	f003 030f 	and.w	r3, r3, #15
 800421e:	b25b      	sxtb	r3, r3
 8004220:	4313      	orrs	r3, r2
 8004222:	b25b      	sxtb	r3, r3
 8004224:	b2db      	uxtb	r3, r3
 8004226:	4619      	mov	r1, r3
 8004228:	2004      	movs	r0, #4
 800422a:	f7ff fd2f 	bl	8003c8c <NRF24_write_register>
}
 800422e:	bf00      	nop
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b084      	sub	sp, #16
 800423a:	af00      	add	r7, sp, #0
 800423c:	4603      	mov	r3, r0
 800423e:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8004240:	237f      	movs	r3, #127	; 0x7f
 8004242:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8004244:	7bfa      	ldrb	r2, [r7, #15]
 8004246:	79fb      	ldrb	r3, [r7, #7]
 8004248:	4293      	cmp	r3, r2
 800424a:	bf28      	it	cs
 800424c:	4613      	movcs	r3, r2
 800424e:	b2db      	uxtb	r3, r3
 8004250:	4619      	mov	r1, r3
 8004252:	2005      	movs	r0, #5
 8004254:	f7ff fd1a 	bl	8003c8c <NRF24_write_register>
}
 8004258:	bf00      	nop
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8004260:	b480      	push	{r7}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 800426a:	2320      	movs	r3, #32
 800426c:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 800426e:	7bfa      	ldrb	r2, [r7, #15]
 8004270:	79fb      	ldrb	r3, [r7, #7]
 8004272:	4293      	cmp	r3, r2
 8004274:	bf28      	it	cs
 8004276:	4613      	movcs	r3, r2
 8004278:	b2da      	uxtb	r2, r3
 800427a:	4b04      	ldr	r3, [pc, #16]	; (800428c <NRF24_setPayloadSize+0x2c>)
 800427c:	701a      	strb	r2, [r3, #0]
}
 800427e:	bf00      	nop
 8004280:	3714      	adds	r7, #20
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	20000098 	.word	0x20000098

08004290 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
	return payload_size;
 8004294:	4b03      	ldr	r3, [pc, #12]	; (80042a4 <NRF24_getPayloadSize+0x14>)
 8004296:	781b      	ldrb	r3, [r3, #0]
}
 8004298:	4618      	mov	r0, r3
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	20000098 	.word	0x20000098

080042a8 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;
	
}
void NRF24_disableDynamicPayloads(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 80042ac:	201d      	movs	r0, #29
 80042ae:	f7ff fc9d 	bl	8003bec <NRF24_read_register>
 80042b2:	4603      	mov	r3, r0
 80042b4:	f023 0304 	bic.w	r3, r3, #4
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	4619      	mov	r1, r3
 80042bc:	201d      	movs	r0, #29
 80042be:	f7ff fce5 	bl	8003c8c <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 80042c2:	2100      	movs	r1, #0
 80042c4:	201c      	movs	r0, #28
 80042c6:	f7ff fce1 	bl	8003c8c <NRF24_write_register>
	dynamic_payloads_enabled = false;
 80042ca:	4b02      	ldr	r3, [pc, #8]	; (80042d4 <NRF24_disableDynamicPayloads+0x2c>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	701a      	strb	r2, [r3, #0]
}
 80042d0:	bf00      	nop
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	20000099 	.word	0x20000099

080042d8 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	4603      	mov	r3, r0
 80042e0:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 80042e2:	79fb      	ldrb	r3, [r7, #7]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d004      	beq.n	80042f2 <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 80042e8:	213f      	movs	r1, #63	; 0x3f
 80042ea:	2001      	movs	r0, #1
 80042ec:	f7ff fcce 	bl	8003c8c <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 80042f0:	e003      	b.n	80042fa <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 80042f2:	2100      	movs	r1, #0
 80042f4:	2001      	movs	r0, #1
 80042f6:	f7ff fcc9 	bl	8003c8c <NRF24_write_register>
}
 80042fa:	bf00      	nop
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b084      	sub	sp, #16
 8004306:	af00      	add	r7, sp, #0
 8004308:	4603      	mov	r3, r0
 800430a:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800430c:	2006      	movs	r0, #6
 800430e:	f7ff fc6d 	bl	8003bec <NRF24_read_register>
 8004312:	4603      	mov	r3, r0
 8004314:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8004316:	7bfb      	ldrb	r3, [r7, #15]
 8004318:	f023 0306 	bic.w	r3, r3, #6
 800431c:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	2b03      	cmp	r3, #3
 8004322:	d104      	bne.n	800432e <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8004324:	7bfb      	ldrb	r3, [r7, #15]
 8004326:	f043 0306 	orr.w	r3, r3, #6
 800432a:	73fb      	strb	r3, [r7, #15]
 800432c:	e019      	b.n	8004362 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 800432e:	79fb      	ldrb	r3, [r7, #7]
 8004330:	2b02      	cmp	r3, #2
 8004332:	d104      	bne.n	800433e <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8004334:	7bfb      	ldrb	r3, [r7, #15]
 8004336:	f043 0304 	orr.w	r3, r3, #4
 800433a:	73fb      	strb	r3, [r7, #15]
 800433c:	e011      	b.n	8004362 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 800433e:	79fb      	ldrb	r3, [r7, #7]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d104      	bne.n	800434e <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	f043 0302 	orr.w	r3, r3, #2
 800434a:	73fb      	strb	r3, [r7, #15]
 800434c:	e009      	b.n	8004362 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d006      	beq.n	8004362 <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	2b04      	cmp	r3, #4
 8004358:	d103      	bne.n	8004362 <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800435a:	7bfb      	ldrb	r3, [r7, #15]
 800435c:	f043 0306 	orr.w	r3, r3, #6
 8004360:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8004362:	7bfb      	ldrb	r3, [r7, #15]
 8004364:	4619      	mov	r1, r3
 8004366:	2006      	movs	r0, #6
 8004368:	f7ff fc90 	bl	8003c8c <NRF24_write_register>
}
 800436c:	bf00      	nop
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	4603      	mov	r3, r0
 800437c:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 800437e:	2300      	movs	r3, #0
 8004380:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8004382:	2006      	movs	r0, #6
 8004384:	f7ff fc32 	bl	8003bec <NRF24_read_register>
 8004388:	4603      	mov	r3, r0
 800438a:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 800438c:	4b1b      	ldr	r3, [pc, #108]	; (80043fc <NRF24_setDataRate+0x88>)
 800438e:	2200      	movs	r2, #0
 8004390:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8004392:	7bbb      	ldrb	r3, [r7, #14]
 8004394:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8004398:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	2b02      	cmp	r3, #2
 800439e:	d107      	bne.n	80043b0 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 80043a0:	4b16      	ldr	r3, [pc, #88]	; (80043fc <NRF24_setDataRate+0x88>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 80043a6:	7bbb      	ldrb	r3, [r7, #14]
 80043a8:	f043 0320 	orr.w	r3, r3, #32
 80043ac:	73bb      	strb	r3, [r7, #14]
 80043ae:	e00d      	b.n	80043cc <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 80043b0:	79fb      	ldrb	r3, [r7, #7]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d107      	bne.n	80043c6 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 80043b6:	4b11      	ldr	r3, [pc, #68]	; (80043fc <NRF24_setDataRate+0x88>)
 80043b8:	2201      	movs	r2, #1
 80043ba:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 80043bc:	7bbb      	ldrb	r3, [r7, #14]
 80043be:	f043 0308 	orr.w	r3, r3, #8
 80043c2:	73bb      	strb	r3, [r7, #14]
 80043c4:	e002      	b.n	80043cc <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 80043c6:	4b0d      	ldr	r3, [pc, #52]	; (80043fc <NRF24_setDataRate+0x88>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 80043cc:	7bbb      	ldrb	r3, [r7, #14]
 80043ce:	4619      	mov	r1, r3
 80043d0:	2006      	movs	r0, #6
 80043d2:	f7ff fc5b 	bl	8003c8c <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 80043d6:	2006      	movs	r0, #6
 80043d8:	f7ff fc08 	bl	8003bec <NRF24_read_register>
 80043dc:	4603      	mov	r3, r0
 80043de:	461a      	mov	r2, r3
 80043e0:	7bbb      	ldrb	r3, [r7, #14]
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d102      	bne.n	80043ec <NRF24_setDataRate+0x78>
  {
    result = true;
 80043e6:	2301      	movs	r3, #1
 80043e8:	73fb      	strb	r3, [r7, #15]
 80043ea:	e002      	b.n	80043f2 <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 80043ec:	4b03      	ldr	r3, [pc, #12]	; (80043fc <NRF24_setDataRate+0x88>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	701a      	strb	r2, [r3, #0]
  }

  return result;
 80043f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	2000009a 	.word	0x2000009a

08004400 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	4603      	mov	r3, r0
 8004408:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 800440a:	2000      	movs	r0, #0
 800440c:	f7ff fbee 	bl	8003bec <NRF24_read_register>
 8004410:	4603      	mov	r3, r0
 8004412:	f023 030c 	bic.w	r3, r3, #12
 8004416:	73fb      	strb	r3, [r7, #15]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8004418:	79fb      	ldrb	r3, [r7, #7]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00f      	beq.n	800443e <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 800441e:	79fb      	ldrb	r3, [r7, #7]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d104      	bne.n	800442e <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	f043 0308 	orr.w	r3, r3, #8
 800442a:	73fb      	strb	r3, [r7, #15]
 800442c:	e007      	b.n	800443e <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 800442e:	7bfb      	ldrb	r3, [r7, #15]
 8004430:	f043 0308 	orr.w	r3, r3, #8
 8004434:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8004436:	7bfb      	ldrb	r3, [r7, #15]
 8004438:	f043 0304 	orr.w	r3, r3, #4
 800443c:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 800443e:	7bfb      	ldrb	r3, [r7, #15]
 8004440:	4619      	mov	r1, r3
 8004442:	2000      	movs	r0, #0
 8004444:	f7ff fc22 	bl	8003c8c <NRF24_write_register>
}
 8004448:	bf00      	nop
 800444a:	3710      	adds	r7, #16
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8004454:	2000      	movs	r0, #0
 8004456:	f7ff fbc9 	bl	8003bec <NRF24_read_register>
 800445a:	4603      	mov	r3, r0
 800445c:	f023 0302 	bic.w	r3, r3, #2
 8004460:	b2db      	uxtb	r3, r3
 8004462:	4619      	mov	r1, r3
 8004464:	2000      	movs	r0, #0
 8004466:	f7ff fc11 	bl	8003c8c <NRF24_write_register>
}
 800446a:	bf00      	nop
 800446c:	bd80      	pop	{r7, pc}

0800446e <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8004472:	2170      	movs	r1, #112	; 0x70
 8004474:	2007      	movs	r0, #7
 8004476:	f7ff fc09 	bl	8003c8c <NRF24_write_register>
}
 800447a:	bf00      	nop
 800447c:	bd80      	pop	{r7, pc}
	...

08004480 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8004486:	2000      	movs	r0, #0
 8004488:	f7ff fb70 	bl	8003b6c <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 800448c:	2350      	movs	r3, #80	; 0x50
 800448e:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8004490:	2373      	movs	r3, #115	; 0x73
 8004492:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8004494:	1d39      	adds	r1, r7, #4
 8004496:	2364      	movs	r3, #100	; 0x64
 8004498:	2202      	movs	r2, #2
 800449a:	4805      	ldr	r0, [pc, #20]	; (80044b0 <NRF24_ACTIVATE_cmd+0x30>)
 800449c:	f7fd fa10 	bl	80018c0 <HAL_SPI_Transmit>
	NRF24_csn(1);
 80044a0:	2001      	movs	r0, #1
 80044a2:	f7ff fb63 	bl	8003b6c <NRF24_csn>
}
 80044a6:	bf00      	nop
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	200000a4 	.word	0x200000a4

080044b4 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 80044b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044b6:	b0a1      	sub	sp, #132	; 0x84
 80044b8:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 80044ba:	f107 0308 	add.w	r3, r7, #8
 80044be:	49c3      	ldr	r1, [pc, #780]	; (80047cc <printRadioSettings+0x318>)
 80044c0:	4618      	mov	r0, r3
 80044c2:	f001 f8d9 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80044c6:	f107 0308 	add.w	r3, r7, #8
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fb fea0 	bl	8000210 <strlen>
 80044d0:	4603      	mov	r3, r0
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	f107 0108 	add.w	r1, r7, #8
 80044d8:	230a      	movs	r3, #10
 80044da:	48bd      	ldr	r0, [pc, #756]	; (80047d0 <printRadioSettings+0x31c>)
 80044dc:	f7fe f9dd 	bl	800289a <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 80044e0:	2000      	movs	r0, #0
 80044e2:	f7ff fb83 	bl	8003bec <NRF24_read_register>
 80044e6:	4603      	mov	r3, r0
 80044e8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 80044ec:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80044f0:	f003 0308 	and.w	r3, r3, #8
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d013      	beq.n	8004520 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 80044f8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80044fc:	f003 0304 	and.w	r3, r3, #4
 8004500:	2b00      	cmp	r3, #0
 8004502:	d006      	beq.n	8004512 <printRadioSettings+0x5e>
 8004504:	f107 0308 	add.w	r3, r7, #8
 8004508:	49b2      	ldr	r1, [pc, #712]	; (80047d4 <printRadioSettings+0x320>)
 800450a:	4618      	mov	r0, r3
 800450c:	f001 f8b4 	bl	8005678 <siprintf>
 8004510:	e00c      	b.n	800452c <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");	
 8004512:	f107 0308 	add.w	r3, r7, #8
 8004516:	49b0      	ldr	r1, [pc, #704]	; (80047d8 <printRadioSettings+0x324>)
 8004518:	4618      	mov	r0, r3
 800451a:	f001 f8ad 	bl	8005678 <siprintf>
 800451e:	e005      	b.n	800452c <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8004520:	f107 0308 	add.w	r3, r7, #8
 8004524:	49ad      	ldr	r1, [pc, #692]	; (80047dc <printRadioSettings+0x328>)
 8004526:	4618      	mov	r0, r3
 8004528:	f001 f8a6 	bl	8005678 <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800452c:	f107 0308 	add.w	r3, r7, #8
 8004530:	4618      	mov	r0, r3
 8004532:	f7fb fe6d 	bl	8000210 <strlen>
 8004536:	4603      	mov	r3, r0
 8004538:	b29a      	uxth	r2, r3
 800453a:	f107 0108 	add.w	r1, r7, #8
 800453e:	230a      	movs	r3, #10
 8004540:	48a3      	ldr	r0, [pc, #652]	; (80047d0 <printRadioSettings+0x31c>)
 8004542:	f7fe f9aa 	bl	800289a <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8004546:	2001      	movs	r0, #1
 8004548:	f7ff fb50 	bl	8003bec <NRF24_read_register>
 800454c:	4603      	mov	r3, r0
 800454e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004552:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004556:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800455a:	2b00      	cmp	r3, #0
 800455c:	bfcc      	ite	gt
 800455e:	2301      	movgt	r3, #1
 8004560:	2300      	movle	r3, #0
 8004562:	b2db      	uxtb	r3, r3
 8004564:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004566:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800456a:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800456e:	2b00      	cmp	r3, #0
 8004570:	bfcc      	ite	gt
 8004572:	2301      	movgt	r3, #1
 8004574:	2300      	movle	r3, #0
 8004576:	b2db      	uxtb	r3, r3
 8004578:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800457a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800457e:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004582:	2b00      	cmp	r3, #0
 8004584:	bfcc      	ite	gt
 8004586:	2301      	movgt	r3, #1
 8004588:	2300      	movle	r3, #0
 800458a:	b2db      	uxtb	r3, r3
 800458c:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800458e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004592:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004596:	2b00      	cmp	r3, #0
 8004598:	bfcc      	ite	gt
 800459a:	2301      	movgt	r3, #1
 800459c:	2300      	movle	r3, #0
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80045a2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80045a6:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	bfcc      	ite	gt
 80045ae:	2301      	movgt	r3, #1
 80045b0:	2300      	movle	r3, #0
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80045b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80045ba:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80045be:	2b00      	cmp	r3, #0
 80045c0:	bfcc      	ite	gt
 80045c2:	2301      	movgt	r3, #1
 80045c4:	2300      	movle	r3, #0
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	f107 0008 	add.w	r0, r7, #8
 80045cc:	9303      	str	r3, [sp, #12]
 80045ce:	9402      	str	r4, [sp, #8]
 80045d0:	9101      	str	r1, [sp, #4]
 80045d2:	9200      	str	r2, [sp, #0]
 80045d4:	4633      	mov	r3, r6
 80045d6:	462a      	mov	r2, r5
 80045d8:	4981      	ldr	r1, [pc, #516]	; (80047e0 <printRadioSettings+0x32c>)
 80045da:	f001 f84d 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80045de:	f107 0308 	add.w	r3, r7, #8
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7fb fe14 	bl	8000210 <strlen>
 80045e8:	4603      	mov	r3, r0
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	f107 0108 	add.w	r1, r7, #8
 80045f0:	230a      	movs	r3, #10
 80045f2:	4877      	ldr	r0, [pc, #476]	; (80047d0 <printRadioSettings+0x31c>)
 80045f4:	f7fe f951 	bl	800289a <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 80045f8:	2002      	movs	r0, #2
 80045fa:	f7ff faf7 	bl	8003bec <NRF24_read_register>
 80045fe:	4603      	mov	r3, r0
 8004600:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004604:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004608:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800460c:	2b00      	cmp	r3, #0
 800460e:	bfcc      	ite	gt
 8004610:	2301      	movgt	r3, #1
 8004612:	2300      	movle	r3, #0
 8004614:	b2db      	uxtb	r3, r3
 8004616:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004618:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800461c:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004620:	2b00      	cmp	r3, #0
 8004622:	bfcc      	ite	gt
 8004624:	2301      	movgt	r3, #1
 8004626:	2300      	movle	r3, #0
 8004628:	b2db      	uxtb	r3, r3
 800462a:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800462c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004630:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004634:	2b00      	cmp	r3, #0
 8004636:	bfcc      	ite	gt
 8004638:	2301      	movgt	r3, #1
 800463a:	2300      	movle	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004640:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004644:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004648:	2b00      	cmp	r3, #0
 800464a:	bfcc      	ite	gt
 800464c:	2301      	movgt	r3, #1
 800464e:	2300      	movle	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004654:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004658:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800465c:	2b00      	cmp	r3, #0
 800465e:	bfcc      	ite	gt
 8004660:	2301      	movgt	r3, #1
 8004662:	2300      	movle	r3, #0
 8004664:	b2db      	uxtb	r3, r3
 8004666:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004668:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800466c:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004670:	2b00      	cmp	r3, #0
 8004672:	bfcc      	ite	gt
 8004674:	2301      	movgt	r3, #1
 8004676:	2300      	movle	r3, #0
 8004678:	b2db      	uxtb	r3, r3
 800467a:	f107 0008 	add.w	r0, r7, #8
 800467e:	9303      	str	r3, [sp, #12]
 8004680:	9402      	str	r4, [sp, #8]
 8004682:	9101      	str	r1, [sp, #4]
 8004684:	9200      	str	r2, [sp, #0]
 8004686:	4633      	mov	r3, r6
 8004688:	462a      	mov	r2, r5
 800468a:	4956      	ldr	r1, [pc, #344]	; (80047e4 <printRadioSettings+0x330>)
 800468c:	f000 fff4 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004690:	f107 0308 	add.w	r3, r7, #8
 8004694:	4618      	mov	r0, r3
 8004696:	f7fb fdbb 	bl	8000210 <strlen>
 800469a:	4603      	mov	r3, r0
 800469c:	b29a      	uxth	r2, r3
 800469e:	f107 0108 	add.w	r1, r7, #8
 80046a2:	230a      	movs	r3, #10
 80046a4:	484a      	ldr	r0, [pc, #296]	; (80047d0 <printRadioSettings+0x31c>)
 80046a6:	f7fe f8f8 	bl	800289a <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 80046aa:	2003      	movs	r0, #3
 80046ac:	f7ff fa9e 	bl	8003bec <NRF24_read_register>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f003 0303 	and.w	r3, r3, #3
 80046b6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 80046ba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80046be:	3302      	adds	r3, #2
 80046c0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 80046c4:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80046c8:	f107 0308 	add.w	r3, r7, #8
 80046cc:	4946      	ldr	r1, [pc, #280]	; (80047e8 <printRadioSettings+0x334>)
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 ffd2 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80046d4:	f107 0308 	add.w	r3, r7, #8
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fb fd99 	bl	8000210 <strlen>
 80046de:	4603      	mov	r3, r0
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	f107 0108 	add.w	r1, r7, #8
 80046e6:	230a      	movs	r3, #10
 80046e8:	4839      	ldr	r0, [pc, #228]	; (80047d0 <printRadioSettings+0x31c>)
 80046ea:	f7fe f8d6 	bl	800289a <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 80046ee:	2005      	movs	r0, #5
 80046f0:	f7ff fa7c 	bl	8003bec <NRF24_read_register>
 80046f4:	4603      	mov	r3, r0
 80046f6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 80046fa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80046fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004702:	f107 0308 	add.w	r3, r7, #8
 8004706:	4939      	ldr	r1, [pc, #228]	; (80047ec <printRadioSettings+0x338>)
 8004708:	4618      	mov	r0, r3
 800470a:	f000 ffb5 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800470e:	f107 0308 	add.w	r3, r7, #8
 8004712:	4618      	mov	r0, r3
 8004714:	f7fb fd7c 	bl	8000210 <strlen>
 8004718:	4603      	mov	r3, r0
 800471a:	b29a      	uxth	r2, r3
 800471c:	f107 0108 	add.w	r1, r7, #8
 8004720:	230a      	movs	r3, #10
 8004722:	482b      	ldr	r0, [pc, #172]	; (80047d0 <printRadioSettings+0x31c>)
 8004724:	f7fe f8b9 	bl	800289a <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8004728:	2006      	movs	r0, #6
 800472a:	f7ff fa5f 	bl	8003bec <NRF24_read_register>
 800472e:	4603      	mov	r3, r0
 8004730:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8004734:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b00      	cmp	r3, #0
 800473e:	d006      	beq.n	800474e <printRadioSettings+0x29a>
 8004740:	f107 0308 	add.w	r3, r7, #8
 8004744:	492a      	ldr	r1, [pc, #168]	; (80047f0 <printRadioSettings+0x33c>)
 8004746:	4618      	mov	r0, r3
 8004748:	f000 ff96 	bl	8005678 <siprintf>
 800474c:	e005      	b.n	800475a <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 800474e:	f107 0308 	add.w	r3, r7, #8
 8004752:	4928      	ldr	r1, [pc, #160]	; (80047f4 <printRadioSettings+0x340>)
 8004754:	4618      	mov	r0, r3
 8004756:	f000 ff8f 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800475a:	f107 0308 	add.w	r3, r7, #8
 800475e:	4618      	mov	r0, r3
 8004760:	f7fb fd56 	bl	8000210 <strlen>
 8004764:	4603      	mov	r3, r0
 8004766:	b29a      	uxth	r2, r3
 8004768:	f107 0108 	add.w	r1, r7, #8
 800476c:	230a      	movs	r3, #10
 800476e:	4818      	ldr	r0, [pc, #96]	; (80047d0 <printRadioSettings+0x31c>)
 8004770:	f7fe f893 	bl	800289a <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8004774:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004778:	f003 0306 	and.w	r3, r3, #6
 800477c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 8004780:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004784:	085b      	lsrs	r3, r3, #1
 8004786:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 800478a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800478e:	2b00      	cmp	r3, #0
 8004790:	d106      	bne.n	80047a0 <printRadioSettings+0x2ec>
 8004792:	f107 0308 	add.w	r3, r7, #8
 8004796:	4918      	ldr	r1, [pc, #96]	; (80047f8 <printRadioSettings+0x344>)
 8004798:	4618      	mov	r0, r3
 800479a:	f000 ff6d 	bl	8005678 <siprintf>
 800479e:	e03b      	b.n	8004818 <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 80047a0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d106      	bne.n	80047b6 <printRadioSettings+0x302>
 80047a8:	f107 0308 	add.w	r3, r7, #8
 80047ac:	4913      	ldr	r1, [pc, #76]	; (80047fc <printRadioSettings+0x348>)
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 ff62 	bl	8005678 <siprintf>
 80047b4:	e030      	b.n	8004818 <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 80047b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d122      	bne.n	8004804 <printRadioSettings+0x350>
 80047be:	f107 0308 	add.w	r3, r7, #8
 80047c2:	490f      	ldr	r1, [pc, #60]	; (8004800 <printRadioSettings+0x34c>)
 80047c4:	4618      	mov	r0, r3
 80047c6:	f000 ff57 	bl	8005678 <siprintf>
 80047ca:	e025      	b.n	8004818 <printRadioSettings+0x364>
 80047cc:	0800631c 	.word	0x0800631c
 80047d0:	200000fc 	.word	0x200000fc
 80047d4:	08006350 	.word	0x08006350
 80047d8:	0800636c 	.word	0x0800636c
 80047dc:	08006388 	.word	0x08006388
 80047e0:	0800639c 	.word	0x0800639c
 80047e4:	080063e0 	.word	0x080063e0
 80047e8:	0800642c 	.word	0x0800642c
 80047ec:	08006448 	.word	0x08006448
 80047f0:	0800645c 	.word	0x0800645c
 80047f4:	08006474 	.word	0x08006474
 80047f8:	0800648c 	.word	0x0800648c
 80047fc:	080064a0 	.word	0x080064a0
 8004800:	080064b4 	.word	0x080064b4
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8004804:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004808:	2b03      	cmp	r3, #3
 800480a:	d105      	bne.n	8004818 <printRadioSettings+0x364>
 800480c:	f107 0308 	add.w	r3, r7, #8
 8004810:	49d7      	ldr	r1, [pc, #860]	; (8004b70 <printRadioSettings+0x6bc>)
 8004812:	4618      	mov	r0, r3
 8004814:	f000 ff30 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004818:	f107 0308 	add.w	r3, r7, #8
 800481c:	4618      	mov	r0, r3
 800481e:	f7fb fcf7 	bl	8000210 <strlen>
 8004822:	4603      	mov	r3, r0
 8004824:	b29a      	uxth	r2, r3
 8004826:	f107 0108 	add.w	r1, r7, #8
 800482a:	230a      	movs	r3, #10
 800482c:	48d1      	ldr	r0, [pc, #836]	; (8004b74 <printRadioSettings+0x6c0>)
 800482e:	f7fe f834 	bl	800289a <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8004832:	463b      	mov	r3, r7
 8004834:	2205      	movs	r2, #5
 8004836:	4619      	mov	r1, r3
 8004838:	200a      	movs	r0, #10
 800483a:	f7ff f9ff 	bl	8003c3c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800483e:	793b      	ldrb	r3, [r7, #4]
 8004840:	461c      	mov	r4, r3
 8004842:	78fb      	ldrb	r3, [r7, #3]
 8004844:	461d      	mov	r5, r3
 8004846:	78bb      	ldrb	r3, [r7, #2]
 8004848:	787a      	ldrb	r2, [r7, #1]
 800484a:	7839      	ldrb	r1, [r7, #0]
 800484c:	f107 0008 	add.w	r0, r7, #8
 8004850:	9102      	str	r1, [sp, #8]
 8004852:	9201      	str	r2, [sp, #4]
 8004854:	9300      	str	r3, [sp, #0]
 8004856:	462b      	mov	r3, r5
 8004858:	4622      	mov	r2, r4
 800485a:	49c7      	ldr	r1, [pc, #796]	; (8004b78 <printRadioSettings+0x6c4>)
 800485c:	f000 ff0c 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004860:	f107 0308 	add.w	r3, r7, #8
 8004864:	4618      	mov	r0, r3
 8004866:	f7fb fcd3 	bl	8000210 <strlen>
 800486a:	4603      	mov	r3, r0
 800486c:	b29a      	uxth	r2, r3
 800486e:	f107 0108 	add.w	r1, r7, #8
 8004872:	230a      	movs	r3, #10
 8004874:	48bf      	ldr	r0, [pc, #764]	; (8004b74 <printRadioSettings+0x6c0>)
 8004876:	f7fe f810 	bl	800289a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 800487a:	463b      	mov	r3, r7
 800487c:	2205      	movs	r2, #5
 800487e:	4619      	mov	r1, r3
 8004880:	200b      	movs	r0, #11
 8004882:	f7ff f9db 	bl	8003c3c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8004886:	793b      	ldrb	r3, [r7, #4]
 8004888:	461c      	mov	r4, r3
 800488a:	78fb      	ldrb	r3, [r7, #3]
 800488c:	461d      	mov	r5, r3
 800488e:	78bb      	ldrb	r3, [r7, #2]
 8004890:	787a      	ldrb	r2, [r7, #1]
 8004892:	7839      	ldrb	r1, [r7, #0]
 8004894:	f107 0008 	add.w	r0, r7, #8
 8004898:	9102      	str	r1, [sp, #8]
 800489a:	9201      	str	r2, [sp, #4]
 800489c:	9300      	str	r3, [sp, #0]
 800489e:	462b      	mov	r3, r5
 80048a0:	4622      	mov	r2, r4
 80048a2:	49b6      	ldr	r1, [pc, #728]	; (8004b7c <printRadioSettings+0x6c8>)
 80048a4:	f000 fee8 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80048a8:	f107 0308 	add.w	r3, r7, #8
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7fb fcaf 	bl	8000210 <strlen>
 80048b2:	4603      	mov	r3, r0
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	f107 0108 	add.w	r1, r7, #8
 80048ba:	230a      	movs	r3, #10
 80048bc:	48ad      	ldr	r0, [pc, #692]	; (8004b74 <printRadioSettings+0x6c0>)
 80048be:	f7fd ffec 	bl	800289a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 80048c2:	463b      	mov	r3, r7
 80048c4:	2201      	movs	r2, #1
 80048c6:	4619      	mov	r1, r3
 80048c8:	200c      	movs	r0, #12
 80048ca:	f7ff f9b7 	bl	8003c3c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80048ce:	783b      	ldrb	r3, [r7, #0]
 80048d0:	461a      	mov	r2, r3
 80048d2:	f107 0308 	add.w	r3, r7, #8
 80048d6:	49aa      	ldr	r1, [pc, #680]	; (8004b80 <printRadioSettings+0x6cc>)
 80048d8:	4618      	mov	r0, r3
 80048da:	f000 fecd 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80048de:	f107 0308 	add.w	r3, r7, #8
 80048e2:	4618      	mov	r0, r3
 80048e4:	f7fb fc94 	bl	8000210 <strlen>
 80048e8:	4603      	mov	r3, r0
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	f107 0108 	add.w	r1, r7, #8
 80048f0:	230a      	movs	r3, #10
 80048f2:	48a0      	ldr	r0, [pc, #640]	; (8004b74 <printRadioSettings+0x6c0>)
 80048f4:	f7fd ffd1 	bl	800289a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 80048f8:	463b      	mov	r3, r7
 80048fa:	2201      	movs	r2, #1
 80048fc:	4619      	mov	r1, r3
 80048fe:	200d      	movs	r0, #13
 8004900:	f7ff f99c 	bl	8003c3c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8004904:	783b      	ldrb	r3, [r7, #0]
 8004906:	461a      	mov	r2, r3
 8004908:	f107 0308 	add.w	r3, r7, #8
 800490c:	499d      	ldr	r1, [pc, #628]	; (8004b84 <printRadioSettings+0x6d0>)
 800490e:	4618      	mov	r0, r3
 8004910:	f000 feb2 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004914:	f107 0308 	add.w	r3, r7, #8
 8004918:	4618      	mov	r0, r3
 800491a:	f7fb fc79 	bl	8000210 <strlen>
 800491e:	4603      	mov	r3, r0
 8004920:	b29a      	uxth	r2, r3
 8004922:	f107 0108 	add.w	r1, r7, #8
 8004926:	230a      	movs	r3, #10
 8004928:	4892      	ldr	r0, [pc, #584]	; (8004b74 <printRadioSettings+0x6c0>)
 800492a:	f7fd ffb6 	bl	800289a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 800492e:	463b      	mov	r3, r7
 8004930:	2201      	movs	r2, #1
 8004932:	4619      	mov	r1, r3
 8004934:	200e      	movs	r0, #14
 8004936:	f7ff f981 	bl	8003c3c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800493a:	783b      	ldrb	r3, [r7, #0]
 800493c:	461a      	mov	r2, r3
 800493e:	f107 0308 	add.w	r3, r7, #8
 8004942:	4991      	ldr	r1, [pc, #580]	; (8004b88 <printRadioSettings+0x6d4>)
 8004944:	4618      	mov	r0, r3
 8004946:	f000 fe97 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800494a:	f107 0308 	add.w	r3, r7, #8
 800494e:	4618      	mov	r0, r3
 8004950:	f7fb fc5e 	bl	8000210 <strlen>
 8004954:	4603      	mov	r3, r0
 8004956:	b29a      	uxth	r2, r3
 8004958:	f107 0108 	add.w	r1, r7, #8
 800495c:	230a      	movs	r3, #10
 800495e:	4885      	ldr	r0, [pc, #532]	; (8004b74 <printRadioSettings+0x6c0>)
 8004960:	f7fd ff9b 	bl	800289a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8004964:	463b      	mov	r3, r7
 8004966:	2201      	movs	r2, #1
 8004968:	4619      	mov	r1, r3
 800496a:	200f      	movs	r0, #15
 800496c:	f7ff f966 	bl	8003c3c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8004970:	783b      	ldrb	r3, [r7, #0]
 8004972:	461a      	mov	r2, r3
 8004974:	f107 0308 	add.w	r3, r7, #8
 8004978:	4984      	ldr	r1, [pc, #528]	; (8004b8c <printRadioSettings+0x6d8>)
 800497a:	4618      	mov	r0, r3
 800497c:	f000 fe7c 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004980:	f107 0308 	add.w	r3, r7, #8
 8004984:	4618      	mov	r0, r3
 8004986:	f7fb fc43 	bl	8000210 <strlen>
 800498a:	4603      	mov	r3, r0
 800498c:	b29a      	uxth	r2, r3
 800498e:	f107 0108 	add.w	r1, r7, #8
 8004992:	230a      	movs	r3, #10
 8004994:	4877      	ldr	r0, [pc, #476]	; (8004b74 <printRadioSettings+0x6c0>)
 8004996:	f7fd ff80 	bl	800289a <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 800499a:	463b      	mov	r3, r7
 800499c:	2205      	movs	r2, #5
 800499e:	4619      	mov	r1, r3
 80049a0:	2010      	movs	r0, #16
 80049a2:	f7ff f94b 	bl	8003c3c <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80049a6:	793b      	ldrb	r3, [r7, #4]
 80049a8:	461c      	mov	r4, r3
 80049aa:	78fb      	ldrb	r3, [r7, #3]
 80049ac:	461d      	mov	r5, r3
 80049ae:	78bb      	ldrb	r3, [r7, #2]
 80049b0:	787a      	ldrb	r2, [r7, #1]
 80049b2:	7839      	ldrb	r1, [r7, #0]
 80049b4:	f107 0008 	add.w	r0, r7, #8
 80049b8:	9102      	str	r1, [sp, #8]
 80049ba:	9201      	str	r2, [sp, #4]
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	462b      	mov	r3, r5
 80049c0:	4622      	mov	r2, r4
 80049c2:	4973      	ldr	r1, [pc, #460]	; (8004b90 <printRadioSettings+0x6dc>)
 80049c4:	f000 fe58 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80049c8:	f107 0308 	add.w	r3, r7, #8
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7fb fc1f 	bl	8000210 <strlen>
 80049d2:	4603      	mov	r3, r0
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	f107 0108 	add.w	r1, r7, #8
 80049da:	230a      	movs	r3, #10
 80049dc:	4865      	ldr	r0, [pc, #404]	; (8004b74 <printRadioSettings+0x6c0>)
 80049de:	f7fd ff5c 	bl	800289a <HAL_UART_Transmit>
	
	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 80049e2:	2011      	movs	r0, #17
 80049e4:	f7ff f902 	bl	8003bec <NRF24_read_register>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80049ee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80049f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049f6:	f107 0308 	add.w	r3, r7, #8
 80049fa:	4966      	ldr	r1, [pc, #408]	; (8004b94 <printRadioSettings+0x6e0>)
 80049fc:	4618      	mov	r0, r3
 80049fe:	f000 fe3b 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004a02:	f107 0308 	add.w	r3, r7, #8
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7fb fc02 	bl	8000210 <strlen>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	b29a      	uxth	r2, r3
 8004a10:	f107 0108 	add.w	r1, r7, #8
 8004a14:	230a      	movs	r3, #10
 8004a16:	4857      	ldr	r0, [pc, #348]	; (8004b74 <printRadioSettings+0x6c0>)
 8004a18:	f7fd ff3f 	bl	800289a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+1);
 8004a1c:	2012      	movs	r0, #18
 8004a1e:	f7ff f8e5 	bl	8003bec <NRF24_read_register>
 8004a22:	4603      	mov	r3, r0
 8004a24:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8004a28:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004a2c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a30:	f107 0308 	add.w	r3, r7, #8
 8004a34:	4958      	ldr	r1, [pc, #352]	; (8004b98 <printRadioSettings+0x6e4>)
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 fe1e 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004a3c:	f107 0308 	add.w	r3, r7, #8
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7fb fbe5 	bl	8000210 <strlen>
 8004a46:	4603      	mov	r3, r0
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	f107 0108 	add.w	r1, r7, #8
 8004a4e:	230a      	movs	r3, #10
 8004a50:	4848      	ldr	r0, [pc, #288]	; (8004b74 <printRadioSettings+0x6c0>)
 8004a52:	f7fd ff22 	bl	800289a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+2);
 8004a56:	2013      	movs	r0, #19
 8004a58:	f7ff f8c8 	bl	8003bec <NRF24_read_register>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8004a62:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004a66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a6a:	f107 0308 	add.w	r3, r7, #8
 8004a6e:	494b      	ldr	r1, [pc, #300]	; (8004b9c <printRadioSettings+0x6e8>)
 8004a70:	4618      	mov	r0, r3
 8004a72:	f000 fe01 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004a76:	f107 0308 	add.w	r3, r7, #8
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fb fbc8 	bl	8000210 <strlen>
 8004a80:	4603      	mov	r3, r0
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	f107 0108 	add.w	r1, r7, #8
 8004a88:	230a      	movs	r3, #10
 8004a8a:	483a      	ldr	r0, [pc, #232]	; (8004b74 <printRadioSettings+0x6c0>)
 8004a8c:	f7fd ff05 	bl	800289a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+3);
 8004a90:	2014      	movs	r0, #20
 8004a92:	f7ff f8ab 	bl	8003bec <NRF24_read_register>
 8004a96:	4603      	mov	r3, r0
 8004a98:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8004a9c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004aa0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004aa4:	f107 0308 	add.w	r3, r7, #8
 8004aa8:	493d      	ldr	r1, [pc, #244]	; (8004ba0 <printRadioSettings+0x6ec>)
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f000 fde4 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004ab0:	f107 0308 	add.w	r3, r7, #8
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fb fbab 	bl	8000210 <strlen>
 8004aba:	4603      	mov	r3, r0
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	f107 0108 	add.w	r1, r7, #8
 8004ac2:	230a      	movs	r3, #10
 8004ac4:	482b      	ldr	r0, [pc, #172]	; (8004b74 <printRadioSettings+0x6c0>)
 8004ac6:	f7fd fee8 	bl	800289a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+4);
 8004aca:	2015      	movs	r0, #21
 8004acc:	f7ff f88e 	bl	8003bec <NRF24_read_register>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8004ad6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004ada:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ade:	f107 0308 	add.w	r3, r7, #8
 8004ae2:	4930      	ldr	r1, [pc, #192]	; (8004ba4 <printRadioSettings+0x6f0>)
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fdc7 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004aea:	f107 0308 	add.w	r3, r7, #8
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fb fb8e 	bl	8000210 <strlen>
 8004af4:	4603      	mov	r3, r0
 8004af6:	b29a      	uxth	r2, r3
 8004af8:	f107 0108 	add.w	r1, r7, #8
 8004afc:	230a      	movs	r3, #10
 8004afe:	481d      	ldr	r0, [pc, #116]	; (8004b74 <printRadioSettings+0x6c0>)
 8004b00:	f7fd fecb 	bl	800289a <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+5);
 8004b04:	2016      	movs	r0, #22
 8004b06:	f7ff f871 	bl	8003bec <NRF24_read_register>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8004b10:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004b14:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b18:	f107 0308 	add.w	r3, r7, #8
 8004b1c:	4922      	ldr	r1, [pc, #136]	; (8004ba8 <printRadioSettings+0x6f4>)
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 fdaa 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004b24:	f107 0308 	add.w	r3, r7, #8
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7fb fb71 	bl	8000210 <strlen>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	f107 0108 	add.w	r1, r7, #8
 8004b36:	230a      	movs	r3, #10
 8004b38:	480e      	ldr	r0, [pc, #56]	; (8004b74 <printRadioSettings+0x6c0>)
 8004b3a:	f7fd feae 	bl	800289a <HAL_UART_Transmit>
	
	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8004b3e:	201c      	movs	r0, #28
 8004b40:	f7ff f854 	bl	8003bec <NRF24_read_register>
 8004b44:	4603      	mov	r3, r0
 8004b46:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004b4a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004b4e:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	bfcc      	ite	gt
 8004b56:	2301      	movgt	r3, #1
 8004b58:	2300      	movle	r3, #0
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004b5e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004b62:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	bfcc      	ite	gt
 8004b6a:	2301      	movgt	r3, #1
 8004b6c:	2300      	movle	r3, #0
 8004b6e:	e01d      	b.n	8004bac <printRadioSettings+0x6f8>
 8004b70:	080064c8 	.word	0x080064c8
 8004b74:	200000fc 	.word	0x200000fc
 8004b78:	080064dc 	.word	0x080064dc
 8004b7c:	0800650c 	.word	0x0800650c
 8004b80:	0800653c 	.word	0x0800653c
 8004b84:	08006564 	.word	0x08006564
 8004b88:	0800658c 	.word	0x0800658c
 8004b8c:	080065b4 	.word	0x080065b4
 8004b90:	080065dc 	.word	0x080065dc
 8004b94:	08006608 	.word	0x08006608
 8004b98:	08006624 	.word	0x08006624
 8004b9c:	08006640 	.word	0x08006640
 8004ba0:	0800665c 	.word	0x0800665c
 8004ba4:	08006678 	.word	0x08006678
 8004ba8:	08006694 	.word	0x08006694
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004bb0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004bb4:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	bfcc      	ite	gt
 8004bbc:	2301      	movgt	r3, #1
 8004bbe:	2300      	movle	r3, #0
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004bc4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004bc8:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	bfcc      	ite	gt
 8004bd0:	2301      	movgt	r3, #1
 8004bd2:	2300      	movle	r3, #0
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004bd8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004bdc:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	bfcc      	ite	gt
 8004be4:	2301      	movgt	r3, #1
 8004be6:	2300      	movle	r3, #0
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004bec:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004bf0:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	bfcc      	ite	gt
 8004bf8:	2301      	movgt	r3, #1
 8004bfa:	2300      	movle	r3, #0
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	f107 0008 	add.w	r0, r7, #8
 8004c02:	9303      	str	r3, [sp, #12]
 8004c04:	9402      	str	r4, [sp, #8]
 8004c06:	9101      	str	r1, [sp, #4]
 8004c08:	9200      	str	r2, [sp, #0]
 8004c0a:	4633      	mov	r3, r6
 8004c0c:	462a      	mov	r2, r5
 8004c0e:	4936      	ldr	r1, [pc, #216]	; (8004ce8 <printRadioSettings+0x834>)
 8004c10:	f000 fd32 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004c14:	f107 0308 	add.w	r3, r7, #8
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7fb faf9 	bl	8000210 <strlen>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	b29a      	uxth	r2, r3
 8004c22:	f107 0108 	add.w	r1, r7, #8
 8004c26:	230a      	movs	r3, #10
 8004c28:	4830      	ldr	r0, [pc, #192]	; (8004cec <printRadioSettings+0x838>)
 8004c2a:	f7fd fe36 	bl	800289a <HAL_UART_Transmit>
	
	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8004c2e:	201d      	movs	r0, #29
 8004c30:	f7fe ffdc 	bl	8003bec <NRF24_read_register>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8004c3a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004c3e:	f003 0304 	and.w	r3, r3, #4
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d006      	beq.n	8004c54 <printRadioSettings+0x7a0>
 8004c46:	f107 0308 	add.w	r3, r7, #8
 8004c4a:	4929      	ldr	r1, [pc, #164]	; (8004cf0 <printRadioSettings+0x83c>)
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f000 fd13 	bl	8005678 <siprintf>
 8004c52:	e005      	b.n	8004c60 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8004c54:	f107 0308 	add.w	r3, r7, #8
 8004c58:	4926      	ldr	r1, [pc, #152]	; (8004cf4 <printRadioSettings+0x840>)
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 fd0c 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004c60:	f107 0308 	add.w	r3, r7, #8
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7fb fad3 	bl	8000210 <strlen>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	f107 0108 	add.w	r1, r7, #8
 8004c72:	230a      	movs	r3, #10
 8004c74:	481d      	ldr	r0, [pc, #116]	; (8004cec <printRadioSettings+0x838>)
 8004c76:	f7fd fe10 	bl	800289a <HAL_UART_Transmit>
	
	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8004c7a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d006      	beq.n	8004c94 <printRadioSettings+0x7e0>
 8004c86:	f107 0308 	add.w	r3, r7, #8
 8004c8a:	491b      	ldr	r1, [pc, #108]	; (8004cf8 <printRadioSettings+0x844>)
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f000 fcf3 	bl	8005678 <siprintf>
 8004c92:	e005      	b.n	8004ca0 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8004c94:	f107 0308 	add.w	r3, r7, #8
 8004c98:	4918      	ldr	r1, [pc, #96]	; (8004cfc <printRadioSettings+0x848>)
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 fcec 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004ca0:	f107 0308 	add.w	r3, r7, #8
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7fb fab3 	bl	8000210 <strlen>
 8004caa:	4603      	mov	r3, r0
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	f107 0108 	add.w	r1, r7, #8
 8004cb2:	230a      	movs	r3, #10
 8004cb4:	480d      	ldr	r0, [pc, #52]	; (8004cec <printRadioSettings+0x838>)
 8004cb6:	f7fd fdf0 	bl	800289a <HAL_UART_Transmit>
	
	
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8004cba:	f107 0308 	add.w	r3, r7, #8
 8004cbe:	4910      	ldr	r1, [pc, #64]	; (8004d00 <printRadioSettings+0x84c>)
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 fcd9 	bl	8005678 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004cc6:	f107 0308 	add.w	r3, r7, #8
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fb faa0 	bl	8000210 <strlen>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	b29a      	uxth	r2, r3
 8004cd4:	f107 0108 	add.w	r1, r7, #8
 8004cd8:	230a      	movs	r3, #10
 8004cda:	4804      	ldr	r0, [pc, #16]	; (8004cec <printRadioSettings+0x838>)
 8004cdc:	f7fd fddd 	bl	800289a <HAL_UART_Transmit>
}
 8004ce0:	bf00      	nop
 8004ce2:	3774      	adds	r7, #116	; 0x74
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ce8:	080066b0 	.word	0x080066b0
 8004cec:	200000fc 	.word	0x200000fc
 8004cf0:	080066fc 	.word	0x080066fc
 8004cf4:	08006714 	.word	0x08006714
 8004cf8:	0800672c 	.word	0x0800672c
 8004cfc:	08006748 	.word	0x08006748
 8004d00:	0800631c 	.word	0x0800631c

08004d04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b08a      	sub	sp, #40	; 0x28
 8004d08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d0a:	f107 0314 	add.w	r3, r7, #20
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	605a      	str	r2, [r3, #4]
 8004d14:	609a      	str	r2, [r3, #8]
 8004d16:	60da      	str	r2, [r3, #12]
 8004d18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	613b      	str	r3, [r7, #16]
 8004d1e:	4b41      	ldr	r3, [pc, #260]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	4a40      	ldr	r2, [pc, #256]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d24:	f043 0304 	orr.w	r3, r3, #4
 8004d28:	6313      	str	r3, [r2, #48]	; 0x30
 8004d2a:	4b3e      	ldr	r3, [pc, #248]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2e:	f003 0304 	and.w	r3, r3, #4
 8004d32:	613b      	str	r3, [r7, #16]
 8004d34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004d36:	2300      	movs	r3, #0
 8004d38:	60fb      	str	r3, [r7, #12]
 8004d3a:	4b3a      	ldr	r3, [pc, #232]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3e:	4a39      	ldr	r2, [pc, #228]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d44:	6313      	str	r3, [r2, #48]	; 0x30
 8004d46:	4b37      	ldr	r3, [pc, #220]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4e:	60fb      	str	r3, [r7, #12]
 8004d50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d52:	2300      	movs	r3, #0
 8004d54:	60bb      	str	r3, [r7, #8]
 8004d56:	4b33      	ldr	r3, [pc, #204]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	4a32      	ldr	r2, [pc, #200]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d5c:	f043 0301 	orr.w	r3, r3, #1
 8004d60:	6313      	str	r3, [r2, #48]	; 0x30
 8004d62:	4b30      	ldr	r3, [pc, #192]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	60bb      	str	r3, [r7, #8]
 8004d6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d6e:	2300      	movs	r3, #0
 8004d70:	607b      	str	r3, [r7, #4]
 8004d72:	4b2c      	ldr	r3, [pc, #176]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d76:	4a2b      	ldr	r2, [pc, #172]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d78:	f043 0302 	orr.w	r3, r3, #2
 8004d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d7e:	4b29      	ldr	r3, [pc, #164]	; (8004e24 <MX_GPIO_Init+0x120>)
 8004d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	607b      	str	r3, [r7, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	2120      	movs	r1, #32
 8004d8e:	4826      	ldr	r0, [pc, #152]	; (8004e28 <MX_GPIO_Init+0x124>)
 8004d90:	f7fb ff70 	bl	8000c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NRF24_CSN_Pin|NRF24_CE_Pin, GPIO_PIN_RESET);
 8004d94:	2200      	movs	r2, #0
 8004d96:	f44f 7140 	mov.w	r1, #768	; 0x300
 8004d9a:	4824      	ldr	r0, [pc, #144]	; (8004e2c <MX_GPIO_Init+0x128>)
 8004d9c:	f7fb ff6a 	bl	8000c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004da0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004da6:	4b22      	ldr	r3, [pc, #136]	; (8004e30 <MX_GPIO_Init+0x12c>)
 8004da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004daa:	2300      	movs	r3, #0
 8004dac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004dae:	f107 0314 	add.w	r3, r7, #20
 8004db2:	4619      	mov	r1, r3
 8004db4:	481d      	ldr	r0, [pc, #116]	; (8004e2c <MX_GPIO_Init+0x128>)
 8004db6:	f7fb fdc9 	bl	800094c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004dba:	2320      	movs	r3, #32
 8004dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004dca:	f107 0314 	add.w	r3, r7, #20
 8004dce:	4619      	mov	r1, r3
 8004dd0:	4815      	ldr	r0, [pc, #84]	; (8004e28 <MX_GPIO_Init+0x124>)
 8004dd2:	f7fb fdbb 	bl	800094c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8004dd6:	2340      	movs	r3, #64	; 0x40
 8004dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004dda:	4b15      	ldr	r3, [pc, #84]	; (8004e30 <MX_GPIO_Init+0x12c>)
 8004ddc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004dde:	2301      	movs	r3, #1
 8004de0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8004de2:	f107 0314 	add.w	r3, r7, #20
 8004de6:	4619      	mov	r1, r3
 8004de8:	4810      	ldr	r0, [pc, #64]	; (8004e2c <MX_GPIO_Init+0x128>)
 8004dea:	f7fb fdaf 	bl	800094c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin|NRF24_CE_Pin;
 8004dee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004df4:	2301      	movs	r3, #1
 8004df6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e00:	f107 0314 	add.w	r3, r7, #20
 8004e04:	4619      	mov	r1, r3
 8004e06:	4809      	ldr	r0, [pc, #36]	; (8004e2c <MX_GPIO_Init+0x128>)
 8004e08:	f7fb fda0 	bl	800094c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2100      	movs	r1, #0
 8004e10:	2017      	movs	r0, #23
 8004e12:	f7fb fd42 	bl	800089a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004e16:	2017      	movs	r0, #23
 8004e18:	f7fb fd5b 	bl	80008d2 <HAL_NVIC_EnableIRQ>

}
 8004e1c:	bf00      	nop
 8004e1e:	3728      	adds	r7, #40	; 0x28
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	40023800 	.word	0x40023800
 8004e28:	40020000 	.word	0x40020000
 8004e2c:	40020800 	.word	0x40020800
 8004e30:	10210000 	.word	0x10210000

08004e34 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_6)
 8004e3e:	88fb      	ldrh	r3, [r7, #6]
 8004e40:	2b40      	cmp	r3, #64	; 0x40
 8004e42:	d111      	bne.n	8004e68 <HAL_GPIO_EXTI_Callback+0x34>
  {
    // New data arrived in the RX buffer

    // Read the data from RX FIFO
    NRF24_read(myRxData, 32);
 8004e44:	2120      	movs	r1, #32
 8004e46:	480a      	ldr	r0, [pc, #40]	; (8004e70 <HAL_GPIO_EXTI_Callback+0x3c>)
 8004e48:	f7ff f949 	bl	80040de <NRF24_read>

    if(myRxData[0u] != 255u)
 8004e4c:	4b08      	ldr	r3, [pc, #32]	; (8004e70 <HAL_GPIO_EXTI_Callback+0x3c>)
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2bff      	cmp	r3, #255	; 0xff
 8004e52:	d005      	beq.n	8004e60 <HAL_GPIO_EXTI_Callback+0x2c>
    {
      HAL_UART_Transmit(&huart2, (uint8_t*)myRxData, 32u, 100u);
 8004e54:	2364      	movs	r3, #100	; 0x64
 8004e56:	2220      	movs	r2, #32
 8004e58:	4905      	ldr	r1, [pc, #20]	; (8004e70 <HAL_GPIO_EXTI_Callback+0x3c>)
 8004e5a:	4806      	ldr	r0, [pc, #24]	; (8004e74 <HAL_GPIO_EXTI_Callback+0x40>)
 8004e5c:	f7fd fd1d 	bl	800289a <HAL_UART_Transmit>
    }

    // Reset RX_DR flag in STATUS register
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8004e60:	2140      	movs	r1, #64	; 0x40
 8004e62:	2007      	movs	r0, #7
 8004e64:	f7fe ff12 	bl	8003c8c <NRF24_write_register>
  }
}
 8004e68:	bf00      	nop
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	2000072c 	.word	0x2000072c
 8004e74:	20000bc0 	.word	0x20000bc0

08004e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004e78:	b590      	push	{r4, r7, lr}
 8004e7a:	b097      	sub	sp, #92	; 0x5c
 8004e7c:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004e7e:	f7fb fb9b 	bl	80005b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004e82:	f000 f843 	bl	8004f0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004e86:	f7ff ff3d 	bl	8004d04 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004e8a:	f000 faab 	bl	80053e4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8004e8e:	f000 f8b7 	bl	8005000 <MX_SPI2_Init>
  MX_TIM6_Init();
 8004e92:	f000 fa17 	bl	80052c4 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  CommandLineInterfaceController_Init(&hCLI);
 8004e96:	4816      	ldr	r0, [pc, #88]	; (8004ef0 <main+0x78>)
 8004e98:	f7fe fc84 	bl	80037a4 <CommandLineInterfaceController_Init>
  ApplicationManager_Init(&hApplication);
 8004e9c:	4815      	ldr	r0, [pc, #84]	; (8004ef4 <main+0x7c>)
 8004e9e:	f7fe fc07 	bl	80036b0 <ApplicationManager_Init>
  NRF24_begin(NRF24_CE_GPIO_Port, NRF24_CSN_Pin, NRF24_CE_Pin, hspi2);
 8004ea2:	4c15      	ldr	r4, [pc, #84]	; (8004ef8 <main+0x80>)
 8004ea4:	4668      	mov	r0, sp
 8004ea6:	1d23      	adds	r3, r4, #4
 8004ea8:	2254      	movs	r2, #84	; 0x54
 8004eaa:	4619      	mov	r1, r3
 8004eac:	f000 fbce 	bl	800564c <memcpy>
 8004eb0:	6823      	ldr	r3, [r4, #0]
 8004eb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004eba:	4810      	ldr	r0, [pc, #64]	; (8004efc <main+0x84>)
 8004ebc:	f7fe ffa0 	bl	8003e00 <NRF24_begin>

  CommandLineInterfaceController_WriteMessage(&hCLI, "COMMAND LINE INTERFACE\r\n");
 8004ec0:	490f      	ldr	r1, [pc, #60]	; (8004f00 <main+0x88>)
 8004ec2:	480b      	ldr	r0, [pc, #44]	; (8004ef0 <main+0x78>)
 8004ec4:	f7fe fc8e 	bl	80037e4 <CommandLineInterfaceController_WriteMessage>

  HAL_UART_Receive_IT(&huart2, (uint8_t*) &hCLI.pCLI_Buffer[hCLI.CLI_BufferHead], 1u);
 8004ec8:	4b09      	ldr	r3, [pc, #36]	; (8004ef0 <main+0x78>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a08      	ldr	r2, [pc, #32]	; (8004ef0 <main+0x78>)
 8004ece:	7b12      	ldrb	r2, [r2, #12]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	480b      	ldr	r0, [pc, #44]	; (8004f04 <main+0x8c>)
 8004ed8:	f7fd fd78 	bl	80029cc <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8004edc:	480a      	ldr	r0, [pc, #40]	; (8004f08 <main+0x90>)
 8004ede:	f7fd fa0a 	bl	80022f6 <HAL_TIM_Base_Start_IT>
  NRF24_startListening();
 8004ee2:	f7ff f881 	bl	8003fe8 <NRF24_startListening>

  ApplicationManager_StateMachine(&hApplication);
 8004ee6:	4803      	ldr	r0, [pc, #12]	; (8004ef4 <main+0x7c>)
 8004ee8:	f7fe fbf2 	bl	80036d0 <ApplicationManager_StateMachine>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004eec:	e7fe      	b.n	8004eec <main+0x74>
 8004eee:	bf00      	nop
 8004ef0:	20000b14 	.word	0x20000b14
 8004ef4:	20000b24 	.word	0x20000b24
 8004ef8:	20000b28 	.word	0x20000b28
 8004efc:	40020800 	.word	0x40020800
 8004f00:	08006860 	.word	0x08006860
 8004f04:	20000bc0 	.word	0x20000bc0
 8004f08:	20000b80 	.word	0x20000b80

08004f0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b094      	sub	sp, #80	; 0x50
 8004f10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004f12:	f107 031c 	add.w	r3, r7, #28
 8004f16:	2234      	movs	r2, #52	; 0x34
 8004f18:	2100      	movs	r1, #0
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 fba4 	bl	8005668 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004f20:	f107 0308 	add.w	r3, r7, #8
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	605a      	str	r2, [r3, #4]
 8004f2a:	609a      	str	r2, [r3, #8]
 8004f2c:	60da      	str	r2, [r3, #12]
 8004f2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f30:	2300      	movs	r3, #0
 8004f32:	607b      	str	r3, [r7, #4]
 8004f34:	4b2c      	ldr	r3, [pc, #176]	; (8004fe8 <SystemClock_Config+0xdc>)
 8004f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f38:	4a2b      	ldr	r2, [pc, #172]	; (8004fe8 <SystemClock_Config+0xdc>)
 8004f3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f3e:	6413      	str	r3, [r2, #64]	; 0x40
 8004f40:	4b29      	ldr	r3, [pc, #164]	; (8004fe8 <SystemClock_Config+0xdc>)
 8004f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f48:	607b      	str	r3, [r7, #4]
 8004f4a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	603b      	str	r3, [r7, #0]
 8004f50:	4b26      	ldr	r3, [pc, #152]	; (8004fec <SystemClock_Config+0xe0>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a25      	ldr	r2, [pc, #148]	; (8004fec <SystemClock_Config+0xe0>)
 8004f56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f5a:	6013      	str	r3, [r2, #0]
 8004f5c:	4b23      	ldr	r3, [pc, #140]	; (8004fec <SystemClock_Config+0xe0>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004f64:	603b      	str	r3, [r7, #0]
 8004f66:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004f6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004f70:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004f72:	2302      	movs	r3, #2
 8004f74:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004f76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004f7a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004f7c:	2304      	movs	r3, #4
 8004f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004f80:	23b4      	movs	r3, #180	; 0xb4
 8004f82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004f84:	2302      	movs	r3, #2
 8004f86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004f88:	2302      	movs	r3, #2
 8004f8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004f90:	f107 031c 	add.w	r3, r7, #28
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7fc f9d5 	bl	8001344 <HAL_RCC_OscConfig>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d001      	beq.n	8004fa4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8004fa0:	f000 f826 	bl	8004ff0 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004fa4:	f7fb feb2 	bl	8000d0c <HAL_PWREx_EnableOverDrive>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8004fae:	f000 f81f 	bl	8004ff0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004fb2:	230f      	movs	r3, #15
 8004fb4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004fb6:	2302      	movs	r3, #2
 8004fb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004fbe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004fc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004fc8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004fca:	f107 0308 	add.w	r3, r7, #8
 8004fce:	2105      	movs	r1, #5
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7fb feeb 	bl	8000dac <HAL_RCC_ClockConfig>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8004fdc:	f000 f808 	bl	8004ff0 <Error_Handler>
  }
}
 8004fe0:	bf00      	nop
 8004fe2:	3750      	adds	r7, #80	; 0x50
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	40023800 	.word	0x40023800
 8004fec:	40007000 	.word	0x40007000

08004ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004ff4:	bf00      	nop
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
	...

08005000 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8005004:	4b17      	ldr	r3, [pc, #92]	; (8005064 <MX_SPI2_Init+0x64>)
 8005006:	4a18      	ldr	r2, [pc, #96]	; (8005068 <MX_SPI2_Init+0x68>)
 8005008:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800500a:	4b16      	ldr	r3, [pc, #88]	; (8005064 <MX_SPI2_Init+0x64>)
 800500c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005010:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005012:	4b14      	ldr	r3, [pc, #80]	; (8005064 <MX_SPI2_Init+0x64>)
 8005014:	2200      	movs	r2, #0
 8005016:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005018:	4b12      	ldr	r3, [pc, #72]	; (8005064 <MX_SPI2_Init+0x64>)
 800501a:	2200      	movs	r2, #0
 800501c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800501e:	4b11      	ldr	r3, [pc, #68]	; (8005064 <MX_SPI2_Init+0x64>)
 8005020:	2200      	movs	r2, #0
 8005022:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005024:	4b0f      	ldr	r3, [pc, #60]	; (8005064 <MX_SPI2_Init+0x64>)
 8005026:	2200      	movs	r2, #0
 8005028:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800502a:	4b0e      	ldr	r3, [pc, #56]	; (8005064 <MX_SPI2_Init+0x64>)
 800502c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005030:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8005032:	4b0c      	ldr	r3, [pc, #48]	; (8005064 <MX_SPI2_Init+0x64>)
 8005034:	2218      	movs	r2, #24
 8005036:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005038:	4b0a      	ldr	r3, [pc, #40]	; (8005064 <MX_SPI2_Init+0x64>)
 800503a:	2200      	movs	r2, #0
 800503c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800503e:	4b09      	ldr	r3, [pc, #36]	; (8005064 <MX_SPI2_Init+0x64>)
 8005040:	2200      	movs	r2, #0
 8005042:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005044:	4b07      	ldr	r3, [pc, #28]	; (8005064 <MX_SPI2_Init+0x64>)
 8005046:	2200      	movs	r2, #0
 8005048:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800504a:	4b06      	ldr	r3, [pc, #24]	; (8005064 <MX_SPI2_Init+0x64>)
 800504c:	220a      	movs	r2, #10
 800504e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005050:	4804      	ldr	r0, [pc, #16]	; (8005064 <MX_SPI2_Init+0x64>)
 8005052:	f7fc fbd1 	bl	80017f8 <HAL_SPI_Init>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d001      	beq.n	8005060 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800505c:	f7ff ffc8 	bl	8004ff0 <Error_Handler>
  }

}
 8005060:	bf00      	nop
 8005062:	bd80      	pop	{r7, pc}
 8005064:	20000b28 	.word	0x20000b28
 8005068:	40003800 	.word	0x40003800

0800506c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b08a      	sub	sp, #40	; 0x28
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005074:	f107 0314 	add.w	r3, r7, #20
 8005078:	2200      	movs	r2, #0
 800507a:	601a      	str	r2, [r3, #0]
 800507c:	605a      	str	r2, [r3, #4]
 800507e:	609a      	str	r2, [r3, #8]
 8005080:	60da      	str	r2, [r3, #12]
 8005082:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a30      	ldr	r2, [pc, #192]	; (800514c <HAL_SPI_MspInit+0xe0>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d15a      	bne.n	8005144 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800508e:	2300      	movs	r3, #0
 8005090:	613b      	str	r3, [r7, #16]
 8005092:	4b2f      	ldr	r3, [pc, #188]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 8005094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005096:	4a2e      	ldr	r2, [pc, #184]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 8005098:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800509c:	6413      	str	r3, [r2, #64]	; 0x40
 800509e:	4b2c      	ldr	r3, [pc, #176]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 80050a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050aa:	2300      	movs	r3, #0
 80050ac:	60fb      	str	r3, [r7, #12]
 80050ae:	4b28      	ldr	r3, [pc, #160]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 80050b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b2:	4a27      	ldr	r2, [pc, #156]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 80050b4:	f043 0304 	orr.w	r3, r3, #4
 80050b8:	6313      	str	r3, [r2, #48]	; 0x30
 80050ba:	4b25      	ldr	r3, [pc, #148]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 80050bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050be:	f003 0304 	and.w	r3, r3, #4
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050c6:	2300      	movs	r3, #0
 80050c8:	60bb      	str	r3, [r7, #8]
 80050ca:	4b21      	ldr	r3, [pc, #132]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 80050cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ce:	4a20      	ldr	r2, [pc, #128]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 80050d0:	f043 0302 	orr.w	r3, r3, #2
 80050d4:	6313      	str	r3, [r2, #48]	; 0x30
 80050d6:	4b1e      	ldr	r3, [pc, #120]	; (8005150 <HAL_SPI_MspInit+0xe4>)
 80050d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	60bb      	str	r3, [r7, #8]
 80050e0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80050e2:	2302      	movs	r3, #2
 80050e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050e6:	2302      	movs	r3, #2
 80050e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ea:	2300      	movs	r3, #0
 80050ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050ee:	2303      	movs	r3, #3
 80050f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80050f2:	2307      	movs	r3, #7
 80050f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050f6:	f107 0314 	add.w	r3, r7, #20
 80050fa:	4619      	mov	r1, r3
 80050fc:	4815      	ldr	r0, [pc, #84]	; (8005154 <HAL_SPI_MspInit+0xe8>)
 80050fe:	f7fb fc25 	bl	800094c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005102:	2304      	movs	r3, #4
 8005104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005106:	2302      	movs	r3, #2
 8005108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510a:	2300      	movs	r3, #0
 800510c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800510e:	2303      	movs	r3, #3
 8005110:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005112:	2305      	movs	r3, #5
 8005114:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005116:	f107 0314 	add.w	r3, r7, #20
 800511a:	4619      	mov	r1, r3
 800511c:	480d      	ldr	r0, [pc, #52]	; (8005154 <HAL_SPI_MspInit+0xe8>)
 800511e:	f7fb fc15 	bl	800094c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005122:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005126:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005128:	2302      	movs	r3, #2
 800512a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512c:	2300      	movs	r3, #0
 800512e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005130:	2303      	movs	r3, #3
 8005132:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005134:	2305      	movs	r3, #5
 8005136:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005138:	f107 0314 	add.w	r3, r7, #20
 800513c:	4619      	mov	r1, r3
 800513e:	4806      	ldr	r0, [pc, #24]	; (8005158 <HAL_SPI_MspInit+0xec>)
 8005140:	f7fb fc04 	bl	800094c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8005144:	bf00      	nop
 8005146:	3728      	adds	r7, #40	; 0x28
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	40003800 	.word	0x40003800
 8005150:	40023800 	.word	0x40023800
 8005154:	40020800 	.word	0x40020800
 8005158:	40020400 	.word	0x40020400

0800515c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005162:	2300      	movs	r3, #0
 8005164:	607b      	str	r3, [r7, #4]
 8005166:	4b10      	ldr	r3, [pc, #64]	; (80051a8 <HAL_MspInit+0x4c>)
 8005168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800516a:	4a0f      	ldr	r2, [pc, #60]	; (80051a8 <HAL_MspInit+0x4c>)
 800516c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005170:	6453      	str	r3, [r2, #68]	; 0x44
 8005172:	4b0d      	ldr	r3, [pc, #52]	; (80051a8 <HAL_MspInit+0x4c>)
 8005174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800517a:	607b      	str	r3, [r7, #4]
 800517c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800517e:	2300      	movs	r3, #0
 8005180:	603b      	str	r3, [r7, #0]
 8005182:	4b09      	ldr	r3, [pc, #36]	; (80051a8 <HAL_MspInit+0x4c>)
 8005184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005186:	4a08      	ldr	r2, [pc, #32]	; (80051a8 <HAL_MspInit+0x4c>)
 8005188:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800518c:	6413      	str	r3, [r2, #64]	; 0x40
 800518e:	4b06      	ldr	r3, [pc, #24]	; (80051a8 <HAL_MspInit+0x4c>)
 8005190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005196:	603b      	str	r3, [r7, #0]
 8005198:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800519a:	2007      	movs	r0, #7
 800519c:	f7fb fb72 	bl	8000884 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80051a0:	bf00      	nop
 80051a2:	3708      	adds	r7, #8
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40023800 	.word	0x40023800

080051ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80051b0:	bf00      	nop
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80051ba:	b480      	push	{r7}
 80051bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80051be:	e7fe      	b.n	80051be <HardFault_Handler+0x4>

080051c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80051c0:	b480      	push	{r7}
 80051c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80051c4:	e7fe      	b.n	80051c4 <MemManage_Handler+0x4>

080051c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80051c6:	b480      	push	{r7}
 80051c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80051ca:	e7fe      	b.n	80051ca <BusFault_Handler+0x4>

080051cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80051cc:	b480      	push	{r7}
 80051ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80051d0:	e7fe      	b.n	80051d0 <UsageFault_Handler+0x4>

080051d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80051d2:	b480      	push	{r7}
 80051d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80051d6:	bf00      	nop
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80051e4:	bf00      	nop
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80051ee:	b480      	push	{r7}
 80051f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80051f2:	bf00      	nop
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005200:	f7fb fa2c 	bl	800065c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005204:	bf00      	nop
 8005206:	bd80      	pop	{r7, pc}

08005208 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800520c:	2040      	movs	r0, #64	; 0x40
 800520e:	f7fb fd65 	bl	8000cdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005212:	bf00      	nop
 8005214:	bd80      	pop	{r7, pc}
	...

08005218 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800521c:	4802      	ldr	r0, [pc, #8]	; (8005228 <USART2_IRQHandler+0x10>)
 800521e:	f7fd fc2b 	bl	8002a78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005222:	bf00      	nop
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	20000bc0 	.word	0x20000bc0

0800522c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005230:	4802      	ldr	r0, [pc, #8]	; (800523c <TIM6_DAC_IRQHandler+0x10>)
 8005232:	f7fd f884 	bl	800233e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005236:	bf00      	nop
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	20000b80 	.word	0x20000b80

08005240 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005248:	4b11      	ldr	r3, [pc, #68]	; (8005290 <_sbrk+0x50>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d102      	bne.n	8005256 <_sbrk+0x16>
		heap_end = &end;
 8005250:	4b0f      	ldr	r3, [pc, #60]	; (8005290 <_sbrk+0x50>)
 8005252:	4a10      	ldr	r2, [pc, #64]	; (8005294 <_sbrk+0x54>)
 8005254:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005256:	4b0e      	ldr	r3, [pc, #56]	; (8005290 <_sbrk+0x50>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800525c:	4b0c      	ldr	r3, [pc, #48]	; (8005290 <_sbrk+0x50>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4413      	add	r3, r2
 8005264:	466a      	mov	r2, sp
 8005266:	4293      	cmp	r3, r2
 8005268:	d907      	bls.n	800527a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800526a:	f000 f9c5 	bl	80055f8 <__errno>
 800526e:	4603      	mov	r3, r0
 8005270:	220c      	movs	r2, #12
 8005272:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8005274:	f04f 33ff 	mov.w	r3, #4294967295
 8005278:	e006      	b.n	8005288 <_sbrk+0x48>
	}

	heap_end += incr;
 800527a:	4b05      	ldr	r3, [pc, #20]	; (8005290 <_sbrk+0x50>)
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4413      	add	r3, r2
 8005282:	4a03      	ldr	r2, [pc, #12]	; (8005290 <_sbrk+0x50>)
 8005284:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005286:	68fb      	ldr	r3, [r7, #12]
}
 8005288:	4618      	mov	r0, r3
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	2000013c 	.word	0x2000013c
 8005294:	20000c10 	.word	0x20000c10

08005298 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005298:	b480      	push	{r7}
 800529a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800529c:	4b08      	ldr	r3, [pc, #32]	; (80052c0 <SystemInit+0x28>)
 800529e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052a2:	4a07      	ldr	r2, [pc, #28]	; (80052c0 <SystemInit+0x28>)
 80052a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80052a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80052ac:	4b04      	ldr	r3, [pc, #16]	; (80052c0 <SystemInit+0x28>)
 80052ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80052b2:	609a      	str	r2, [r3, #8]
#endif
}
 80052b4:	bf00      	nop
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	e000ed00 	.word	0xe000ed00

080052c4 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052ca:	463b      	mov	r3, r7
 80052cc:	2200      	movs	r2, #0
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 80052d2:	4b15      	ldr	r3, [pc, #84]	; (8005328 <MX_TIM6_Init+0x64>)
 80052d4:	4a15      	ldr	r2, [pc, #84]	; (800532c <MX_TIM6_Init+0x68>)
 80052d6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8999;
 80052d8:	4b13      	ldr	r3, [pc, #76]	; (8005328 <MX_TIM6_Init+0x64>)
 80052da:	f242 3227 	movw	r2, #8999	; 0x2327
 80052de:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052e0:	4b11      	ldr	r3, [pc, #68]	; (8005328 <MX_TIM6_Init+0x64>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 80052e6:	4b10      	ldr	r3, [pc, #64]	; (8005328 <MX_TIM6_Init+0x64>)
 80052e8:	f242 720f 	movw	r2, #9999	; 0x270f
 80052ec:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052ee:	4b0e      	ldr	r3, [pc, #56]	; (8005328 <MX_TIM6_Init+0x64>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80052f4:	480c      	ldr	r0, [pc, #48]	; (8005328 <MX_TIM6_Init+0x64>)
 80052f6:	f7fc ffd3 	bl	80022a0 <HAL_TIM_Base_Init>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8005300:	f7ff fe76 	bl	8004ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005304:	2300      	movs	r3, #0
 8005306:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005308:	2300      	movs	r3, #0
 800530a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800530c:	463b      	mov	r3, r7
 800530e:	4619      	mov	r1, r3
 8005310:	4805      	ldr	r0, [pc, #20]	; (8005328 <MX_TIM6_Init+0x64>)
 8005312:	f7fd f9e5 	bl	80026e0 <HAL_TIMEx_MasterConfigSynchronization>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800531c:	f7ff fe68 	bl	8004ff0 <Error_Handler>
  }

}
 8005320:	bf00      	nop
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	20000b80 	.word	0x20000b80
 800532c:	40001000 	.word	0x40001000

08005330 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a0e      	ldr	r2, [pc, #56]	; (8005378 <HAL_TIM_Base_MspInit+0x48>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d115      	bne.n	800536e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005342:	2300      	movs	r3, #0
 8005344:	60fb      	str	r3, [r7, #12]
 8005346:	4b0d      	ldr	r3, [pc, #52]	; (800537c <HAL_TIM_Base_MspInit+0x4c>)
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	4a0c      	ldr	r2, [pc, #48]	; (800537c <HAL_TIM_Base_MspInit+0x4c>)
 800534c:	f043 0310 	orr.w	r3, r3, #16
 8005350:	6413      	str	r3, [r2, #64]	; 0x40
 8005352:	4b0a      	ldr	r3, [pc, #40]	; (800537c <HAL_TIM_Base_MspInit+0x4c>)
 8005354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	60fb      	str	r3, [r7, #12]
 800535c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800535e:	2200      	movs	r2, #0
 8005360:	2100      	movs	r1, #0
 8005362:	2036      	movs	r0, #54	; 0x36
 8005364:	f7fb fa99 	bl	800089a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005368:	2036      	movs	r0, #54	; 0x36
 800536a:	f7fb fab2 	bl	80008d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800536e:	bf00      	nop
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	40001000 	.word	0x40001000
 800537c:	40023800 	.word	0x40023800

08005380 <HAL_TIM_PeriodElapsedCallback>:
  }
} 

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b08c      	sub	sp, #48	; 0x30
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  uint8_t status;
  uint8_t msg[32u] = {255u};
 8005388:	23ff      	movs	r3, #255	; 0xff
 800538a:	60fb      	str	r3, [r7, #12]
 800538c:	f107 0310 	add.w	r3, r7, #16
 8005390:	2200      	movs	r2, #0
 8005392:	601a      	str	r2, [r3, #0]
 8005394:	605a      	str	r2, [r3, #4]
 8005396:	609a      	str	r2, [r3, #8]
 8005398:	60da      	str	r2, [r3, #12]
 800539a:	611a      	str	r2, [r3, #16]
 800539c:	615a      	str	r2, [r3, #20]
 800539e:	619a      	str	r2, [r3, #24]

  if (htim == &htim6) {
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a0e      	ldr	r2, [pc, #56]	; (80053dc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d114      	bne.n	80053d2 <HAL_TIM_PeriodElapsedCallback+0x52>
	status = NRF24_write(msg, 32u);
 80053a8:	f107 030c 	add.w	r3, r7, #12
 80053ac:	2120      	movs	r1, #32
 80053ae:	4618      	mov	r0, r3
 80053b0:	f7fe fe4b 	bl	800404a <NRF24_write>
 80053b4:	4603      	mov	r3, r0
 80053b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if(status & _BV(BIT_TX_DS))
 80053ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80053be:	f003 0320 	and.w	r3, r3, #32
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d003      	beq.n	80053ce <HAL_TIM_PeriodElapsedCallback+0x4e>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80053c6:	2120      	movs	r1, #32
 80053c8:	4805      	ldr	r0, [pc, #20]	; (80053e0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80053ca:	f7fb fc6c 	bl	8000ca6 <HAL_GPIO_TogglePin>
	}

	NRF24_startListening();
 80053ce:	f7fe fe0b 	bl	8003fe8 <NRF24_startListening>
  }
}
 80053d2:	bf00      	nop
 80053d4:	3730      	adds	r7, #48	; 0x30
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	20000b80 	.word	0x20000b80
 80053e0:	40020000 	.word	0x40020000

080053e4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80053e8:	4b11      	ldr	r3, [pc, #68]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 80053ea:	4a12      	ldr	r2, [pc, #72]	; (8005434 <MX_USART2_UART_Init+0x50>)
 80053ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80053ee:	4b10      	ldr	r3, [pc, #64]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 80053f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80053f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80053f6:	4b0e      	ldr	r3, [pc, #56]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80053fc:	4b0c      	ldr	r3, [pc, #48]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 80053fe:	2200      	movs	r2, #0
 8005400:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005402:	4b0b      	ldr	r3, [pc, #44]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 8005404:	2200      	movs	r2, #0
 8005406:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005408:	4b09      	ldr	r3, [pc, #36]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 800540a:	220c      	movs	r2, #12
 800540c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800540e:	4b08      	ldr	r3, [pc, #32]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 8005410:	2200      	movs	r2, #0
 8005412:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005414:	4b06      	ldr	r3, [pc, #24]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 8005416:	2200      	movs	r2, #0
 8005418:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800541a:	4805      	ldr	r0, [pc, #20]	; (8005430 <MX_USART2_UART_Init+0x4c>)
 800541c:	f7fd f9f0 	bl	8002800 <HAL_UART_Init>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005426:	f7ff fde3 	bl	8004ff0 <Error_Handler>
  }

}
 800542a:	bf00      	nop
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	20000bc0 	.word	0x20000bc0
 8005434:	40004400 	.word	0x40004400

08005438 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b08a      	sub	sp, #40	; 0x28
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005440:	f107 0314 	add.w	r3, r7, #20
 8005444:	2200      	movs	r2, #0
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	605a      	str	r2, [r3, #4]
 800544a:	609a      	str	r2, [r3, #8]
 800544c:	60da      	str	r2, [r3, #12]
 800544e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a1d      	ldr	r2, [pc, #116]	; (80054cc <HAL_UART_MspInit+0x94>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d133      	bne.n	80054c2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800545a:	2300      	movs	r3, #0
 800545c:	613b      	str	r3, [r7, #16]
 800545e:	4b1c      	ldr	r3, [pc, #112]	; (80054d0 <HAL_UART_MspInit+0x98>)
 8005460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005462:	4a1b      	ldr	r2, [pc, #108]	; (80054d0 <HAL_UART_MspInit+0x98>)
 8005464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005468:	6413      	str	r3, [r2, #64]	; 0x40
 800546a:	4b19      	ldr	r3, [pc, #100]	; (80054d0 <HAL_UART_MspInit+0x98>)
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005472:	613b      	str	r3, [r7, #16]
 8005474:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005476:	2300      	movs	r3, #0
 8005478:	60fb      	str	r3, [r7, #12]
 800547a:	4b15      	ldr	r3, [pc, #84]	; (80054d0 <HAL_UART_MspInit+0x98>)
 800547c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547e:	4a14      	ldr	r2, [pc, #80]	; (80054d0 <HAL_UART_MspInit+0x98>)
 8005480:	f043 0301 	orr.w	r3, r3, #1
 8005484:	6313      	str	r3, [r2, #48]	; 0x30
 8005486:	4b12      	ldr	r3, [pc, #72]	; (80054d0 <HAL_UART_MspInit+0x98>)
 8005488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005492:	230c      	movs	r3, #12
 8005494:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005496:	2302      	movs	r3, #2
 8005498:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800549a:	2300      	movs	r3, #0
 800549c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800549e:	2303      	movs	r3, #3
 80054a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80054a2:	2307      	movs	r3, #7
 80054a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054a6:	f107 0314 	add.w	r3, r7, #20
 80054aa:	4619      	mov	r1, r3
 80054ac:	4809      	ldr	r0, [pc, #36]	; (80054d4 <HAL_UART_MspInit+0x9c>)
 80054ae:	f7fb fa4d 	bl	800094c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80054b2:	2200      	movs	r2, #0
 80054b4:	2100      	movs	r1, #0
 80054b6:	2026      	movs	r0, #38	; 0x26
 80054b8:	f7fb f9ef 	bl	800089a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80054bc:	2026      	movs	r0, #38	; 0x26
 80054be:	f7fb fa08 	bl	80008d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80054c2:	bf00      	nop
 80054c4:	3728      	adds	r7, #40	; 0x28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	40004400 	.word	0x40004400
 80054d0:	40023800 	.word	0x40023800
 80054d4:	40020000 	.word	0x40020000

080054d8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
	// Check if buffer is not full, if yes generate error message
	if(hCLI.CLI_BufferHead != hCLI.CLI_BufferSize)
 80054e0:	4b2d      	ldr	r3, [pc, #180]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 80054e2:	7b1b      	ldrb	r3, [r3, #12]
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	4b2c      	ldr	r3, [pc, #176]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 80054e8:	891b      	ldrh	r3, [r3, #8]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d03f      	beq.n	800556e <HAL_UART_RxCpltCallback+0x96>
	{
		// Echo functionality
		HAL_UART_Transmit(huart, (uint8_t*) &hCLI.pCLI_Buffer[hCLI.CLI_BufferHead], 1u, 100u);
 80054ee:	4b2a      	ldr	r3, [pc, #168]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a29      	ldr	r2, [pc, #164]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 80054f4:	7b12      	ldrb	r2, [r2, #12]
 80054f6:	1899      	adds	r1, r3, r2
 80054f8:	2364      	movs	r3, #100	; 0x64
 80054fa:	2201      	movs	r2, #1
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f7fd f9cc 	bl	800289a <HAL_UART_Transmit>

		// Check if enter button has been pushed
		if(hCLI.pCLI_Buffer[hCLI.CLI_BufferHead] == '\r')
 8005502:	4b25      	ldr	r3, [pc, #148]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a24      	ldr	r2, [pc, #144]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005508:	7b12      	ldrb	r2, [r2, #12]
 800550a:	4413      	add	r3, r2
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b0d      	cmp	r3, #13
 8005510:	d113      	bne.n	800553a <HAL_UART_RxCpltCallback+0x62>
		{
			// Send /n
			char letter = '\n';
 8005512:	230a      	movs	r3, #10
 8005514:	73fb      	strb	r3, [r7, #15]
			HAL_UART_Transmit(huart, (uint8_t*) &letter, 1u, 100u);
 8005516:	f107 010f 	add.w	r1, r7, #15
 800551a:	2364      	movs	r3, #100	; 0x64
 800551c:	2201      	movs	r2, #1
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7fd f9bb 	bl	800289a <HAL_UART_Transmit>

			hApplication.ApplicationState = APP_STATE_GOT_COMMAND;
 8005524:	4b1d      	ldr	r3, [pc, #116]	; (800559c <HAL_UART_RxCpltCallback+0xc4>)
 8005526:	2201      	movs	r2, #1
 8005528:	701a      	strb	r2, [r3, #0]
			hApplication.MessageLength = hCLI.CLI_BufferHead;
 800552a:	4b1b      	ldr	r3, [pc, #108]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 800552c:	7b1a      	ldrb	r2, [r3, #12]
 800552e:	4b1b      	ldr	r3, [pc, #108]	; (800559c <HAL_UART_RxCpltCallback+0xc4>)
 8005530:	705a      	strb	r2, [r3, #1]

			// Reset command line interface controller buffer head
			hCLI.CLI_BufferHead = 0u;
 8005532:	4b19      	ldr	r3, [pc, #100]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005534:	2200      	movs	r2, #0
 8005536:	731a      	strb	r2, [r3, #12]
 8005538:	e020      	b.n	800557c <HAL_UART_RxCpltCallback+0xa4>
		}
		// Check if backspace button has been pushed
		else if(hCLI.pCLI_Buffer[hCLI.CLI_BufferHead] == 127u)
 800553a:	4b17      	ldr	r3, [pc, #92]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a16      	ldr	r2, [pc, #88]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005540:	7b12      	ldrb	r2, [r2, #12]
 8005542:	4413      	add	r3, r2
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	2b7f      	cmp	r3, #127	; 0x7f
 8005548:	d10a      	bne.n	8005560 <HAL_UART_RxCpltCallback+0x88>
		{
			if(hCLI.CLI_BufferHead > 0u)
 800554a:	4b13      	ldr	r3, [pc, #76]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 800554c:	7b1b      	ldrb	r3, [r3, #12]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d014      	beq.n	800557c <HAL_UART_RxCpltCallback+0xa4>
			{
				hCLI.CLI_BufferHead--;
 8005552:	4b11      	ldr	r3, [pc, #68]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005554:	7b1b      	ldrb	r3, [r3, #12]
 8005556:	3b01      	subs	r3, #1
 8005558:	b2da      	uxtb	r2, r3
 800555a:	4b0f      	ldr	r3, [pc, #60]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 800555c:	731a      	strb	r2, [r3, #12]
 800555e:	e00d      	b.n	800557c <HAL_UART_RxCpltCallback+0xa4>
			}
		}
		else
		{
			hCLI.CLI_BufferHead++;
 8005560:	4b0d      	ldr	r3, [pc, #52]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005562:	7b1b      	ldrb	r3, [r3, #12]
 8005564:	3301      	adds	r3, #1
 8005566:	b2da      	uxtb	r2, r3
 8005568:	4b0b      	ldr	r3, [pc, #44]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 800556a:	731a      	strb	r2, [r3, #12]
 800556c:	e006      	b.n	800557c <HAL_UART_RxCpltCallback+0xa4>
		}
	}
	else
	{
		CommandLineInterfaceController_WriteMessage(&hCLI, "\rERROR : command is too long !\r\n");
 800556e:	490c      	ldr	r1, [pc, #48]	; (80055a0 <HAL_UART_RxCpltCallback+0xc8>)
 8005570:	4809      	ldr	r0, [pc, #36]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005572:	f7fe f937 	bl	80037e4 <CommandLineInterfaceController_WriteMessage>

		hCLI.CLI_BufferHead = 0u;
 8005576:	4b08      	ldr	r3, [pc, #32]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005578:	2200      	movs	r2, #0
 800557a:	731a      	strb	r2, [r3, #12]
	}

	// Reenable UART receive interrupt
	HAL_UART_Receive_IT(huart, (uint8_t*) &hCLI.pCLI_Buffer[hCLI.CLI_BufferHead], 1u);
 800557c:	4b06      	ldr	r3, [pc, #24]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a05      	ldr	r2, [pc, #20]	; (8005598 <HAL_UART_RxCpltCallback+0xc0>)
 8005582:	7b12      	ldrb	r2, [r2, #12]
 8005584:	4413      	add	r3, r2
 8005586:	2201      	movs	r2, #1
 8005588:	4619      	mov	r1, r3
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7fd fa1e 	bl	80029cc <HAL_UART_Receive_IT>
}
 8005590:	bf00      	nop
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	20000b14 	.word	0x20000b14
 800559c:	20000b24 	.word	0x20000b24
 80055a0:	0800687c 	.word	0x0800687c

080055a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80055a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80055dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80055a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80055aa:	e003      	b.n	80055b4 <LoopCopyDataInit>

080055ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80055ac:	4b0c      	ldr	r3, [pc, #48]	; (80055e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80055ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80055b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80055b2:	3104      	adds	r1, #4

080055b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80055b4:	480b      	ldr	r0, [pc, #44]	; (80055e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80055b6:	4b0c      	ldr	r3, [pc, #48]	; (80055e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80055b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80055ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80055bc:	d3f6      	bcc.n	80055ac <CopyDataInit>
  ldr  r2, =_sbss
 80055be:	4a0b      	ldr	r2, [pc, #44]	; (80055ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80055c0:	e002      	b.n	80055c8 <LoopFillZerobss>

080055c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80055c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80055c4:	f842 3b04 	str.w	r3, [r2], #4

080055c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80055c8:	4b09      	ldr	r3, [pc, #36]	; (80055f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80055ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80055cc:	d3f9      	bcc.n	80055c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80055ce:	f7ff fe63 	bl	8005298 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80055d2:	f000 f817 	bl	8005604 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80055d6:	f7ff fc4f 	bl	8004e78 <main>
  bx  lr    
 80055da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80055dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80055e0:	0800690c 	.word	0x0800690c
  ldr  r0, =_sdata
 80055e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80055e8:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80055ec:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80055f0:	20000c10 	.word	0x20000c10

080055f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80055f4:	e7fe      	b.n	80055f4 <ADC_IRQHandler>
	...

080055f8 <__errno>:
 80055f8:	4b01      	ldr	r3, [pc, #4]	; (8005600 <__errno+0x8>)
 80055fa:	6818      	ldr	r0, [r3, #0]
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	2000000c 	.word	0x2000000c

08005604 <__libc_init_array>:
 8005604:	b570      	push	{r4, r5, r6, lr}
 8005606:	4d0d      	ldr	r5, [pc, #52]	; (800563c <__libc_init_array+0x38>)
 8005608:	4c0d      	ldr	r4, [pc, #52]	; (8005640 <__libc_init_array+0x3c>)
 800560a:	1b64      	subs	r4, r4, r5
 800560c:	10a4      	asrs	r4, r4, #2
 800560e:	2600      	movs	r6, #0
 8005610:	42a6      	cmp	r6, r4
 8005612:	d109      	bne.n	8005628 <__libc_init_array+0x24>
 8005614:	4d0b      	ldr	r5, [pc, #44]	; (8005644 <__libc_init_array+0x40>)
 8005616:	4c0c      	ldr	r4, [pc, #48]	; (8005648 <__libc_init_array+0x44>)
 8005618:	f000 fc4e 	bl	8005eb8 <_init>
 800561c:	1b64      	subs	r4, r4, r5
 800561e:	10a4      	asrs	r4, r4, #2
 8005620:	2600      	movs	r6, #0
 8005622:	42a6      	cmp	r6, r4
 8005624:	d105      	bne.n	8005632 <__libc_init_array+0x2e>
 8005626:	bd70      	pop	{r4, r5, r6, pc}
 8005628:	f855 3b04 	ldr.w	r3, [r5], #4
 800562c:	4798      	blx	r3
 800562e:	3601      	adds	r6, #1
 8005630:	e7ee      	b.n	8005610 <__libc_init_array+0xc>
 8005632:	f855 3b04 	ldr.w	r3, [r5], #4
 8005636:	4798      	blx	r3
 8005638:	3601      	adds	r6, #1
 800563a:	e7f2      	b.n	8005622 <__libc_init_array+0x1e>
 800563c:	08006904 	.word	0x08006904
 8005640:	08006904 	.word	0x08006904
 8005644:	08006904 	.word	0x08006904
 8005648:	08006908 	.word	0x08006908

0800564c <memcpy>:
 800564c:	440a      	add	r2, r1
 800564e:	4291      	cmp	r1, r2
 8005650:	f100 33ff 	add.w	r3, r0, #4294967295
 8005654:	d100      	bne.n	8005658 <memcpy+0xc>
 8005656:	4770      	bx	lr
 8005658:	b510      	push	{r4, lr}
 800565a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800565e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005662:	4291      	cmp	r1, r2
 8005664:	d1f9      	bne.n	800565a <memcpy+0xe>
 8005666:	bd10      	pop	{r4, pc}

08005668 <memset>:
 8005668:	4402      	add	r2, r0
 800566a:	4603      	mov	r3, r0
 800566c:	4293      	cmp	r3, r2
 800566e:	d100      	bne.n	8005672 <memset+0xa>
 8005670:	4770      	bx	lr
 8005672:	f803 1b01 	strb.w	r1, [r3], #1
 8005676:	e7f9      	b.n	800566c <memset+0x4>

08005678 <siprintf>:
 8005678:	b40e      	push	{r1, r2, r3}
 800567a:	b500      	push	{lr}
 800567c:	b09c      	sub	sp, #112	; 0x70
 800567e:	ab1d      	add	r3, sp, #116	; 0x74
 8005680:	9002      	str	r0, [sp, #8]
 8005682:	9006      	str	r0, [sp, #24]
 8005684:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005688:	4809      	ldr	r0, [pc, #36]	; (80056b0 <siprintf+0x38>)
 800568a:	9107      	str	r1, [sp, #28]
 800568c:	9104      	str	r1, [sp, #16]
 800568e:	4909      	ldr	r1, [pc, #36]	; (80056b4 <siprintf+0x3c>)
 8005690:	f853 2b04 	ldr.w	r2, [r3], #4
 8005694:	9105      	str	r1, [sp, #20]
 8005696:	6800      	ldr	r0, [r0, #0]
 8005698:	9301      	str	r3, [sp, #4]
 800569a:	a902      	add	r1, sp, #8
 800569c:	f000 f868 	bl	8005770 <_svfiprintf_r>
 80056a0:	9b02      	ldr	r3, [sp, #8]
 80056a2:	2200      	movs	r2, #0
 80056a4:	701a      	strb	r2, [r3, #0]
 80056a6:	b01c      	add	sp, #112	; 0x70
 80056a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80056ac:	b003      	add	sp, #12
 80056ae:	4770      	bx	lr
 80056b0:	2000000c 	.word	0x2000000c
 80056b4:	ffff0208 	.word	0xffff0208

080056b8 <__ssputs_r>:
 80056b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056bc:	688e      	ldr	r6, [r1, #8]
 80056be:	429e      	cmp	r6, r3
 80056c0:	4682      	mov	sl, r0
 80056c2:	460c      	mov	r4, r1
 80056c4:	4690      	mov	r8, r2
 80056c6:	461f      	mov	r7, r3
 80056c8:	d838      	bhi.n	800573c <__ssputs_r+0x84>
 80056ca:	898a      	ldrh	r2, [r1, #12]
 80056cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80056d0:	d032      	beq.n	8005738 <__ssputs_r+0x80>
 80056d2:	6825      	ldr	r5, [r4, #0]
 80056d4:	6909      	ldr	r1, [r1, #16]
 80056d6:	eba5 0901 	sub.w	r9, r5, r1
 80056da:	6965      	ldr	r5, [r4, #20]
 80056dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80056e4:	3301      	adds	r3, #1
 80056e6:	444b      	add	r3, r9
 80056e8:	106d      	asrs	r5, r5, #1
 80056ea:	429d      	cmp	r5, r3
 80056ec:	bf38      	it	cc
 80056ee:	461d      	movcc	r5, r3
 80056f0:	0553      	lsls	r3, r2, #21
 80056f2:	d531      	bpl.n	8005758 <__ssputs_r+0xa0>
 80056f4:	4629      	mov	r1, r5
 80056f6:	f000 fb39 	bl	8005d6c <_malloc_r>
 80056fa:	4606      	mov	r6, r0
 80056fc:	b950      	cbnz	r0, 8005714 <__ssputs_r+0x5c>
 80056fe:	230c      	movs	r3, #12
 8005700:	f8ca 3000 	str.w	r3, [sl]
 8005704:	89a3      	ldrh	r3, [r4, #12]
 8005706:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800570a:	81a3      	strh	r3, [r4, #12]
 800570c:	f04f 30ff 	mov.w	r0, #4294967295
 8005710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005714:	6921      	ldr	r1, [r4, #16]
 8005716:	464a      	mov	r2, r9
 8005718:	f7ff ff98 	bl	800564c <memcpy>
 800571c:	89a3      	ldrh	r3, [r4, #12]
 800571e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005726:	81a3      	strh	r3, [r4, #12]
 8005728:	6126      	str	r6, [r4, #16]
 800572a:	6165      	str	r5, [r4, #20]
 800572c:	444e      	add	r6, r9
 800572e:	eba5 0509 	sub.w	r5, r5, r9
 8005732:	6026      	str	r6, [r4, #0]
 8005734:	60a5      	str	r5, [r4, #8]
 8005736:	463e      	mov	r6, r7
 8005738:	42be      	cmp	r6, r7
 800573a:	d900      	bls.n	800573e <__ssputs_r+0x86>
 800573c:	463e      	mov	r6, r7
 800573e:	4632      	mov	r2, r6
 8005740:	6820      	ldr	r0, [r4, #0]
 8005742:	4641      	mov	r1, r8
 8005744:	f000 faa8 	bl	8005c98 <memmove>
 8005748:	68a3      	ldr	r3, [r4, #8]
 800574a:	6822      	ldr	r2, [r4, #0]
 800574c:	1b9b      	subs	r3, r3, r6
 800574e:	4432      	add	r2, r6
 8005750:	60a3      	str	r3, [r4, #8]
 8005752:	6022      	str	r2, [r4, #0]
 8005754:	2000      	movs	r0, #0
 8005756:	e7db      	b.n	8005710 <__ssputs_r+0x58>
 8005758:	462a      	mov	r2, r5
 800575a:	f000 fb61 	bl	8005e20 <_realloc_r>
 800575e:	4606      	mov	r6, r0
 8005760:	2800      	cmp	r0, #0
 8005762:	d1e1      	bne.n	8005728 <__ssputs_r+0x70>
 8005764:	6921      	ldr	r1, [r4, #16]
 8005766:	4650      	mov	r0, sl
 8005768:	f000 fab0 	bl	8005ccc <_free_r>
 800576c:	e7c7      	b.n	80056fe <__ssputs_r+0x46>
	...

08005770 <_svfiprintf_r>:
 8005770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005774:	4698      	mov	r8, r3
 8005776:	898b      	ldrh	r3, [r1, #12]
 8005778:	061b      	lsls	r3, r3, #24
 800577a:	b09d      	sub	sp, #116	; 0x74
 800577c:	4607      	mov	r7, r0
 800577e:	460d      	mov	r5, r1
 8005780:	4614      	mov	r4, r2
 8005782:	d50e      	bpl.n	80057a2 <_svfiprintf_r+0x32>
 8005784:	690b      	ldr	r3, [r1, #16]
 8005786:	b963      	cbnz	r3, 80057a2 <_svfiprintf_r+0x32>
 8005788:	2140      	movs	r1, #64	; 0x40
 800578a:	f000 faef 	bl	8005d6c <_malloc_r>
 800578e:	6028      	str	r0, [r5, #0]
 8005790:	6128      	str	r0, [r5, #16]
 8005792:	b920      	cbnz	r0, 800579e <_svfiprintf_r+0x2e>
 8005794:	230c      	movs	r3, #12
 8005796:	603b      	str	r3, [r7, #0]
 8005798:	f04f 30ff 	mov.w	r0, #4294967295
 800579c:	e0d1      	b.n	8005942 <_svfiprintf_r+0x1d2>
 800579e:	2340      	movs	r3, #64	; 0x40
 80057a0:	616b      	str	r3, [r5, #20]
 80057a2:	2300      	movs	r3, #0
 80057a4:	9309      	str	r3, [sp, #36]	; 0x24
 80057a6:	2320      	movs	r3, #32
 80057a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80057b0:	2330      	movs	r3, #48	; 0x30
 80057b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800595c <_svfiprintf_r+0x1ec>
 80057b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057ba:	f04f 0901 	mov.w	r9, #1
 80057be:	4623      	mov	r3, r4
 80057c0:	469a      	mov	sl, r3
 80057c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057c6:	b10a      	cbz	r2, 80057cc <_svfiprintf_r+0x5c>
 80057c8:	2a25      	cmp	r2, #37	; 0x25
 80057ca:	d1f9      	bne.n	80057c0 <_svfiprintf_r+0x50>
 80057cc:	ebba 0b04 	subs.w	fp, sl, r4
 80057d0:	d00b      	beq.n	80057ea <_svfiprintf_r+0x7a>
 80057d2:	465b      	mov	r3, fp
 80057d4:	4622      	mov	r2, r4
 80057d6:	4629      	mov	r1, r5
 80057d8:	4638      	mov	r0, r7
 80057da:	f7ff ff6d 	bl	80056b8 <__ssputs_r>
 80057de:	3001      	adds	r0, #1
 80057e0:	f000 80aa 	beq.w	8005938 <_svfiprintf_r+0x1c8>
 80057e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057e6:	445a      	add	r2, fp
 80057e8:	9209      	str	r2, [sp, #36]	; 0x24
 80057ea:	f89a 3000 	ldrb.w	r3, [sl]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 80a2 	beq.w	8005938 <_svfiprintf_r+0x1c8>
 80057f4:	2300      	movs	r3, #0
 80057f6:	f04f 32ff 	mov.w	r2, #4294967295
 80057fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057fe:	f10a 0a01 	add.w	sl, sl, #1
 8005802:	9304      	str	r3, [sp, #16]
 8005804:	9307      	str	r3, [sp, #28]
 8005806:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800580a:	931a      	str	r3, [sp, #104]	; 0x68
 800580c:	4654      	mov	r4, sl
 800580e:	2205      	movs	r2, #5
 8005810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005814:	4851      	ldr	r0, [pc, #324]	; (800595c <_svfiprintf_r+0x1ec>)
 8005816:	f7fa fd03 	bl	8000220 <memchr>
 800581a:	9a04      	ldr	r2, [sp, #16]
 800581c:	b9d8      	cbnz	r0, 8005856 <_svfiprintf_r+0xe6>
 800581e:	06d0      	lsls	r0, r2, #27
 8005820:	bf44      	itt	mi
 8005822:	2320      	movmi	r3, #32
 8005824:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005828:	0711      	lsls	r1, r2, #28
 800582a:	bf44      	itt	mi
 800582c:	232b      	movmi	r3, #43	; 0x2b
 800582e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005832:	f89a 3000 	ldrb.w	r3, [sl]
 8005836:	2b2a      	cmp	r3, #42	; 0x2a
 8005838:	d015      	beq.n	8005866 <_svfiprintf_r+0xf6>
 800583a:	9a07      	ldr	r2, [sp, #28]
 800583c:	4654      	mov	r4, sl
 800583e:	2000      	movs	r0, #0
 8005840:	f04f 0c0a 	mov.w	ip, #10
 8005844:	4621      	mov	r1, r4
 8005846:	f811 3b01 	ldrb.w	r3, [r1], #1
 800584a:	3b30      	subs	r3, #48	; 0x30
 800584c:	2b09      	cmp	r3, #9
 800584e:	d94e      	bls.n	80058ee <_svfiprintf_r+0x17e>
 8005850:	b1b0      	cbz	r0, 8005880 <_svfiprintf_r+0x110>
 8005852:	9207      	str	r2, [sp, #28]
 8005854:	e014      	b.n	8005880 <_svfiprintf_r+0x110>
 8005856:	eba0 0308 	sub.w	r3, r0, r8
 800585a:	fa09 f303 	lsl.w	r3, r9, r3
 800585e:	4313      	orrs	r3, r2
 8005860:	9304      	str	r3, [sp, #16]
 8005862:	46a2      	mov	sl, r4
 8005864:	e7d2      	b.n	800580c <_svfiprintf_r+0x9c>
 8005866:	9b03      	ldr	r3, [sp, #12]
 8005868:	1d19      	adds	r1, r3, #4
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	9103      	str	r1, [sp, #12]
 800586e:	2b00      	cmp	r3, #0
 8005870:	bfbb      	ittet	lt
 8005872:	425b      	neglt	r3, r3
 8005874:	f042 0202 	orrlt.w	r2, r2, #2
 8005878:	9307      	strge	r3, [sp, #28]
 800587a:	9307      	strlt	r3, [sp, #28]
 800587c:	bfb8      	it	lt
 800587e:	9204      	strlt	r2, [sp, #16]
 8005880:	7823      	ldrb	r3, [r4, #0]
 8005882:	2b2e      	cmp	r3, #46	; 0x2e
 8005884:	d10c      	bne.n	80058a0 <_svfiprintf_r+0x130>
 8005886:	7863      	ldrb	r3, [r4, #1]
 8005888:	2b2a      	cmp	r3, #42	; 0x2a
 800588a:	d135      	bne.n	80058f8 <_svfiprintf_r+0x188>
 800588c:	9b03      	ldr	r3, [sp, #12]
 800588e:	1d1a      	adds	r2, r3, #4
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	9203      	str	r2, [sp, #12]
 8005894:	2b00      	cmp	r3, #0
 8005896:	bfb8      	it	lt
 8005898:	f04f 33ff 	movlt.w	r3, #4294967295
 800589c:	3402      	adds	r4, #2
 800589e:	9305      	str	r3, [sp, #20]
 80058a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800596c <_svfiprintf_r+0x1fc>
 80058a4:	7821      	ldrb	r1, [r4, #0]
 80058a6:	2203      	movs	r2, #3
 80058a8:	4650      	mov	r0, sl
 80058aa:	f7fa fcb9 	bl	8000220 <memchr>
 80058ae:	b140      	cbz	r0, 80058c2 <_svfiprintf_r+0x152>
 80058b0:	2340      	movs	r3, #64	; 0x40
 80058b2:	eba0 000a 	sub.w	r0, r0, sl
 80058b6:	fa03 f000 	lsl.w	r0, r3, r0
 80058ba:	9b04      	ldr	r3, [sp, #16]
 80058bc:	4303      	orrs	r3, r0
 80058be:	3401      	adds	r4, #1
 80058c0:	9304      	str	r3, [sp, #16]
 80058c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058c6:	4826      	ldr	r0, [pc, #152]	; (8005960 <_svfiprintf_r+0x1f0>)
 80058c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058cc:	2206      	movs	r2, #6
 80058ce:	f7fa fca7 	bl	8000220 <memchr>
 80058d2:	2800      	cmp	r0, #0
 80058d4:	d038      	beq.n	8005948 <_svfiprintf_r+0x1d8>
 80058d6:	4b23      	ldr	r3, [pc, #140]	; (8005964 <_svfiprintf_r+0x1f4>)
 80058d8:	bb1b      	cbnz	r3, 8005922 <_svfiprintf_r+0x1b2>
 80058da:	9b03      	ldr	r3, [sp, #12]
 80058dc:	3307      	adds	r3, #7
 80058de:	f023 0307 	bic.w	r3, r3, #7
 80058e2:	3308      	adds	r3, #8
 80058e4:	9303      	str	r3, [sp, #12]
 80058e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058e8:	4433      	add	r3, r6
 80058ea:	9309      	str	r3, [sp, #36]	; 0x24
 80058ec:	e767      	b.n	80057be <_svfiprintf_r+0x4e>
 80058ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80058f2:	460c      	mov	r4, r1
 80058f4:	2001      	movs	r0, #1
 80058f6:	e7a5      	b.n	8005844 <_svfiprintf_r+0xd4>
 80058f8:	2300      	movs	r3, #0
 80058fa:	3401      	adds	r4, #1
 80058fc:	9305      	str	r3, [sp, #20]
 80058fe:	4619      	mov	r1, r3
 8005900:	f04f 0c0a 	mov.w	ip, #10
 8005904:	4620      	mov	r0, r4
 8005906:	f810 2b01 	ldrb.w	r2, [r0], #1
 800590a:	3a30      	subs	r2, #48	; 0x30
 800590c:	2a09      	cmp	r2, #9
 800590e:	d903      	bls.n	8005918 <_svfiprintf_r+0x1a8>
 8005910:	2b00      	cmp	r3, #0
 8005912:	d0c5      	beq.n	80058a0 <_svfiprintf_r+0x130>
 8005914:	9105      	str	r1, [sp, #20]
 8005916:	e7c3      	b.n	80058a0 <_svfiprintf_r+0x130>
 8005918:	fb0c 2101 	mla	r1, ip, r1, r2
 800591c:	4604      	mov	r4, r0
 800591e:	2301      	movs	r3, #1
 8005920:	e7f0      	b.n	8005904 <_svfiprintf_r+0x194>
 8005922:	ab03      	add	r3, sp, #12
 8005924:	9300      	str	r3, [sp, #0]
 8005926:	462a      	mov	r2, r5
 8005928:	4b0f      	ldr	r3, [pc, #60]	; (8005968 <_svfiprintf_r+0x1f8>)
 800592a:	a904      	add	r1, sp, #16
 800592c:	4638      	mov	r0, r7
 800592e:	f3af 8000 	nop.w
 8005932:	1c42      	adds	r2, r0, #1
 8005934:	4606      	mov	r6, r0
 8005936:	d1d6      	bne.n	80058e6 <_svfiprintf_r+0x176>
 8005938:	89ab      	ldrh	r3, [r5, #12]
 800593a:	065b      	lsls	r3, r3, #25
 800593c:	f53f af2c 	bmi.w	8005798 <_svfiprintf_r+0x28>
 8005940:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005942:	b01d      	add	sp, #116	; 0x74
 8005944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005948:	ab03      	add	r3, sp, #12
 800594a:	9300      	str	r3, [sp, #0]
 800594c:	462a      	mov	r2, r5
 800594e:	4b06      	ldr	r3, [pc, #24]	; (8005968 <_svfiprintf_r+0x1f8>)
 8005950:	a904      	add	r1, sp, #16
 8005952:	4638      	mov	r0, r7
 8005954:	f000 f87a 	bl	8005a4c <_printf_i>
 8005958:	e7eb      	b.n	8005932 <_svfiprintf_r+0x1c2>
 800595a:	bf00      	nop
 800595c:	080068c8 	.word	0x080068c8
 8005960:	080068d2 	.word	0x080068d2
 8005964:	00000000 	.word	0x00000000
 8005968:	080056b9 	.word	0x080056b9
 800596c:	080068ce 	.word	0x080068ce

08005970 <_printf_common>:
 8005970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005974:	4616      	mov	r6, r2
 8005976:	4699      	mov	r9, r3
 8005978:	688a      	ldr	r2, [r1, #8]
 800597a:	690b      	ldr	r3, [r1, #16]
 800597c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005980:	4293      	cmp	r3, r2
 8005982:	bfb8      	it	lt
 8005984:	4613      	movlt	r3, r2
 8005986:	6033      	str	r3, [r6, #0]
 8005988:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800598c:	4607      	mov	r7, r0
 800598e:	460c      	mov	r4, r1
 8005990:	b10a      	cbz	r2, 8005996 <_printf_common+0x26>
 8005992:	3301      	adds	r3, #1
 8005994:	6033      	str	r3, [r6, #0]
 8005996:	6823      	ldr	r3, [r4, #0]
 8005998:	0699      	lsls	r1, r3, #26
 800599a:	bf42      	ittt	mi
 800599c:	6833      	ldrmi	r3, [r6, #0]
 800599e:	3302      	addmi	r3, #2
 80059a0:	6033      	strmi	r3, [r6, #0]
 80059a2:	6825      	ldr	r5, [r4, #0]
 80059a4:	f015 0506 	ands.w	r5, r5, #6
 80059a8:	d106      	bne.n	80059b8 <_printf_common+0x48>
 80059aa:	f104 0a19 	add.w	sl, r4, #25
 80059ae:	68e3      	ldr	r3, [r4, #12]
 80059b0:	6832      	ldr	r2, [r6, #0]
 80059b2:	1a9b      	subs	r3, r3, r2
 80059b4:	42ab      	cmp	r3, r5
 80059b6:	dc26      	bgt.n	8005a06 <_printf_common+0x96>
 80059b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80059bc:	1e13      	subs	r3, r2, #0
 80059be:	6822      	ldr	r2, [r4, #0]
 80059c0:	bf18      	it	ne
 80059c2:	2301      	movne	r3, #1
 80059c4:	0692      	lsls	r2, r2, #26
 80059c6:	d42b      	bmi.n	8005a20 <_printf_common+0xb0>
 80059c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059cc:	4649      	mov	r1, r9
 80059ce:	4638      	mov	r0, r7
 80059d0:	47c0      	blx	r8
 80059d2:	3001      	adds	r0, #1
 80059d4:	d01e      	beq.n	8005a14 <_printf_common+0xa4>
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	68e5      	ldr	r5, [r4, #12]
 80059da:	6832      	ldr	r2, [r6, #0]
 80059dc:	f003 0306 	and.w	r3, r3, #6
 80059e0:	2b04      	cmp	r3, #4
 80059e2:	bf08      	it	eq
 80059e4:	1aad      	subeq	r5, r5, r2
 80059e6:	68a3      	ldr	r3, [r4, #8]
 80059e8:	6922      	ldr	r2, [r4, #16]
 80059ea:	bf0c      	ite	eq
 80059ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059f0:	2500      	movne	r5, #0
 80059f2:	4293      	cmp	r3, r2
 80059f4:	bfc4      	itt	gt
 80059f6:	1a9b      	subgt	r3, r3, r2
 80059f8:	18ed      	addgt	r5, r5, r3
 80059fa:	2600      	movs	r6, #0
 80059fc:	341a      	adds	r4, #26
 80059fe:	42b5      	cmp	r5, r6
 8005a00:	d11a      	bne.n	8005a38 <_printf_common+0xc8>
 8005a02:	2000      	movs	r0, #0
 8005a04:	e008      	b.n	8005a18 <_printf_common+0xa8>
 8005a06:	2301      	movs	r3, #1
 8005a08:	4652      	mov	r2, sl
 8005a0a:	4649      	mov	r1, r9
 8005a0c:	4638      	mov	r0, r7
 8005a0e:	47c0      	blx	r8
 8005a10:	3001      	adds	r0, #1
 8005a12:	d103      	bne.n	8005a1c <_printf_common+0xac>
 8005a14:	f04f 30ff 	mov.w	r0, #4294967295
 8005a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a1c:	3501      	adds	r5, #1
 8005a1e:	e7c6      	b.n	80059ae <_printf_common+0x3e>
 8005a20:	18e1      	adds	r1, r4, r3
 8005a22:	1c5a      	adds	r2, r3, #1
 8005a24:	2030      	movs	r0, #48	; 0x30
 8005a26:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a2a:	4422      	add	r2, r4
 8005a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a34:	3302      	adds	r3, #2
 8005a36:	e7c7      	b.n	80059c8 <_printf_common+0x58>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	4622      	mov	r2, r4
 8005a3c:	4649      	mov	r1, r9
 8005a3e:	4638      	mov	r0, r7
 8005a40:	47c0      	blx	r8
 8005a42:	3001      	adds	r0, #1
 8005a44:	d0e6      	beq.n	8005a14 <_printf_common+0xa4>
 8005a46:	3601      	adds	r6, #1
 8005a48:	e7d9      	b.n	80059fe <_printf_common+0x8e>
	...

08005a4c <_printf_i>:
 8005a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a50:	460c      	mov	r4, r1
 8005a52:	4691      	mov	r9, r2
 8005a54:	7e27      	ldrb	r7, [r4, #24]
 8005a56:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005a58:	2f78      	cmp	r7, #120	; 0x78
 8005a5a:	4680      	mov	r8, r0
 8005a5c:	469a      	mov	sl, r3
 8005a5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a62:	d807      	bhi.n	8005a74 <_printf_i+0x28>
 8005a64:	2f62      	cmp	r7, #98	; 0x62
 8005a66:	d80a      	bhi.n	8005a7e <_printf_i+0x32>
 8005a68:	2f00      	cmp	r7, #0
 8005a6a:	f000 80d8 	beq.w	8005c1e <_printf_i+0x1d2>
 8005a6e:	2f58      	cmp	r7, #88	; 0x58
 8005a70:	f000 80a3 	beq.w	8005bba <_printf_i+0x16e>
 8005a74:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005a78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a7c:	e03a      	b.n	8005af4 <_printf_i+0xa8>
 8005a7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a82:	2b15      	cmp	r3, #21
 8005a84:	d8f6      	bhi.n	8005a74 <_printf_i+0x28>
 8005a86:	a001      	add	r0, pc, #4	; (adr r0, 8005a8c <_printf_i+0x40>)
 8005a88:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005a8c:	08005ae5 	.word	0x08005ae5
 8005a90:	08005af9 	.word	0x08005af9
 8005a94:	08005a75 	.word	0x08005a75
 8005a98:	08005a75 	.word	0x08005a75
 8005a9c:	08005a75 	.word	0x08005a75
 8005aa0:	08005a75 	.word	0x08005a75
 8005aa4:	08005af9 	.word	0x08005af9
 8005aa8:	08005a75 	.word	0x08005a75
 8005aac:	08005a75 	.word	0x08005a75
 8005ab0:	08005a75 	.word	0x08005a75
 8005ab4:	08005a75 	.word	0x08005a75
 8005ab8:	08005c05 	.word	0x08005c05
 8005abc:	08005b29 	.word	0x08005b29
 8005ac0:	08005be7 	.word	0x08005be7
 8005ac4:	08005a75 	.word	0x08005a75
 8005ac8:	08005a75 	.word	0x08005a75
 8005acc:	08005c27 	.word	0x08005c27
 8005ad0:	08005a75 	.word	0x08005a75
 8005ad4:	08005b29 	.word	0x08005b29
 8005ad8:	08005a75 	.word	0x08005a75
 8005adc:	08005a75 	.word	0x08005a75
 8005ae0:	08005bef 	.word	0x08005bef
 8005ae4:	680b      	ldr	r3, [r1, #0]
 8005ae6:	1d1a      	adds	r2, r3, #4
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	600a      	str	r2, [r1, #0]
 8005aec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005af0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005af4:	2301      	movs	r3, #1
 8005af6:	e0a3      	b.n	8005c40 <_printf_i+0x1f4>
 8005af8:	6825      	ldr	r5, [r4, #0]
 8005afa:	6808      	ldr	r0, [r1, #0]
 8005afc:	062e      	lsls	r6, r5, #24
 8005afe:	f100 0304 	add.w	r3, r0, #4
 8005b02:	d50a      	bpl.n	8005b1a <_printf_i+0xce>
 8005b04:	6805      	ldr	r5, [r0, #0]
 8005b06:	600b      	str	r3, [r1, #0]
 8005b08:	2d00      	cmp	r5, #0
 8005b0a:	da03      	bge.n	8005b14 <_printf_i+0xc8>
 8005b0c:	232d      	movs	r3, #45	; 0x2d
 8005b0e:	426d      	negs	r5, r5
 8005b10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b14:	485e      	ldr	r0, [pc, #376]	; (8005c90 <_printf_i+0x244>)
 8005b16:	230a      	movs	r3, #10
 8005b18:	e019      	b.n	8005b4e <_printf_i+0x102>
 8005b1a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005b1e:	6805      	ldr	r5, [r0, #0]
 8005b20:	600b      	str	r3, [r1, #0]
 8005b22:	bf18      	it	ne
 8005b24:	b22d      	sxthne	r5, r5
 8005b26:	e7ef      	b.n	8005b08 <_printf_i+0xbc>
 8005b28:	680b      	ldr	r3, [r1, #0]
 8005b2a:	6825      	ldr	r5, [r4, #0]
 8005b2c:	1d18      	adds	r0, r3, #4
 8005b2e:	6008      	str	r0, [r1, #0]
 8005b30:	0628      	lsls	r0, r5, #24
 8005b32:	d501      	bpl.n	8005b38 <_printf_i+0xec>
 8005b34:	681d      	ldr	r5, [r3, #0]
 8005b36:	e002      	b.n	8005b3e <_printf_i+0xf2>
 8005b38:	0669      	lsls	r1, r5, #25
 8005b3a:	d5fb      	bpl.n	8005b34 <_printf_i+0xe8>
 8005b3c:	881d      	ldrh	r5, [r3, #0]
 8005b3e:	4854      	ldr	r0, [pc, #336]	; (8005c90 <_printf_i+0x244>)
 8005b40:	2f6f      	cmp	r7, #111	; 0x6f
 8005b42:	bf0c      	ite	eq
 8005b44:	2308      	moveq	r3, #8
 8005b46:	230a      	movne	r3, #10
 8005b48:	2100      	movs	r1, #0
 8005b4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b4e:	6866      	ldr	r6, [r4, #4]
 8005b50:	60a6      	str	r6, [r4, #8]
 8005b52:	2e00      	cmp	r6, #0
 8005b54:	bfa2      	ittt	ge
 8005b56:	6821      	ldrge	r1, [r4, #0]
 8005b58:	f021 0104 	bicge.w	r1, r1, #4
 8005b5c:	6021      	strge	r1, [r4, #0]
 8005b5e:	b90d      	cbnz	r5, 8005b64 <_printf_i+0x118>
 8005b60:	2e00      	cmp	r6, #0
 8005b62:	d04d      	beq.n	8005c00 <_printf_i+0x1b4>
 8005b64:	4616      	mov	r6, r2
 8005b66:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b6a:	fb03 5711 	mls	r7, r3, r1, r5
 8005b6e:	5dc7      	ldrb	r7, [r0, r7]
 8005b70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b74:	462f      	mov	r7, r5
 8005b76:	42bb      	cmp	r3, r7
 8005b78:	460d      	mov	r5, r1
 8005b7a:	d9f4      	bls.n	8005b66 <_printf_i+0x11a>
 8005b7c:	2b08      	cmp	r3, #8
 8005b7e:	d10b      	bne.n	8005b98 <_printf_i+0x14c>
 8005b80:	6823      	ldr	r3, [r4, #0]
 8005b82:	07df      	lsls	r7, r3, #31
 8005b84:	d508      	bpl.n	8005b98 <_printf_i+0x14c>
 8005b86:	6923      	ldr	r3, [r4, #16]
 8005b88:	6861      	ldr	r1, [r4, #4]
 8005b8a:	4299      	cmp	r1, r3
 8005b8c:	bfde      	ittt	le
 8005b8e:	2330      	movle	r3, #48	; 0x30
 8005b90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b98:	1b92      	subs	r2, r2, r6
 8005b9a:	6122      	str	r2, [r4, #16]
 8005b9c:	f8cd a000 	str.w	sl, [sp]
 8005ba0:	464b      	mov	r3, r9
 8005ba2:	aa03      	add	r2, sp, #12
 8005ba4:	4621      	mov	r1, r4
 8005ba6:	4640      	mov	r0, r8
 8005ba8:	f7ff fee2 	bl	8005970 <_printf_common>
 8005bac:	3001      	adds	r0, #1
 8005bae:	d14c      	bne.n	8005c4a <_printf_i+0x1fe>
 8005bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005bb4:	b004      	add	sp, #16
 8005bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bba:	4835      	ldr	r0, [pc, #212]	; (8005c90 <_printf_i+0x244>)
 8005bbc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005bc0:	6823      	ldr	r3, [r4, #0]
 8005bc2:	680e      	ldr	r6, [r1, #0]
 8005bc4:	061f      	lsls	r7, r3, #24
 8005bc6:	f856 5b04 	ldr.w	r5, [r6], #4
 8005bca:	600e      	str	r6, [r1, #0]
 8005bcc:	d514      	bpl.n	8005bf8 <_printf_i+0x1ac>
 8005bce:	07d9      	lsls	r1, r3, #31
 8005bd0:	bf44      	itt	mi
 8005bd2:	f043 0320 	orrmi.w	r3, r3, #32
 8005bd6:	6023      	strmi	r3, [r4, #0]
 8005bd8:	b91d      	cbnz	r5, 8005be2 <_printf_i+0x196>
 8005bda:	6823      	ldr	r3, [r4, #0]
 8005bdc:	f023 0320 	bic.w	r3, r3, #32
 8005be0:	6023      	str	r3, [r4, #0]
 8005be2:	2310      	movs	r3, #16
 8005be4:	e7b0      	b.n	8005b48 <_printf_i+0xfc>
 8005be6:	6823      	ldr	r3, [r4, #0]
 8005be8:	f043 0320 	orr.w	r3, r3, #32
 8005bec:	6023      	str	r3, [r4, #0]
 8005bee:	2378      	movs	r3, #120	; 0x78
 8005bf0:	4828      	ldr	r0, [pc, #160]	; (8005c94 <_printf_i+0x248>)
 8005bf2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005bf6:	e7e3      	b.n	8005bc0 <_printf_i+0x174>
 8005bf8:	065e      	lsls	r6, r3, #25
 8005bfa:	bf48      	it	mi
 8005bfc:	b2ad      	uxthmi	r5, r5
 8005bfe:	e7e6      	b.n	8005bce <_printf_i+0x182>
 8005c00:	4616      	mov	r6, r2
 8005c02:	e7bb      	b.n	8005b7c <_printf_i+0x130>
 8005c04:	680b      	ldr	r3, [r1, #0]
 8005c06:	6826      	ldr	r6, [r4, #0]
 8005c08:	6960      	ldr	r0, [r4, #20]
 8005c0a:	1d1d      	adds	r5, r3, #4
 8005c0c:	600d      	str	r5, [r1, #0]
 8005c0e:	0635      	lsls	r5, r6, #24
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	d501      	bpl.n	8005c18 <_printf_i+0x1cc>
 8005c14:	6018      	str	r0, [r3, #0]
 8005c16:	e002      	b.n	8005c1e <_printf_i+0x1d2>
 8005c18:	0671      	lsls	r1, r6, #25
 8005c1a:	d5fb      	bpl.n	8005c14 <_printf_i+0x1c8>
 8005c1c:	8018      	strh	r0, [r3, #0]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	6123      	str	r3, [r4, #16]
 8005c22:	4616      	mov	r6, r2
 8005c24:	e7ba      	b.n	8005b9c <_printf_i+0x150>
 8005c26:	680b      	ldr	r3, [r1, #0]
 8005c28:	1d1a      	adds	r2, r3, #4
 8005c2a:	600a      	str	r2, [r1, #0]
 8005c2c:	681e      	ldr	r6, [r3, #0]
 8005c2e:	6862      	ldr	r2, [r4, #4]
 8005c30:	2100      	movs	r1, #0
 8005c32:	4630      	mov	r0, r6
 8005c34:	f7fa faf4 	bl	8000220 <memchr>
 8005c38:	b108      	cbz	r0, 8005c3e <_printf_i+0x1f2>
 8005c3a:	1b80      	subs	r0, r0, r6
 8005c3c:	6060      	str	r0, [r4, #4]
 8005c3e:	6863      	ldr	r3, [r4, #4]
 8005c40:	6123      	str	r3, [r4, #16]
 8005c42:	2300      	movs	r3, #0
 8005c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c48:	e7a8      	b.n	8005b9c <_printf_i+0x150>
 8005c4a:	6923      	ldr	r3, [r4, #16]
 8005c4c:	4632      	mov	r2, r6
 8005c4e:	4649      	mov	r1, r9
 8005c50:	4640      	mov	r0, r8
 8005c52:	47d0      	blx	sl
 8005c54:	3001      	adds	r0, #1
 8005c56:	d0ab      	beq.n	8005bb0 <_printf_i+0x164>
 8005c58:	6823      	ldr	r3, [r4, #0]
 8005c5a:	079b      	lsls	r3, r3, #30
 8005c5c:	d413      	bmi.n	8005c86 <_printf_i+0x23a>
 8005c5e:	68e0      	ldr	r0, [r4, #12]
 8005c60:	9b03      	ldr	r3, [sp, #12]
 8005c62:	4298      	cmp	r0, r3
 8005c64:	bfb8      	it	lt
 8005c66:	4618      	movlt	r0, r3
 8005c68:	e7a4      	b.n	8005bb4 <_printf_i+0x168>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	4632      	mov	r2, r6
 8005c6e:	4649      	mov	r1, r9
 8005c70:	4640      	mov	r0, r8
 8005c72:	47d0      	blx	sl
 8005c74:	3001      	adds	r0, #1
 8005c76:	d09b      	beq.n	8005bb0 <_printf_i+0x164>
 8005c78:	3501      	adds	r5, #1
 8005c7a:	68e3      	ldr	r3, [r4, #12]
 8005c7c:	9903      	ldr	r1, [sp, #12]
 8005c7e:	1a5b      	subs	r3, r3, r1
 8005c80:	42ab      	cmp	r3, r5
 8005c82:	dcf2      	bgt.n	8005c6a <_printf_i+0x21e>
 8005c84:	e7eb      	b.n	8005c5e <_printf_i+0x212>
 8005c86:	2500      	movs	r5, #0
 8005c88:	f104 0619 	add.w	r6, r4, #25
 8005c8c:	e7f5      	b.n	8005c7a <_printf_i+0x22e>
 8005c8e:	bf00      	nop
 8005c90:	080068d9 	.word	0x080068d9
 8005c94:	080068ea 	.word	0x080068ea

08005c98 <memmove>:
 8005c98:	4288      	cmp	r0, r1
 8005c9a:	b510      	push	{r4, lr}
 8005c9c:	eb01 0402 	add.w	r4, r1, r2
 8005ca0:	d902      	bls.n	8005ca8 <memmove+0x10>
 8005ca2:	4284      	cmp	r4, r0
 8005ca4:	4623      	mov	r3, r4
 8005ca6:	d807      	bhi.n	8005cb8 <memmove+0x20>
 8005ca8:	1e43      	subs	r3, r0, #1
 8005caa:	42a1      	cmp	r1, r4
 8005cac:	d008      	beq.n	8005cc0 <memmove+0x28>
 8005cae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005cb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005cb6:	e7f8      	b.n	8005caa <memmove+0x12>
 8005cb8:	4402      	add	r2, r0
 8005cba:	4601      	mov	r1, r0
 8005cbc:	428a      	cmp	r2, r1
 8005cbe:	d100      	bne.n	8005cc2 <memmove+0x2a>
 8005cc0:	bd10      	pop	{r4, pc}
 8005cc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005cc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005cca:	e7f7      	b.n	8005cbc <memmove+0x24>

08005ccc <_free_r>:
 8005ccc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005cce:	2900      	cmp	r1, #0
 8005cd0:	d048      	beq.n	8005d64 <_free_r+0x98>
 8005cd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cd6:	9001      	str	r0, [sp, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f1a1 0404 	sub.w	r4, r1, #4
 8005cde:	bfb8      	it	lt
 8005ce0:	18e4      	addlt	r4, r4, r3
 8005ce2:	f000 f8d3 	bl	8005e8c <__malloc_lock>
 8005ce6:	4a20      	ldr	r2, [pc, #128]	; (8005d68 <_free_r+0x9c>)
 8005ce8:	9801      	ldr	r0, [sp, #4]
 8005cea:	6813      	ldr	r3, [r2, #0]
 8005cec:	4615      	mov	r5, r2
 8005cee:	b933      	cbnz	r3, 8005cfe <_free_r+0x32>
 8005cf0:	6063      	str	r3, [r4, #4]
 8005cf2:	6014      	str	r4, [r2, #0]
 8005cf4:	b003      	add	sp, #12
 8005cf6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cfa:	f000 b8cd 	b.w	8005e98 <__malloc_unlock>
 8005cfe:	42a3      	cmp	r3, r4
 8005d00:	d90b      	bls.n	8005d1a <_free_r+0x4e>
 8005d02:	6821      	ldr	r1, [r4, #0]
 8005d04:	1862      	adds	r2, r4, r1
 8005d06:	4293      	cmp	r3, r2
 8005d08:	bf04      	itt	eq
 8005d0a:	681a      	ldreq	r2, [r3, #0]
 8005d0c:	685b      	ldreq	r3, [r3, #4]
 8005d0e:	6063      	str	r3, [r4, #4]
 8005d10:	bf04      	itt	eq
 8005d12:	1852      	addeq	r2, r2, r1
 8005d14:	6022      	streq	r2, [r4, #0]
 8005d16:	602c      	str	r4, [r5, #0]
 8005d18:	e7ec      	b.n	8005cf4 <_free_r+0x28>
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	b10b      	cbz	r3, 8005d24 <_free_r+0x58>
 8005d20:	42a3      	cmp	r3, r4
 8005d22:	d9fa      	bls.n	8005d1a <_free_r+0x4e>
 8005d24:	6811      	ldr	r1, [r2, #0]
 8005d26:	1855      	adds	r5, r2, r1
 8005d28:	42a5      	cmp	r5, r4
 8005d2a:	d10b      	bne.n	8005d44 <_free_r+0x78>
 8005d2c:	6824      	ldr	r4, [r4, #0]
 8005d2e:	4421      	add	r1, r4
 8005d30:	1854      	adds	r4, r2, r1
 8005d32:	42a3      	cmp	r3, r4
 8005d34:	6011      	str	r1, [r2, #0]
 8005d36:	d1dd      	bne.n	8005cf4 <_free_r+0x28>
 8005d38:	681c      	ldr	r4, [r3, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	6053      	str	r3, [r2, #4]
 8005d3e:	4421      	add	r1, r4
 8005d40:	6011      	str	r1, [r2, #0]
 8005d42:	e7d7      	b.n	8005cf4 <_free_r+0x28>
 8005d44:	d902      	bls.n	8005d4c <_free_r+0x80>
 8005d46:	230c      	movs	r3, #12
 8005d48:	6003      	str	r3, [r0, #0]
 8005d4a:	e7d3      	b.n	8005cf4 <_free_r+0x28>
 8005d4c:	6825      	ldr	r5, [r4, #0]
 8005d4e:	1961      	adds	r1, r4, r5
 8005d50:	428b      	cmp	r3, r1
 8005d52:	bf04      	itt	eq
 8005d54:	6819      	ldreq	r1, [r3, #0]
 8005d56:	685b      	ldreq	r3, [r3, #4]
 8005d58:	6063      	str	r3, [r4, #4]
 8005d5a:	bf04      	itt	eq
 8005d5c:	1949      	addeq	r1, r1, r5
 8005d5e:	6021      	streq	r1, [r4, #0]
 8005d60:	6054      	str	r4, [r2, #4]
 8005d62:	e7c7      	b.n	8005cf4 <_free_r+0x28>
 8005d64:	b003      	add	sp, #12
 8005d66:	bd30      	pop	{r4, r5, pc}
 8005d68:	20000140 	.word	0x20000140

08005d6c <_malloc_r>:
 8005d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d6e:	1ccd      	adds	r5, r1, #3
 8005d70:	f025 0503 	bic.w	r5, r5, #3
 8005d74:	3508      	adds	r5, #8
 8005d76:	2d0c      	cmp	r5, #12
 8005d78:	bf38      	it	cc
 8005d7a:	250c      	movcc	r5, #12
 8005d7c:	2d00      	cmp	r5, #0
 8005d7e:	4606      	mov	r6, r0
 8005d80:	db01      	blt.n	8005d86 <_malloc_r+0x1a>
 8005d82:	42a9      	cmp	r1, r5
 8005d84:	d903      	bls.n	8005d8e <_malloc_r+0x22>
 8005d86:	230c      	movs	r3, #12
 8005d88:	6033      	str	r3, [r6, #0]
 8005d8a:	2000      	movs	r0, #0
 8005d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d8e:	f000 f87d 	bl	8005e8c <__malloc_lock>
 8005d92:	4921      	ldr	r1, [pc, #132]	; (8005e18 <_malloc_r+0xac>)
 8005d94:	680a      	ldr	r2, [r1, #0]
 8005d96:	4614      	mov	r4, r2
 8005d98:	b99c      	cbnz	r4, 8005dc2 <_malloc_r+0x56>
 8005d9a:	4f20      	ldr	r7, [pc, #128]	; (8005e1c <_malloc_r+0xb0>)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	b923      	cbnz	r3, 8005daa <_malloc_r+0x3e>
 8005da0:	4621      	mov	r1, r4
 8005da2:	4630      	mov	r0, r6
 8005da4:	f000 f862 	bl	8005e6c <_sbrk_r>
 8005da8:	6038      	str	r0, [r7, #0]
 8005daa:	4629      	mov	r1, r5
 8005dac:	4630      	mov	r0, r6
 8005dae:	f000 f85d 	bl	8005e6c <_sbrk_r>
 8005db2:	1c43      	adds	r3, r0, #1
 8005db4:	d123      	bne.n	8005dfe <_malloc_r+0x92>
 8005db6:	230c      	movs	r3, #12
 8005db8:	6033      	str	r3, [r6, #0]
 8005dba:	4630      	mov	r0, r6
 8005dbc:	f000 f86c 	bl	8005e98 <__malloc_unlock>
 8005dc0:	e7e3      	b.n	8005d8a <_malloc_r+0x1e>
 8005dc2:	6823      	ldr	r3, [r4, #0]
 8005dc4:	1b5b      	subs	r3, r3, r5
 8005dc6:	d417      	bmi.n	8005df8 <_malloc_r+0x8c>
 8005dc8:	2b0b      	cmp	r3, #11
 8005dca:	d903      	bls.n	8005dd4 <_malloc_r+0x68>
 8005dcc:	6023      	str	r3, [r4, #0]
 8005dce:	441c      	add	r4, r3
 8005dd0:	6025      	str	r5, [r4, #0]
 8005dd2:	e004      	b.n	8005dde <_malloc_r+0x72>
 8005dd4:	6863      	ldr	r3, [r4, #4]
 8005dd6:	42a2      	cmp	r2, r4
 8005dd8:	bf0c      	ite	eq
 8005dda:	600b      	streq	r3, [r1, #0]
 8005ddc:	6053      	strne	r3, [r2, #4]
 8005dde:	4630      	mov	r0, r6
 8005de0:	f000 f85a 	bl	8005e98 <__malloc_unlock>
 8005de4:	f104 000b 	add.w	r0, r4, #11
 8005de8:	1d23      	adds	r3, r4, #4
 8005dea:	f020 0007 	bic.w	r0, r0, #7
 8005dee:	1ac2      	subs	r2, r0, r3
 8005df0:	d0cc      	beq.n	8005d8c <_malloc_r+0x20>
 8005df2:	1a1b      	subs	r3, r3, r0
 8005df4:	50a3      	str	r3, [r4, r2]
 8005df6:	e7c9      	b.n	8005d8c <_malloc_r+0x20>
 8005df8:	4622      	mov	r2, r4
 8005dfa:	6864      	ldr	r4, [r4, #4]
 8005dfc:	e7cc      	b.n	8005d98 <_malloc_r+0x2c>
 8005dfe:	1cc4      	adds	r4, r0, #3
 8005e00:	f024 0403 	bic.w	r4, r4, #3
 8005e04:	42a0      	cmp	r0, r4
 8005e06:	d0e3      	beq.n	8005dd0 <_malloc_r+0x64>
 8005e08:	1a21      	subs	r1, r4, r0
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	f000 f82e 	bl	8005e6c <_sbrk_r>
 8005e10:	3001      	adds	r0, #1
 8005e12:	d1dd      	bne.n	8005dd0 <_malloc_r+0x64>
 8005e14:	e7cf      	b.n	8005db6 <_malloc_r+0x4a>
 8005e16:	bf00      	nop
 8005e18:	20000140 	.word	0x20000140
 8005e1c:	20000144 	.word	0x20000144

08005e20 <_realloc_r>:
 8005e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e22:	4607      	mov	r7, r0
 8005e24:	4614      	mov	r4, r2
 8005e26:	460e      	mov	r6, r1
 8005e28:	b921      	cbnz	r1, 8005e34 <_realloc_r+0x14>
 8005e2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005e2e:	4611      	mov	r1, r2
 8005e30:	f7ff bf9c 	b.w	8005d6c <_malloc_r>
 8005e34:	b922      	cbnz	r2, 8005e40 <_realloc_r+0x20>
 8005e36:	f7ff ff49 	bl	8005ccc <_free_r>
 8005e3a:	4625      	mov	r5, r4
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e40:	f000 f830 	bl	8005ea4 <_malloc_usable_size_r>
 8005e44:	42a0      	cmp	r0, r4
 8005e46:	d20f      	bcs.n	8005e68 <_realloc_r+0x48>
 8005e48:	4621      	mov	r1, r4
 8005e4a:	4638      	mov	r0, r7
 8005e4c:	f7ff ff8e 	bl	8005d6c <_malloc_r>
 8005e50:	4605      	mov	r5, r0
 8005e52:	2800      	cmp	r0, #0
 8005e54:	d0f2      	beq.n	8005e3c <_realloc_r+0x1c>
 8005e56:	4631      	mov	r1, r6
 8005e58:	4622      	mov	r2, r4
 8005e5a:	f7ff fbf7 	bl	800564c <memcpy>
 8005e5e:	4631      	mov	r1, r6
 8005e60:	4638      	mov	r0, r7
 8005e62:	f7ff ff33 	bl	8005ccc <_free_r>
 8005e66:	e7e9      	b.n	8005e3c <_realloc_r+0x1c>
 8005e68:	4635      	mov	r5, r6
 8005e6a:	e7e7      	b.n	8005e3c <_realloc_r+0x1c>

08005e6c <_sbrk_r>:
 8005e6c:	b538      	push	{r3, r4, r5, lr}
 8005e6e:	4d06      	ldr	r5, [pc, #24]	; (8005e88 <_sbrk_r+0x1c>)
 8005e70:	2300      	movs	r3, #0
 8005e72:	4604      	mov	r4, r0
 8005e74:	4608      	mov	r0, r1
 8005e76:	602b      	str	r3, [r5, #0]
 8005e78:	f7ff f9e2 	bl	8005240 <_sbrk>
 8005e7c:	1c43      	adds	r3, r0, #1
 8005e7e:	d102      	bne.n	8005e86 <_sbrk_r+0x1a>
 8005e80:	682b      	ldr	r3, [r5, #0]
 8005e82:	b103      	cbz	r3, 8005e86 <_sbrk_r+0x1a>
 8005e84:	6023      	str	r3, [r4, #0]
 8005e86:	bd38      	pop	{r3, r4, r5, pc}
 8005e88:	20000c00 	.word	0x20000c00

08005e8c <__malloc_lock>:
 8005e8c:	4801      	ldr	r0, [pc, #4]	; (8005e94 <__malloc_lock+0x8>)
 8005e8e:	f000 b811 	b.w	8005eb4 <__retarget_lock_acquire_recursive>
 8005e92:	bf00      	nop
 8005e94:	20000c08 	.word	0x20000c08

08005e98 <__malloc_unlock>:
 8005e98:	4801      	ldr	r0, [pc, #4]	; (8005ea0 <__malloc_unlock+0x8>)
 8005e9a:	f000 b80c 	b.w	8005eb6 <__retarget_lock_release_recursive>
 8005e9e:	bf00      	nop
 8005ea0:	20000c08 	.word	0x20000c08

08005ea4 <_malloc_usable_size_r>:
 8005ea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ea8:	1f18      	subs	r0, r3, #4
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	bfbc      	itt	lt
 8005eae:	580b      	ldrlt	r3, [r1, r0]
 8005eb0:	18c0      	addlt	r0, r0, r3
 8005eb2:	4770      	bx	lr

08005eb4 <__retarget_lock_acquire_recursive>:
 8005eb4:	4770      	bx	lr

08005eb6 <__retarget_lock_release_recursive>:
 8005eb6:	4770      	bx	lr

08005eb8 <_init>:
 8005eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eba:	bf00      	nop
 8005ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ebe:	bc08      	pop	{r3}
 8005ec0:	469e      	mov	lr, r3
 8005ec2:	4770      	bx	lr

08005ec4 <_fini>:
 8005ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec6:	bf00      	nop
 8005ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eca:	bc08      	pop	{r3}
 8005ecc:	469e      	mov	lr, r3
 8005ece:	4770      	bx	lr
