# irv
An interpreting RISC-V emulator. The privileged ISA is not fully implemented, but the base RISC-V ISA is. Testing is still needed to check the validity of execution.
