
*** Running vivado
    with args -log cms_pix_28_fw_top_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cms_pix_28_fw_top_bd_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2995.203 ; gain = 2.023 ; free physical = 43901 ; free virtual = 399762
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3099.246 ; gain = 104.043 ; free physical = 43760 ; free virtual = 399621
Command: link_design -top cms_pix_28_fw_top_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_fw_top_v_0_0/cms_pix_28_fw_top_bd_fw_top_v_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/fw_top_v_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_auto_pc_0/cms_pix_28_fw_top_bd_auto_pc_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3099.246 ; gain = 0.000 ; free physical = 42927 ; free virtual = 398788
INFO: [Netlist 29-17] Analyzing 3370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.164 ; gain = 0.000 ; free physical = 42918 ; free virtual = 398779
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3230.164 ; gain = 130.918 ; free physical = 42918 ; free virtual = 398779
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3230.164 ; gain = 0.000 ; free physical = 42911 ; free virtual = 398772

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2172ec252

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3477.965 ; gain = 247.801 ; free physical = 42732 ; free virtual = 398593

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8474 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b2b6fd07

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3726.043 ; gain = 0.004 ; free physical = 42504 ; free virtual = 398365
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1718b676c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3726.043 ; gain = 0.004 ; free physical = 42503 ; free virtual = 398364
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10afb522d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.043 ; gain = 0.004 ; free physical = 42501 ; free virtual = 398362
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 221 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 10afb522d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.059 ; gain = 32.020 ; free physical = 42499 ; free virtual = 398361
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10afb522d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.059 ; gain = 32.020 ; free physical = 42499 ; free virtual = 398361
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10afb522d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.059 ; gain = 32.020 ; free physical = 42499 ; free virtual = 398361
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |              19  |                                              0  |
|  Sweep                        |               0  |             221  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3758.059 ; gain = 0.000 ; free physical = 42500 ; free virtual = 398361
Ending Logic Optimization Task | Checksum: 27c21d84e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3758.059 ; gain = 32.020 ; free physical = 42500 ; free virtual = 398361

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 27c21d84e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3758.059 ; gain = 0.000 ; free physical = 42500 ; free virtual = 398361

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 27c21d84e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3758.059 ; gain = 0.000 ; free physical = 42500 ; free virtual = 398361

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3758.059 ; gain = 0.000 ; free physical = 42500 ; free virtual = 398361
Ending Netlist Obfuscation Task | Checksum: 27c21d84e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3758.059 ; gain = 0.000 ; free physical = 42500 ; free virtual = 398361
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3758.059 ; gain = 527.895 ; free physical = 42500 ; free virtual = 398361
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3806.082 ; gain = 40.023 ; free physical = 42475 ; free virtual = 398342
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 5107.406 ; gain = 1301.324 ; free physical = 41472 ; free virtual = 397337
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41466 ; free virtual = 397331
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1882e2371

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41466 ; free virtual = 397331
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41466 ; free virtual = 397332

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8bc72e14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41500 ; free virtual = 397366

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cc63ec1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41444 ; free virtual = 397310

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cc63ec1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41444 ; free virtual = 397310
Phase 1 Placer Initialization | Checksum: cc63ec1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41441 ; free virtual = 397306

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 17ac43b54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41526 ; free virtual = 397392

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 17ac43b54

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41524 ; free virtual = 397389

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 17ac43b54

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 5107.406 ; gain = 0.000 ; free physical = 41452 ; free virtual = 397318

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: e85ddca6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.758 ; gain = 28.352 ; free physical = 41447 ; free virtual = 397313

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: e85ddca6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.758 ; gain = 28.352 ; free physical = 41447 ; free virtual = 397313
Phase 2.1.1 Partition Driven Placement | Checksum: e85ddca6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.758 ; gain = 28.352 ; free physical = 41454 ; free virtual = 397320
Phase 2.1 Floorplanning | Checksum: e85ddca6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.758 ; gain = 28.352 ; free physical = 41454 ; free virtual = 397320

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e85ddca6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.758 ; gain = 28.352 ; free physical = 41454 ; free virtual = 397320

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e85ddca6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5135.758 ; gain = 28.352 ; free physical = 41454 ; free virtual = 397320

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 65 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 32 nets or LUTs. Breaked 0 LUT, combined 32 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 22 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 109 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 109 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5143.762 ; gain = 0.000 ; free physical = 41330 ; free virtual = 397196
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5143.762 ; gain = 0.000 ; free physical = 41330 ; free virtual = 397196

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             32  |                    32  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    22  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             32  |                    54  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c01f06e0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41332 ; free virtual = 397197
Phase 2.4 Global Placement Core | Checksum: 11e735113

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41321 ; free virtual = 397187
Phase 2 Global Placement | Checksum: 11e735113

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41332 ; free virtual = 397198

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ba60bd52

Time (s): cpu = 00:01:23 ; elapsed = 00:00:36 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41324 ; free virtual = 397189

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22bb65222

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41319 ; free virtual = 397184

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2c8fa85a6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41299 ; free virtual = 397165

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1d1662f48

Time (s): cpu = 00:01:26 ; elapsed = 00:00:38 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41296 ; free virtual = 397162

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 290427788

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41383 ; free virtual = 397249
Phase 3.3.3 Slice Area Swap | Checksum: 290427788

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41382 ; free virtual = 397248
Phase 3.3 Small Shape DP | Checksum: 17ba694f7

Time (s): cpu = 00:01:33 ; elapsed = 00:00:41 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41406 ; free virtual = 397272

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1ee6fc690

Time (s): cpu = 00:01:34 ; elapsed = 00:00:42 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41367 ; free virtual = 397233

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1d097c452

Time (s): cpu = 00:01:34 ; elapsed = 00:00:42 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41367 ; free virtual = 397233
Phase 3 Detail Placement | Checksum: 1d097c452

Time (s): cpu = 00:01:34 ; elapsed = 00:00:42 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41367 ; free virtual = 397233

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 244fc2ad1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.179 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 23b48f23d

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5143.762 ; gain = 0.000 ; free physical = 41302 ; free virtual = 397168
INFO: [Place 46-35] Processed net cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 8458 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 23a378b9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5143.762 ; gain = 0.000 ; free physical = 41290 ; free virtual = 397156
Phase 4.1.1.1 BUFG Insertion | Checksum: 1be234718

Time (s): cpu = 00:01:50 ; elapsed = 00:00:48 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41293 ; free virtual = 397159

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.523. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18e6fc529

Time (s): cpu = 00:01:57 ; elapsed = 00:00:54 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41405 ; free virtual = 397271

Time (s): cpu = 00:01:57 ; elapsed = 00:00:54 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41405 ; free virtual = 397271
Phase 4.1 Post Commit Optimization | Checksum: 18e6fc529

Time (s): cpu = 00:01:57 ; elapsed = 00:00:54 . Memory (MB): peak = 5143.762 ; gain = 36.355 ; free physical = 41405 ; free virtual = 397271
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5197.758 ; gain = 0.000 ; free physical = 41292 ; free virtual = 397158

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19844253f

Time (s): cpu = 00:02:08 ; elapsed = 00:01:03 . Memory (MB): peak = 5197.758 ; gain = 90.352 ; free physical = 41310 ; free virtual = 397176

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19844253f

Time (s): cpu = 00:02:08 ; elapsed = 00:01:03 . Memory (MB): peak = 5197.758 ; gain = 90.352 ; free physical = 41310 ; free virtual = 397176
Phase 4.3 Placer Reporting | Checksum: 19844253f

Time (s): cpu = 00:02:08 ; elapsed = 00:01:04 . Memory (MB): peak = 5197.758 ; gain = 90.352 ; free physical = 41310 ; free virtual = 397176

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5197.758 ; gain = 0.000 ; free physical = 41310 ; free virtual = 397176

Time (s): cpu = 00:02:08 ; elapsed = 00:01:04 . Memory (MB): peak = 5197.758 ; gain = 90.352 ; free physical = 41310 ; free virtual = 397176
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1518a271c

Time (s): cpu = 00:02:08 ; elapsed = 00:01:04 . Memory (MB): peak = 5197.758 ; gain = 90.352 ; free physical = 41310 ; free virtual = 397176
Ending Placer Task | Checksum: 9bbdba5c

Time (s): cpu = 00:02:09 ; elapsed = 00:01:04 . Memory (MB): peak = 5197.758 ; gain = 90.352 ; free physical = 41310 ; free virtual = 397176
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:05 . Memory (MB): peak = 5197.758 ; gain = 90.352 ; free physical = 41480 ; free virtual = 397346
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5197.758 ; gain = 0.000 ; free physical = 41453 ; free virtual = 397344
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cms_pix_28_fw_top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.59 . Memory (MB): peak = 5197.758 ; gain = 0.000 ; free physical = 41442 ; free virtual = 397314
INFO: [runtcl-4] Executing : report_utilization -file cms_pix_28_fw_top_bd_wrapper_utilization_placed.rpt -pb cms_pix_28_fw_top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5197.758 ; gain = 0.000 ; free physical = 41582 ; free virtual = 397455
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5197.758 ; gain = 0.000 ; free physical = 41449 ; free virtual = 397348
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 192f23ad ConstDB: 0 ShapeSum: 78ba3699 RouteDB: 9d46016
Nodegraph reading from file.  Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.88 . Memory (MB): peak = 5197.766 ; gain = 0.000 ; free physical = 41283 ; free virtual = 397162
Post Restoration Checksum: NetGraph: 2d5871eb NumContArr: 5d3f47d1 Constraints: 5216beeb Timing: 0
Phase 1 Build RT Design | Checksum: dcae78a7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5197.766 ; gain = 0.000 ; free physical = 41371 ; free virtual = 397250

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: dcae78a7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5197.766 ; gain = 0.000 ; free physical = 41316 ; free virtual = 397194

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dcae78a7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5197.766 ; gain = 0.000 ; free physical = 41317 ; free virtual = 397195

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 11ede394a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5197.766 ; gain = 0.000 ; free physical = 41316 ; free virtual = 397194

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26f907087

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.766 ; gain = 0.000 ; free physical = 41299 ; free virtual = 397178
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.449  | TNS=0.000  | WHS=-0.329 | THS=-3.510 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12930
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12150
  Number of Partially Routed Nets     = 780
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 3033087b7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 5209.488 ; gain = 11.723 ; free physical = 41296 ; free virtual = 397174

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 3033087b7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 5209.488 ; gain = 11.723 ; free physical = 41296 ; free virtual = 397174
Phase 3 Initial Routing | Checksum: 19bb6b0b3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 5209.488 ; gain = 11.723 ; free physical = 41262 ; free virtual = 397141

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6065
 Number of Nodes with overlaps = 696
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.380  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: e78feb5b

Time (s): cpu = 00:02:50 ; elapsed = 00:01:27 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41253 ; free virtual = 397131

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: d96ba2dc

Time (s): cpu = 00:02:50 ; elapsed = 00:01:27 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41252 ; free virtual = 397130
Phase 4 Rip-up And Reroute | Checksum: d96ba2dc

Time (s): cpu = 00:02:50 ; elapsed = 00:01:27 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41252 ; free virtual = 397130

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 116447f60

Time (s): cpu = 00:02:50 ; elapsed = 00:01:27 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41255 ; free virtual = 397134

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 116447f60

Time (s): cpu = 00:02:50 ; elapsed = 00:01:27 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41255 ; free virtual = 397134
Phase 5 Delay and Skew Optimization | Checksum: 116447f60

Time (s): cpu = 00:02:50 ; elapsed = 00:01:27 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41255 ; free virtual = 397134

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11d728c5c

Time (s): cpu = 00:02:56 ; elapsed = 00:01:29 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41262 ; free virtual = 397141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.380  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1583cd9e9

Time (s): cpu = 00:02:56 ; elapsed = 00:01:29 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41263 ; free virtual = 397141
Phase 6 Post Hold Fix | Checksum: 1583cd9e9

Time (s): cpu = 00:02:57 ; elapsed = 00:01:30 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41263 ; free virtual = 397141

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17737 %
  Global Horizontal Routing Utilization  = 1.19649 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e7b36af7

Time (s): cpu = 00:02:58 ; elapsed = 00:01:30 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41259 ; free virtual = 397138

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e7b36af7

Time (s): cpu = 00:02:58 ; elapsed = 00:01:30 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41258 ; free virtual = 397137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e7b36af7

Time (s): cpu = 00:03:00 ; elapsed = 00:01:32 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41252 ; free virtual = 397131

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: e7b36af7

Time (s): cpu = 00:03:00 ; elapsed = 00:01:32 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41255 ; free virtual = 397134

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.380  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: e7b36af7

Time (s): cpu = 00:03:02 ; elapsed = 00:01:32 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41258 ; free virtual = 397137
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:02 ; elapsed = 00:01:32 . Memory (MB): peak = 5225.492 ; gain = 27.727 ; free physical = 41346 ; free virtual = 397225

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:09 ; elapsed = 00:01:34 . Memory (MB): peak = 5225.492 ; gain = 27.734 ; free physical = 41346 ; free virtual = 397225
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5225.496 ; gain = 0.004 ; free physical = 41316 ; free virtual = 397224
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
Command: report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cms_pix_28_fw_top_bd_wrapper_route_status.rpt -pb cms_pix_28_fw_top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cms_pix_28_fw_top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cms_pix_28_fw_top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force cms_pix_28_fw_top_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cms_pix_28_fw_top_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 5530.840 ; gain = 217.059 ; free physical = 41112 ; free virtual = 397034
INFO: [Common 17-206] Exiting Vivado at Mon Jun 17 19:00:49 2024...
