// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Wed Sep 27 16:21:08 2023
// Host        : harigovind-MS-7C91 running 64-bit Ubuntu 22.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_BCP_accelerator_0_0_sim_netlist.v
// Design      : design_1_BCP_accelerator_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z007sclg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0
   (axi_arready_reg,
    axi_awready_reg,
    led_out,
    s01_axi_awready,
    s01_axi_wready,
    s01_axi_arready,
    s01_axi_rdata,
    s00_axi_rlast,
    axi_rvalid_reg,
    axi_wready_reg,
    s00_axi_rdata,
    s01_axi_rvalid,
    s00_axi_bvalid,
    s01_axi_bvalid,
    s01_axi_aresetn,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s01_axi_wdata,
    s01_axi_aclk,
    s00_axi_arlen,
    s00_axi_aclk,
    s00_axi_awburst,
    s00_axi_awlen,
    s00_axi_arburst,
    s00_axi_wdata,
    s01_axi_awaddr,
    s01_axi_awvalid,
    s01_axi_wvalid,
    s01_axi_araddr,
    s01_axi_arvalid,
    s00_axi_rready,
    s00_axi_araddr,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_awaddr,
    s01_axi_wstrb,
    s00_axi_wlast,
    s00_axi_bready,
    s01_axi_bready,
    s01_axi_rready);
  output axi_arready_reg;
  output axi_awready_reg;
  output [3:0]led_out;
  output s01_axi_awready;
  output s01_axi_wready;
  output s01_axi_arready;
  output [31:0]s01_axi_rdata;
  output s00_axi_rlast;
  output axi_rvalid_reg;
  output axi_wready_reg;
  output [31:0]s00_axi_rdata;
  output s01_axi_rvalid;
  output s00_axi_bvalid;
  output s01_axi_bvalid;
  input s01_axi_aresetn;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input [31:0]s01_axi_wdata;
  input s01_axi_aclk;
  input [7:0]s00_axi_arlen;
  input s00_axi_aclk;
  input [1:0]s00_axi_awburst;
  input [7:0]s00_axi_awlen;
  input [1:0]s00_axi_arburst;
  input [31:0]s00_axi_wdata;
  input [2:0]s01_axi_awaddr;
  input s01_axi_awvalid;
  input s01_axi_wvalid;
  input [2:0]s01_axi_araddr;
  input s01_axi_arvalid;
  input s00_axi_rready;
  input [3:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;
  input s00_axi_wvalid;
  input [3:0]s00_axi_awaddr;
  input [3:0]s01_axi_wstrb;
  input s00_axi_wlast;
  input s00_axi_bready;
  input s01_axi_bready;
  input s01_axi_rready;

  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_rvalid_reg;
  wire axi_wready_reg;
  wire [3:0]led_out;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire [1:0]s00_axi_arburst;
  wire s00_axi_aresetn;
  wire [7:0]s00_axi_arlen;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire [1:0]s00_axi_awburst;
  wire [7:0]s00_axi_awlen;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rlast;
  wire s00_axi_rready;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wlast;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire s01_axi_aclk;
  wire [2:0]s01_axi_araddr;
  wire s01_axi_aresetn;
  wire s01_axi_arready;
  wire s01_axi_arvalid;
  wire [2:0]s01_axi_awaddr;
  wire s01_axi_awready;
  wire s01_axi_awvalid;
  wire s01_axi_bready;
  wire s01_axi_bvalid;
  wire [31:0]s01_axi_rdata;
  wire s01_axi_rready;
  wire s01_axi_rvalid;
  wire [31:0]s01_axi_wdata;
  wire s01_axi_wready;
  wire [3:0]s01_axi_wstrb;
  wire s01_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI BCP_accelerator_v2_0_S00_AXI_inst
       (.axi_arready_reg_0(axi_arready_reg),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_rvalid_reg_0(axi_rvalid_reg),
        .axi_wready_reg_0(axi_wready_reg),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_arburst(s00_axi_arburst),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arlen(s00_axi_arlen),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awburst(s00_axi_awburst),
        .s00_axi_awlen(s00_axi_awlen),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rlast(s00_axi_rlast),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wlast(s00_axi_wlast),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI BCP_accelerator_v2_0_S01_AXI_inst
       (.Q(led_out[3:1]),
        .axi_arready_reg_0(s01_axi_arready),
        .axi_awready_reg_0(s01_axi_awready),
        .axi_wready_reg_0(s01_axi_wready),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_araddr(s01_axi_araddr),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_arvalid(s01_axi_arvalid),
        .s01_axi_awaddr(s01_axi_awaddr),
        .s01_axi_awvalid(s01_axi_awvalid),
        .s01_axi_bready(s01_axi_bready),
        .s01_axi_bvalid(s01_axi_bvalid),
        .s01_axi_rdata(s01_axi_rdata),
        .s01_axi_rready(s01_axi_rready),
        .s01_axi_rvalid(s01_axi_rvalid),
        .s01_axi_wdata(s01_axi_wdata),
        .s01_axi_wstrb(s01_axi_wstrb),
        .s01_axi_wvalid(s01_axi_wvalid),
        .\slv_reg1_reg[0]_rep_0 (led_out[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI
   (axi_rvalid_reg_0,
    axi_arready_reg_0,
    axi_wready_reg_0,
    axi_awready_reg_0,
    s00_axi_bvalid,
    s00_axi_rlast,
    s00_axi_rdata,
    s00_axi_aclk,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s00_axi_rready,
    s00_axi_wvalid,
    s00_axi_wlast,
    s00_axi_bready,
    s00_axi_arlen,
    s00_axi_awburst,
    s00_axi_awlen,
    s00_axi_arburst,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wstrb,
    s00_axi_awaddr);
  output axi_rvalid_reg_0;
  output axi_arready_reg_0;
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output s00_axi_bvalid;
  output s00_axi_rlast;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input s00_axi_rready;
  input s00_axi_wvalid;
  input s00_axi_wlast;
  input s00_axi_bready;
  input [7:0]s00_axi_arlen;
  input [1:0]s00_axi_awburst;
  input [7:0]s00_axi_awlen;
  input [1:0]s00_axi_arburst;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;
  input [3:0]s00_axi_awaddr;

  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out ;
  wire [7:0]\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] ;
  wire ar_wrap_en;
  wire ar_wrap_en__0_carry_i_1_n_0;
  wire ar_wrap_en__0_carry_i_2_n_0;
  wire ar_wrap_en__0_carry_i_3_n_0;
  wire ar_wrap_en__0_carry_i_4_n_0;
  wire ar_wrap_en__0_carry_n_1;
  wire ar_wrap_en__0_carry_n_2;
  wire ar_wrap_en__0_carry_n_3;
  wire aw_wrap_en;
  wire aw_wrap_en__0_carry_i_1_n_0;
  wire aw_wrap_en__0_carry_i_2_n_0;
  wire aw_wrap_en__0_carry_i_3_n_0;
  wire aw_wrap_en__0_carry_i_4_n_0;
  wire aw_wrap_en__0_carry_n_1;
  wire aw_wrap_en__0_carry_n_2;
  wire aw_wrap_en__0_carry_n_3;
  wire axi_araddr1;
  wire axi_araddr3;
  wire axi_araddr3_carry_i_1_n_0;
  wire axi_araddr3_carry_i_2_n_0;
  wire axi_araddr3_carry_i_3_n_0;
  wire axi_araddr3_carry_i_4_n_0;
  wire axi_araddr3_carry_i_5_n_0;
  wire axi_araddr3_carry_i_6_n_0;
  wire axi_araddr3_carry_i_7_n_0;
  wire axi_araddr3_carry_i_8_n_0;
  wire axi_araddr3_carry_n_1;
  wire axi_araddr3_carry_n_2;
  wire axi_araddr3_carry_n_3;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[2]_i_2_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire \axi_araddr[3]_i_2_n_0 ;
  wire \axi_araddr[3]_i_3_n_0 ;
  wire \axi_araddr[4]_i_1_n_0 ;
  wire \axi_araddr[4]_i_2_n_0 ;
  wire \axi_araddr[4]_i_3_n_0 ;
  wire \axi_araddr[4]_i_4_n_0 ;
  wire \axi_araddr[4]_i_5_n_0 ;
  wire \axi_araddr[5]_i_1_n_0 ;
  wire \axi_araddr[5]_i_2_n_0 ;
  wire \axi_araddr[5]_i_3_n_0 ;
  wire \axi_araddr[5]_i_4_n_0 ;
  wire \axi_araddr[5]_i_5_n_0 ;
  wire \axi_araddr[5]_i_6_n_0 ;
  wire \axi_araddr[5]_i_7_n_0 ;
  wire [1:0]axi_arburst;
  wire \axi_arlen[7]_i_1_n_0 ;
  wire \axi_arlen_cntr[0]_i_1_n_0 ;
  wire \axi_arlen_cntr[7]_i_1_n_0 ;
  wire \axi_arlen_cntr[7]_i_4_n_0 ;
  wire [7:0]axi_arlen_cntr_reg;
  wire \axi_arlen_reg_n_0_[0] ;
  wire \axi_arlen_reg_n_0_[1] ;
  wire \axi_arlen_reg_n_0_[2] ;
  wire \axi_arlen_reg_n_0_[3] ;
  wire \axi_arlen_reg_n_0_[4] ;
  wire \axi_arlen_reg_n_0_[5] ;
  wire \axi_arlen_reg_n_0_[6] ;
  wire \axi_arlen_reg_n_0_[7] ;
  wire axi_arready1__0;
  wire axi_arready2__14;
  wire axi_arready_i_1__0_n_0;
  wire axi_arready_i_4_n_0;
  wire axi_arready_i_5_n_0;
  wire axi_arready_reg_0;
  wire axi_arv_arr_flag;
  wire axi_arv_arr_flag_i_1_n_0;
  wire axi_awaddr1;
  wire axi_awaddr3;
  wire axi_awaddr3_carry_i_1_n_0;
  wire axi_awaddr3_carry_i_2_n_0;
  wire axi_awaddr3_carry_i_3_n_0;
  wire axi_awaddr3_carry_i_4_n_0;
  wire axi_awaddr3_carry_i_5_n_0;
  wire axi_awaddr3_carry_i_6_n_0;
  wire axi_awaddr3_carry_i_7_n_0;
  wire axi_awaddr3_carry_i_8_n_0;
  wire axi_awaddr3_carry_n_1;
  wire axi_awaddr3_carry_n_2;
  wire axi_awaddr3_carry_n_3;
  wire \axi_awaddr[2]_i_2_n_0 ;
  wire \axi_awaddr[3]_i_2_n_0 ;
  wire \axi_awaddr[3]_i_3_n_0 ;
  wire \axi_awaddr[4]_i_2_n_0 ;
  wire \axi_awaddr[4]_i_3_n_0 ;
  wire \axi_awaddr[4]_i_4_n_0 ;
  wire \axi_awaddr[4]_i_5_n_0 ;
  wire \axi_awaddr[5]_i_1_n_0 ;
  wire \axi_awaddr[5]_i_3_n_0 ;
  wire \axi_awaddr[5]_i_4_n_0 ;
  wire \axi_awaddr[5]_i_5_n_0 ;
  wire \axi_awaddr[5]_i_6_n_0 ;
  wire \axi_awaddr[5]_i_7_n_0 ;
  wire \axi_awaddr_reg_n_0_[2] ;
  wire \axi_awaddr_reg_n_0_[3] ;
  wire \axi_awaddr_reg_n_0_[4] ;
  wire \axi_awaddr_reg_n_0_[5] ;
  wire [1:0]axi_awburst;
  wire \axi_awlen_cntr[0]_i_1_n_0 ;
  wire \axi_awlen_cntr[7]_i_1_n_0 ;
  wire \axi_awlen_cntr[7]_i_4_n_0 ;
  wire [7:0]axi_awlen_cntr_reg;
  wire \axi_awlen_reg_n_0_[0] ;
  wire \axi_awlen_reg_n_0_[1] ;
  wire \axi_awlen_reg_n_0_[2] ;
  wire \axi_awlen_reg_n_0_[3] ;
  wire \axi_awlen_reg_n_0_[4] ;
  wire \axi_awlen_reg_n_0_[5] ;
  wire \axi_awlen_reg_n_0_[6] ;
  wire \axi_awlen_reg_n_0_[7] ;
  wire axi_awready_i_1_n_0;
  wire axi_awready_i_2_n_0;
  wire axi_awready_reg_0;
  wire axi_awv_awr_flag;
  wire axi_awv_awr_flag_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rlast0;
  wire axi_rlast_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_rvalid_reg_0;
  wire axi_wready_i_1__0_n_0;
  wire axi_wready_reg_0;
  wire [3:0]mem_address;
  wire [7:1]p_0_in;
  wire p_0_in12_out;
  wire p_0_in15_out;
  wire p_0_in18_out;
  wire p_0_in20_out;
  wire [3:0]p_0_in_0;
  wire [7:1]p_0_in__0;
  wire [5:2]p_2_in;
  wire p_9_in;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire [1:0]s00_axi_arburst;
  wire s00_axi_aresetn;
  wire [7:0]s00_axi_arlen;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire [1:0]s00_axi_awburst;
  wire [7:0]s00_axi_awlen;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rlast;
  wire s00_axi_rready;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wlast;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [3:0]NLW_ar_wrap_en__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_aw_wrap_en__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_axi_araddr3_carry_O_UNCONNECTED;
  wire [3:0]NLW_axi_awaddr3_carry_O_UNCONNECTED;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[0]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [0]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  LUT3 #(
    .INIT(8'h80)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .O(p_0_in20_out));
  LUT4 #(
    .INIT(16'hB888)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_2 
       (.I0(p_0_in_0[0]),
        .I1(axi_arv_arr_flag),
        .I2(axi_awv_awr_flag),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .O(mem_address[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_3 
       (.I0(p_0_in_0[1]),
        .I1(axi_arv_arr_flag),
        .I2(axi_awv_awr_flag),
        .I3(\axi_awaddr_reg_n_0_[3] ),
        .O(mem_address[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_4 
       (.I0(p_0_in_0[2]),
        .I1(axi_arv_arr_flag),
        .I2(axi_awv_awr_flag),
        .I3(\axi_awaddr_reg_n_0_[4] ),
        .O(mem_address[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_5 
       (.I0(p_0_in_0[3]),
        .I1(axi_arv_arr_flag),
        .I2(axi_awv_awr_flag),
        .I3(\axi_awaddr_reg_n_0_[5] ),
        .O(mem_address[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[1]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [1]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[2]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [2]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[3]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [3]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[4]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [4]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[5]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [5]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[6]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [6]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[7]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [7]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in20_out));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [0]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [0]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [1]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [1]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [2]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [2]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [3]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [3]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [4]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [4]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [5]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [5]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [6]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [6]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out [7]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[8]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [0]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  LUT3 #(
    .INIT(8'h80)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0_i_1 
       (.I0(s00_axi_wstrb[1]),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .O(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[9]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [1]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[10]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [2]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[11]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [3]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[12]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [4]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[13]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [5]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[14]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [6]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[15]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [7]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in18_out));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [2]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [2]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [3]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [3]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [4]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [4]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [5]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [5]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [6]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [6]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [7]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [7]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [0]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [0]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out [1]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [1]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[16]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [0]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  LUT3 #(
    .INIT(8'h80)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0_i_1 
       (.I0(s00_axi_wstrb[2]),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .O(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[17]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [1]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[18]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [2]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[19]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [3]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[20]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [4]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[21]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [5]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[22]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [6]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[23]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [7]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in15_out));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][16] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [0]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [0]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][17] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [1]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [1]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][18] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [2]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [2]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][19] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [3]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [3]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][20] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [4]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [4]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][21] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [5]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [5]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][22] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [6]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [6]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][23] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out [7]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[24]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [0]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  LUT3 #(
    .INIT(8'h80)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0_i_1 
       (.I0(s00_axi_wstrb[3]),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .O(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[25]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [1]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[26]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [2]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[27]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [3]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[28]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [4]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[29]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [5]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[30]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [6]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7 
       (.A0(mem_address[0]),
        .A1(mem_address[1]),
        .A2(mem_address[2]),
        .A3(mem_address[3]),
        .A4(1'b0),
        .D(s00_axi_wdata[31]),
        .O(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [7]),
        .WCLK(s00_axi_aclk),
        .WE(p_0_in12_out));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][24] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [0]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [0]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][25] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [1]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [1]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][26] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [2]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [2]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][27] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [3]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [3]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][28] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [4]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [4]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][29] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [5]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [5]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][30] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [6]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [6]),
        .R(1'b0));
  FDRE \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][31] 
       (.C(s00_axi_aclk),
        .CE(axi_arv_arr_flag),
        .D(\BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out [7]),
        .Q(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [7]),
        .R(1'b0));
  CARRY4 ar_wrap_en__0_carry
       (.CI(1'b0),
        .CO({ar_wrap_en,ar_wrap_en__0_carry_n_1,ar_wrap_en__0_carry_n_2,ar_wrap_en__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ar_wrap_en__0_carry_O_UNCONNECTED[3:0]),
        .S({ar_wrap_en__0_carry_i_1_n_0,ar_wrap_en__0_carry_i_2_n_0,ar_wrap_en__0_carry_i_3_n_0,ar_wrap_en__0_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ar_wrap_en__0_carry_i_1
       (.I0(\axi_arlen_reg_n_0_[7] ),
        .O(ar_wrap_en__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ar_wrap_en__0_carry_i_2
       (.I0(\axi_arlen_reg_n_0_[6] ),
        .I1(\axi_arlen_reg_n_0_[5] ),
        .I2(\axi_arlen_reg_n_0_[4] ),
        .O(ar_wrap_en__0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    ar_wrap_en__0_carry_i_3
       (.I0(p_0_in_0[1]),
        .I1(\axi_arlen_reg_n_0_[1] ),
        .I2(\axi_arlen_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\axi_arlen_reg_n_0_[2] ),
        .I5(p_0_in_0[2]),
        .O(ar_wrap_en__0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    ar_wrap_en__0_carry_i_4
       (.I0(\axi_arlen_reg_n_0_[0] ),
        .I1(p_0_in_0[0]),
        .O(ar_wrap_en__0_carry_i_4_n_0));
  CARRY4 aw_wrap_en__0_carry
       (.CI(1'b0),
        .CO({aw_wrap_en,aw_wrap_en__0_carry_n_1,aw_wrap_en__0_carry_n_2,aw_wrap_en__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_aw_wrap_en__0_carry_O_UNCONNECTED[3:0]),
        .S({aw_wrap_en__0_carry_i_1_n_0,aw_wrap_en__0_carry_i_2_n_0,aw_wrap_en__0_carry_i_3_n_0,aw_wrap_en__0_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    aw_wrap_en__0_carry_i_1
       (.I0(\axi_awlen_reg_n_0_[7] ),
        .O(aw_wrap_en__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    aw_wrap_en__0_carry_i_2
       (.I0(\axi_awlen_reg_n_0_[6] ),
        .I1(\axi_awlen_reg_n_0_[5] ),
        .I2(\axi_awlen_reg_n_0_[4] ),
        .O(aw_wrap_en__0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    aw_wrap_en__0_carry_i_3
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awlen_reg_n_0_[1] ),
        .I2(\axi_awlen_reg_n_0_[3] ),
        .I3(\axi_awaddr_reg_n_0_[5] ),
        .I4(\axi_awlen_reg_n_0_[2] ),
        .I5(\axi_awaddr_reg_n_0_[4] ),
        .O(aw_wrap_en__0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hD)) 
    aw_wrap_en__0_carry_i_4
       (.I0(\axi_awlen_reg_n_0_[0] ),
        .I1(\axi_awaddr_reg_n_0_[2] ),
        .O(aw_wrap_en__0_carry_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 axi_araddr3_carry
       (.CI(1'b0),
        .CO({axi_araddr3,axi_araddr3_carry_n_1,axi_araddr3_carry_n_2,axi_araddr3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({axi_araddr3_carry_i_1_n_0,axi_araddr3_carry_i_2_n_0,axi_araddr3_carry_i_3_n_0,axi_araddr3_carry_i_4_n_0}),
        .O(NLW_axi_araddr3_carry_O_UNCONNECTED[3:0]),
        .S({axi_araddr3_carry_i_5_n_0,axi_araddr3_carry_i_6_n_0,axi_araddr3_carry_i_7_n_0,axi_araddr3_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_araddr3_carry_i_1
       (.I0(\axi_arlen_reg_n_0_[6] ),
        .I1(axi_arlen_cntr_reg[6]),
        .I2(axi_arlen_cntr_reg[7]),
        .I3(\axi_arlen_reg_n_0_[7] ),
        .O(axi_araddr3_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_araddr3_carry_i_2
       (.I0(\axi_arlen_reg_n_0_[4] ),
        .I1(axi_arlen_cntr_reg[4]),
        .I2(axi_arlen_cntr_reg[5]),
        .I3(\axi_arlen_reg_n_0_[5] ),
        .O(axi_araddr3_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_araddr3_carry_i_3
       (.I0(\axi_arlen_reg_n_0_[2] ),
        .I1(axi_arlen_cntr_reg[2]),
        .I2(axi_arlen_cntr_reg[3]),
        .I3(\axi_arlen_reg_n_0_[3] ),
        .O(axi_araddr3_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_araddr3_carry_i_4
       (.I0(\axi_arlen_reg_n_0_[0] ),
        .I1(axi_arlen_cntr_reg[0]),
        .I2(axi_arlen_cntr_reg[1]),
        .I3(\axi_arlen_reg_n_0_[1] ),
        .O(axi_araddr3_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_araddr3_carry_i_5
       (.I0(\axi_arlen_reg_n_0_[6] ),
        .I1(axi_arlen_cntr_reg[6]),
        .I2(\axi_arlen_reg_n_0_[7] ),
        .I3(axi_arlen_cntr_reg[7]),
        .O(axi_araddr3_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_araddr3_carry_i_6
       (.I0(\axi_arlen_reg_n_0_[4] ),
        .I1(axi_arlen_cntr_reg[4]),
        .I2(\axi_arlen_reg_n_0_[5] ),
        .I3(axi_arlen_cntr_reg[5]),
        .O(axi_araddr3_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_araddr3_carry_i_7
       (.I0(\axi_arlen_reg_n_0_[2] ),
        .I1(axi_arlen_cntr_reg[2]),
        .I2(\axi_arlen_reg_n_0_[3] ),
        .I3(axi_arlen_cntr_reg[3]),
        .O(axi_araddr3_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_araddr3_carry_i_8
       (.I0(\axi_arlen_reg_n_0_[0] ),
        .I1(axi_arlen_cntr_reg[0]),
        .I2(\axi_arlen_reg_n_0_[1] ),
        .I3(axi_arlen_cntr_reg[1]),
        .O(axi_araddr3_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAAAC0CF)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\axi_araddr[2]_i_2_n_0 ),
        .I2(axi_arburst[1]),
        .I3(p_0_in_0[0]),
        .I4(\axi_arlen[7]_i_1_n_0 ),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6060CFC0CFCF)) 
    \axi_araddr[2]_i_2 
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[2]),
        .I2(axi_arburst[0]),
        .I3(\axi_arlen_reg_n_0_[0] ),
        .I4(ar_wrap_en),
        .I5(p_0_in_0[0]),
        .O(\axi_araddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CFCFC0)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(\axi_araddr[3]_i_2_n_0 ),
        .I2(axi_arburst[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\axi_arlen[7]_i_1_n_0 ),
        .O(\axi_araddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \axi_araddr[3]_i_2 
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[3]),
        .I4(axi_arburst[0]),
        .I5(\axi_araddr[3]_i_3_n_0 ),
        .O(\axi_araddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h309FCF60)) 
    \axi_araddr[3]_i_3 
       (.I0(\axi_arlen_reg_n_0_[0] ),
        .I1(\axi_arlen_reg_n_0_[1] ),
        .I2(ar_wrap_en),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .O(\axi_araddr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \axi_araddr[4]_i_1 
       (.I0(s00_axi_araddr[2]),
        .I1(\axi_araddr[4]_i_2_n_0 ),
        .I2(axi_arburst[1]),
        .I3(\axi_araddr[4]_i_3_n_0 ),
        .I4(\axi_arlen[7]_i_1_n_0 ),
        .O(\axi_araddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888303330333000)) 
    \axi_araddr[4]_i_2 
       (.I0(p_0_in_0[3]),
        .I1(axi_arburst[0]),
        .I2(\axi_araddr[4]_i_4_n_0 ),
        .I3(ar_wrap_en),
        .I4(\axi_araddr[4]_i_5_n_0 ),
        .I5(p_0_in_0[2]),
        .O(\axi_araddr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_araddr[4]_i_3 
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[2]),
        .O(\axi_araddr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4F00F0FF04BB4)) 
    \axi_araddr[4]_i_4 
       (.I0(p_0_in_0[0]),
        .I1(\axi_arlen_reg_n_0_[0] ),
        .I2(p_0_in_0[2]),
        .I3(\axi_arlen_reg_n_0_[2] ),
        .I4(p_0_in_0[1]),
        .I5(\axi_arlen_reg_n_0_[1] ),
        .O(\axi_araddr[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_araddr[4]_i_5 
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .O(\axi_araddr[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \axi_araddr[5]_i_1 
       (.I0(\axi_arlen[7]_i_1_n_0 ),
        .I1(axi_arburst[0]),
        .I2(axi_arburst[1]),
        .I3(s00_axi_rready),
        .I4(axi_rvalid_reg_0),
        .I5(axi_araddr3),
        .O(\axi_araddr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCACC)) 
    \axi_araddr[5]_i_2 
       (.I0(s00_axi_araddr[3]),
        .I1(\axi_araddr[5]_i_3_n_0 ),
        .I2(axi_arready_reg_0),
        .I3(s00_axi_arvalid),
        .I4(axi_arv_arr_flag),
        .O(\axi_araddr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45FF4040)) 
    \axi_araddr[5]_i_3 
       (.I0(axi_arburst[0]),
        .I1(\axi_araddr[5]_i_4_n_0 ),
        .I2(ar_wrap_en),
        .I3(axi_arburst[1]),
        .I4(\axi_araddr[5]_i_5_n_0 ),
        .O(\axi_araddr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \axi_araddr[5]_i_4 
       (.I0(\axi_araddr[5]_i_6_n_0 ),
        .I1(\axi_araddr[5]_i_7_n_0 ),
        .I2(p_0_in_0[3]),
        .I3(\axi_arlen_reg_n_0_[3] ),
        .I4(p_0_in_0[2]),
        .I5(\axi_arlen_reg_n_0_[2] ),
        .O(\axi_araddr[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_araddr[5]_i_5 
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[3]),
        .O(\axi_araddr[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h9909)) 
    \axi_araddr[5]_i_6 
       (.I0(\axi_arlen_reg_n_0_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\axi_arlen_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .O(\axi_araddr[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_araddr[5]_i_7 
       (.I0(p_0_in_0[1]),
        .I1(\axi_arlen_reg_n_0_[1] ),
        .O(\axi_araddr[5]_i_7_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(p_0_in_0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(p_0_in_0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(\axi_araddr[4]_i_1_n_0 ),
        .Q(p_0_in_0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(\axi_araddr[5]_i_2_n_0 ),
        .Q(p_0_in_0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arburst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arburst[0]),
        .Q(axi_arburst[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arburst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arburst[1]),
        .Q(axi_arburst[1]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    \axi_arlen[7]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(axi_arv_arr_flag),
        .O(\axi_arlen[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_arlen_cntr[0]_i_1 
       (.I0(axi_arlen_cntr_reg[0]),
        .O(\axi_arlen_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_arlen_cntr[1]_i_1 
       (.I0(axi_arlen_cntr_reg[0]),
        .I1(axi_arlen_cntr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_arlen_cntr[2]_i_1 
       (.I0(axi_arlen_cntr_reg[0]),
        .I1(axi_arlen_cntr_reg[1]),
        .I2(axi_arlen_cntr_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_arlen_cntr[3]_i_1 
       (.I0(axi_arlen_cntr_reg[1]),
        .I1(axi_arlen_cntr_reg[0]),
        .I2(axi_arlen_cntr_reg[2]),
        .I3(axi_arlen_cntr_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \axi_arlen_cntr[4]_i_1 
       (.I0(axi_arlen_cntr_reg[2]),
        .I1(axi_arlen_cntr_reg[0]),
        .I2(axi_arlen_cntr_reg[1]),
        .I3(axi_arlen_cntr_reg[3]),
        .I4(axi_arlen_cntr_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \axi_arlen_cntr[5]_i_1 
       (.I0(axi_arlen_cntr_reg[3]),
        .I1(axi_arlen_cntr_reg[1]),
        .I2(axi_arlen_cntr_reg[0]),
        .I3(axi_arlen_cntr_reg[2]),
        .I4(axi_arlen_cntr_reg[4]),
        .I5(axi_arlen_cntr_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_arlen_cntr[6]_i_1 
       (.I0(\axi_arlen_cntr[7]_i_4_n_0 ),
        .I1(axi_arlen_cntr_reg[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \axi_arlen_cntr[7]_i_1 
       (.I0(axi_arv_arr_flag),
        .I1(s00_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(s00_axi_aresetn),
        .O(\axi_arlen_cntr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \axi_arlen_cntr[7]_i_2 
       (.I0(s00_axi_rready),
        .I1(axi_rvalid_reg_0),
        .I2(axi_araddr3),
        .O(axi_araddr1));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_arlen_cntr[7]_i_3 
       (.I0(\axi_arlen_cntr[7]_i_4_n_0 ),
        .I1(axi_arlen_cntr_reg[6]),
        .I2(axi_arlen_cntr_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \axi_arlen_cntr[7]_i_4 
       (.I0(axi_arlen_cntr_reg[5]),
        .I1(axi_arlen_cntr_reg[3]),
        .I2(axi_arlen_cntr_reg[1]),
        .I3(axi_arlen_cntr_reg[0]),
        .I4(axi_arlen_cntr_reg[2]),
        .I5(axi_arlen_cntr_reg[4]),
        .O(\axi_arlen_cntr[7]_i_4_n_0 ));
  FDRE \axi_arlen_cntr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(\axi_arlen_cntr[0]_i_1_n_0 ),
        .Q(axi_arlen_cntr_reg[0]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in[1]),
        .Q(axi_arlen_cntr_reg[1]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in[2]),
        .Q(axi_arlen_cntr_reg[2]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in[3]),
        .Q(axi_arlen_cntr_reg[3]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in[4]),
        .Q(axi_arlen_cntr_reg[4]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in[5]),
        .Q(axi_arlen_cntr_reg[5]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in[6]),
        .Q(axi_arlen_cntr_reg[6]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_cntr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_araddr1),
        .D(p_0_in[7]),
        .Q(axi_arlen_cntr_reg[7]),
        .R(\axi_arlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_arlen_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[0]),
        .Q(\axi_arlen_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[1]),
        .Q(\axi_arlen_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[2]),
        .Q(\axi_arlen_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[3]),
        .Q(\axi_arlen_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[4]),
        .Q(\axi_arlen_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[5]),
        .Q(\axi_arlen_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[6]),
        .Q(\axi_arlen_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_arlen_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\axi_arlen[7]_i_1_n_0 ),
        .D(s00_axi_arlen[7]),
        .Q(\axi_arlen_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hCCDC0010)) 
    axi_arready_i_1__0
       (.I0(axi_awv_awr_flag),
        .I1(axi_arready_reg_0),
        .I2(s00_axi_arvalid),
        .I3(axi_arv_arr_flag),
        .I4(axi_arready1__0),
        .O(axi_arready_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    axi_arready_i_2
       (.I0(axi_arready2__14),
        .I1(s00_axi_rready),
        .I2(axi_rvalid_reg_0),
        .O(axi_arready1__0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    axi_arready_i_3
       (.I0(\axi_arlen_reg_n_0_[7] ),
        .I1(axi_arlen_cntr_reg[7]),
        .I2(\axi_arlen_reg_n_0_[6] ),
        .I3(axi_arlen_cntr_reg[6]),
        .I4(axi_arready_i_4_n_0),
        .I5(axi_arready_i_5_n_0),
        .O(axi_arready2__14));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_arready_i_4
       (.I0(axi_arlen_cntr_reg[3]),
        .I1(\axi_arlen_reg_n_0_[3] ),
        .I2(\axi_arlen_reg_n_0_[5] ),
        .I3(axi_arlen_cntr_reg[5]),
        .I4(\axi_arlen_reg_n_0_[4] ),
        .I5(axi_arlen_cntr_reg[4]),
        .O(axi_arready_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_arready_i_5
       (.I0(axi_arlen_cntr_reg[0]),
        .I1(\axi_arlen_reg_n_0_[0] ),
        .I2(\axi_arlen_reg_n_0_[2] ),
        .I3(axi_arlen_cntr_reg[2]),
        .I4(\axi_arlen_reg_n_0_[1] ),
        .I5(axi_arlen_cntr_reg[1]),
        .O(axi_arready_i_5_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1__0_n_0),
        .Q(axi_arready_reg_0),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0010FF10)) 
    axi_arv_arr_flag_i_1
       (.I0(axi_awv_awr_flag),
        .I1(axi_arready_reg_0),
        .I2(s00_axi_arvalid),
        .I3(axi_arv_arr_flag),
        .I4(axi_arready1__0),
        .O(axi_arv_arr_flag_i_1_n_0));
  FDRE axi_arv_arr_flag_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arv_arr_flag_i_1_n_0),
        .Q(axi_arv_arr_flag),
        .R(axi_awready_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 axi_awaddr3_carry
       (.CI(1'b0),
        .CO({axi_awaddr3,axi_awaddr3_carry_n_1,axi_awaddr3_carry_n_2,axi_awaddr3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({axi_awaddr3_carry_i_1_n_0,axi_awaddr3_carry_i_2_n_0,axi_awaddr3_carry_i_3_n_0,axi_awaddr3_carry_i_4_n_0}),
        .O(NLW_axi_awaddr3_carry_O_UNCONNECTED[3:0]),
        .S({axi_awaddr3_carry_i_5_n_0,axi_awaddr3_carry_i_6_n_0,axi_awaddr3_carry_i_7_n_0,axi_awaddr3_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_awaddr3_carry_i_1
       (.I0(\axi_awlen_reg_n_0_[6] ),
        .I1(axi_awlen_cntr_reg[6]),
        .I2(axi_awlen_cntr_reg[7]),
        .I3(\axi_awlen_reg_n_0_[7] ),
        .O(axi_awaddr3_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_awaddr3_carry_i_2
       (.I0(\axi_awlen_reg_n_0_[4] ),
        .I1(axi_awlen_cntr_reg[4]),
        .I2(axi_awlen_cntr_reg[5]),
        .I3(\axi_awlen_reg_n_0_[5] ),
        .O(axi_awaddr3_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_awaddr3_carry_i_3
       (.I0(\axi_awlen_reg_n_0_[2] ),
        .I1(axi_awlen_cntr_reg[2]),
        .I2(axi_awlen_cntr_reg[3]),
        .I3(\axi_awlen_reg_n_0_[3] ),
        .O(axi_awaddr3_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    axi_awaddr3_carry_i_4
       (.I0(\axi_awlen_reg_n_0_[0] ),
        .I1(axi_awlen_cntr_reg[0]),
        .I2(axi_awlen_cntr_reg[1]),
        .I3(\axi_awlen_reg_n_0_[1] ),
        .O(axi_awaddr3_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_awaddr3_carry_i_5
       (.I0(\axi_awlen_reg_n_0_[6] ),
        .I1(axi_awlen_cntr_reg[6]),
        .I2(\axi_awlen_reg_n_0_[7] ),
        .I3(axi_awlen_cntr_reg[7]),
        .O(axi_awaddr3_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_awaddr3_carry_i_6
       (.I0(\axi_awlen_reg_n_0_[4] ),
        .I1(axi_awlen_cntr_reg[4]),
        .I2(\axi_awlen_reg_n_0_[5] ),
        .I3(axi_awlen_cntr_reg[5]),
        .O(axi_awaddr3_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_awaddr3_carry_i_7
       (.I0(\axi_awlen_reg_n_0_[2] ),
        .I1(axi_awlen_cntr_reg[2]),
        .I2(\axi_awlen_reg_n_0_[3] ),
        .I3(axi_awlen_cntr_reg[3]),
        .O(axi_awaddr3_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_awaddr3_carry_i_8
       (.I0(\axi_awlen_reg_n_0_[0] ),
        .I1(axi_awlen_cntr_reg[0]),
        .I2(\axi_awlen_reg_n_0_[1] ),
        .I3(axi_awlen_cntr_reg[1]),
        .O(axi_awaddr3_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAAAC0CF)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(\axi_awaddr[2]_i_2_n_0 ),
        .I2(axi_awburst[1]),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(p_9_in),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'h606F6060CFC0CFCF)) 
    \axi_awaddr[2]_i_2 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(axi_awburst[0]),
        .I3(\axi_awlen_reg_n_0_[0] ),
        .I4(aw_wrap_en),
        .I5(\axi_awaddr_reg_n_0_[2] ),
        .O(\axi_awaddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0CFCFC0)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(\axi_awaddr[3]_i_2_n_0 ),
        .I2(axi_awburst[1]),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .I5(p_9_in),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \axi_awaddr[3]_i_2 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awaddr_reg_n_0_[2] ),
        .I2(\axi_awaddr_reg_n_0_[4] ),
        .I3(\axi_awaddr_reg_n_0_[5] ),
        .I4(axi_awburst[0]),
        .I5(\axi_awaddr[3]_i_3_n_0 ),
        .O(\axi_awaddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h309FCF60)) 
    \axi_awaddr[3]_i_3 
       (.I0(\axi_awlen_reg_n_0_[0] ),
        .I1(\axi_awlen_reg_n_0_[1] ),
        .I2(aw_wrap_en),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .O(\axi_awaddr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \axi_awaddr[4]_i_1 
       (.I0(s00_axi_awaddr[2]),
        .I1(\axi_awaddr[4]_i_2_n_0 ),
        .I2(axi_awburst[1]),
        .I3(\axi_awaddr[4]_i_3_n_0 ),
        .I4(p_9_in),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hB888303330333000)) 
    \axi_awaddr[4]_i_2 
       (.I0(\axi_awaddr_reg_n_0_[5] ),
        .I1(axi_awburst[0]),
        .I2(\axi_awaddr[4]_i_4_n_0 ),
        .I3(aw_wrap_en),
        .I4(\axi_awaddr[4]_i_5_n_0 ),
        .I5(\axi_awaddr_reg_n_0_[4] ),
        .O(\axi_awaddr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_awaddr[4]_i_3 
       (.I0(\axi_awaddr_reg_n_0_[2] ),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .I2(\axi_awaddr_reg_n_0_[4] ),
        .O(\axi_awaddr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4F00F0FF04BB4)) 
    \axi_awaddr[4]_i_4 
       (.I0(\axi_awaddr_reg_n_0_[2] ),
        .I1(\axi_awlen_reg_n_0_[0] ),
        .I2(\axi_awaddr_reg_n_0_[4] ),
        .I3(\axi_awlen_reg_n_0_[2] ),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .I5(\axi_awlen_reg_n_0_[1] ),
        .O(\axi_awaddr[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_awaddr[4]_i_5 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awaddr_reg_n_0_[2] ),
        .O(\axi_awaddr[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \axi_awaddr[5]_i_1 
       (.I0(p_9_in),
        .I1(axi_awburst[0]),
        .I2(axi_awburst[1]),
        .I3(axi_wready_reg_0),
        .I4(s00_axi_wvalid),
        .I5(axi_awaddr3),
        .O(\axi_awaddr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCAC)) 
    \axi_awaddr[5]_i_2 
       (.I0(s00_axi_awaddr[3]),
        .I1(\axi_awaddr[5]_i_3_n_0 ),
        .I2(s00_axi_awvalid),
        .I3(axi_awv_awr_flag),
        .I4(axi_awready_reg_0),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'h45FF4040)) 
    \axi_awaddr[5]_i_3 
       (.I0(axi_awburst[0]),
        .I1(\axi_awaddr[5]_i_4_n_0 ),
        .I2(aw_wrap_en),
        .I3(axi_awburst[1]),
        .I4(\axi_awaddr[5]_i_5_n_0 ),
        .O(\axi_awaddr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \axi_awaddr[5]_i_4 
       (.I0(\axi_awaddr[5]_i_6_n_0 ),
        .I1(\axi_awaddr[5]_i_7_n_0 ),
        .I2(\axi_awaddr_reg_n_0_[5] ),
        .I3(\axi_awlen_reg_n_0_[3] ),
        .I4(\axi_awaddr_reg_n_0_[4] ),
        .I5(\axi_awlen_reg_n_0_[2] ),
        .O(\axi_awaddr[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_awaddr[5]_i_5 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awaddr_reg_n_0_[2] ),
        .I2(\axi_awaddr_reg_n_0_[4] ),
        .I3(\axi_awaddr_reg_n_0_[5] ),
        .O(\axi_awaddr[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h9909)) 
    \axi_awaddr[5]_i_6 
       (.I0(\axi_awlen_reg_n_0_[1] ),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .I2(\axi_awlen_reg_n_0_[0] ),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .O(\axi_awaddr[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_awaddr[5]_i_7 
       (.I0(\axi_awaddr_reg_n_0_[3] ),
        .I1(\axi_awlen_reg_n_0_[1] ),
        .O(\axi_awaddr[5]_i_7_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_awaddr[5]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(\axi_awaddr_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_awaddr[5]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\axi_awaddr_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_awaddr[5]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(\axi_awaddr_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_awaddr[5]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(\axi_awaddr_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    \axi_awburst[1]_i_1 
       (.I0(s00_axi_awvalid),
        .I1(axi_awv_awr_flag),
        .I2(axi_awready_reg_0),
        .O(p_9_in));
  FDRE \axi_awburst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awburst[0]),
        .Q(axi_awburst[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awburst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awburst[1]),
        .Q(axi_awburst[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_awlen_cntr[0]_i_1 
       (.I0(axi_awlen_cntr_reg[0]),
        .O(\axi_awlen_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_awlen_cntr[1]_i_1 
       (.I0(axi_awlen_cntr_reg[0]),
        .I1(axi_awlen_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_awlen_cntr[2]_i_1 
       (.I0(axi_awlen_cntr_reg[0]),
        .I1(axi_awlen_cntr_reg[1]),
        .I2(axi_awlen_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \axi_awlen_cntr[3]_i_1 
       (.I0(axi_awlen_cntr_reg[1]),
        .I1(axi_awlen_cntr_reg[0]),
        .I2(axi_awlen_cntr_reg[2]),
        .I3(axi_awlen_cntr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \axi_awlen_cntr[4]_i_1 
       (.I0(axi_awlen_cntr_reg[2]),
        .I1(axi_awlen_cntr_reg[0]),
        .I2(axi_awlen_cntr_reg[1]),
        .I3(axi_awlen_cntr_reg[3]),
        .I4(axi_awlen_cntr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \axi_awlen_cntr[5]_i_1 
       (.I0(axi_awlen_cntr_reg[3]),
        .I1(axi_awlen_cntr_reg[1]),
        .I2(axi_awlen_cntr_reg[0]),
        .I3(axi_awlen_cntr_reg[2]),
        .I4(axi_awlen_cntr_reg[4]),
        .I5(axi_awlen_cntr_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_awlen_cntr[6]_i_1 
       (.I0(\axi_awlen_cntr[7]_i_4_n_0 ),
        .I1(axi_awlen_cntr_reg[6]),
        .O(p_0_in__0[6]));
  LUT4 #(
    .INIT(16'h10FF)) 
    \axi_awlen_cntr[7]_i_1 
       (.I0(axi_awready_reg_0),
        .I1(axi_awv_awr_flag),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_aresetn),
        .O(\axi_awlen_cntr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \axi_awlen_cntr[7]_i_2 
       (.I0(axi_wready_reg_0),
        .I1(s00_axi_wvalid),
        .I2(axi_awaddr3),
        .O(axi_awaddr1));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \axi_awlen_cntr[7]_i_3 
       (.I0(\axi_awlen_cntr[7]_i_4_n_0 ),
        .I1(axi_awlen_cntr_reg[6]),
        .I2(axi_awlen_cntr_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \axi_awlen_cntr[7]_i_4 
       (.I0(axi_awlen_cntr_reg[5]),
        .I1(axi_awlen_cntr_reg[3]),
        .I2(axi_awlen_cntr_reg[1]),
        .I3(axi_awlen_cntr_reg[0]),
        .I4(axi_awlen_cntr_reg[2]),
        .I5(axi_awlen_cntr_reg[4]),
        .O(\axi_awlen_cntr[7]_i_4_n_0 ));
  FDRE \axi_awlen_cntr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(\axi_awlen_cntr[0]_i_1_n_0 ),
        .Q(axi_awlen_cntr_reg[0]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__0[1]),
        .Q(axi_awlen_cntr_reg[1]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__0[2]),
        .Q(axi_awlen_cntr_reg[2]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__0[3]),
        .Q(axi_awlen_cntr_reg[3]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__0[4]),
        .Q(axi_awlen_cntr_reg[4]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__0[5]),
        .Q(axi_awlen_cntr_reg[5]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__0[6]),
        .Q(axi_awlen_cntr_reg[6]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_cntr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr1),
        .D(p_0_in__0[7]),
        .Q(axi_awlen_cntr_reg[7]),
        .R(\axi_awlen_cntr[7]_i_1_n_0 ));
  FDRE \axi_awlen_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[0]),
        .Q(\axi_awlen_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[1]),
        .Q(\axi_awlen_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[2]),
        .Q(\axi_awlen_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[3]),
        .Q(\axi_awlen_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[4]),
        .Q(\axi_awlen_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[5]),
        .Q(\axi_awlen_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[6]),
        .Q(\axi_awlen_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awlen_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_9_in),
        .D(s00_axi_awlen[7]),
        .Q(\axi_awlen_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF04000400040004)) 
    axi_awready_i_2
       (.I0(axi_arv_arr_flag),
        .I1(s00_axi_awvalid),
        .I2(axi_awv_awr_flag),
        .I3(axi_awready_reg_0),
        .I4(s00_axi_wlast),
        .I5(axi_wready_reg_0),
        .O(axi_awready_i_2_n_0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2_n_0),
        .Q(axi_awready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004F0F4F0F4F0F4)) 
    axi_awv_awr_flag_i_1
       (.I0(axi_arv_arr_flag),
        .I1(s00_axi_awvalid),
        .I2(axi_awv_awr_flag),
        .I3(axi_awready_reg_0),
        .I4(s00_axi_wlast),
        .I5(axi_wready_reg_0),
        .O(axi_awv_awr_flag_i_1_n_0));
  FDRE axi_awv_awr_flag_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awv_awr_flag_i_1_n_0),
        .Q(axi_awv_awr_flag),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_wlast),
        .I1(axi_wready_reg_0),
        .I2(s00_axi_wvalid),
        .I3(axi_awv_awr_flag),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    axi_rlast_i_1
       (.I0(s00_axi_rlast),
        .I1(s00_axi_rready),
        .I2(axi_rlast0),
        .I3(s00_axi_aresetn),
        .I4(\axi_arlen[7]_i_1_n_0 ),
        .I5(axi_araddr1),
        .O(axi_rlast_i_1_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    axi_rlast_i_2
       (.I0(axi_arready2__14),
        .I1(s00_axi_rlast),
        .I2(axi_arv_arr_flag),
        .O(axi_rlast0));
  FDRE axi_rlast_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rlast_i_1_n_0),
        .Q(s00_axi_rlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    axi_rvalid_i_1
       (.I0(axi_arv_arr_flag),
        .I1(s00_axi_rready),
        .I2(axi_rvalid_reg_0),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_rvalid_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_wready_i_1__0
       (.I0(axi_awv_awr_flag),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_wlast),
        .I3(axi_wready_reg_0),
        .O(axi_wready_i_1__0_n_0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1__0_n_0),
        .Q(axi_wready_reg_0),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[0]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [0]),
        .O(s00_axi_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[10]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [2]),
        .O(s00_axi_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[11]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [3]),
        .O(s00_axi_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[12]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [4]),
        .O(s00_axi_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[13]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [5]),
        .O(s00_axi_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[14]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [6]),
        .O(s00_axi_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[15]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [7]),
        .O(s00_axi_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[16]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [0]),
        .O(s00_axi_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[17]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [1]),
        .O(s00_axi_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[18]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [2]),
        .O(s00_axi_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[19]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [3]),
        .O(s00_axi_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[1]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [1]),
        .O(s00_axi_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[20]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [4]),
        .O(s00_axi_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[21]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [5]),
        .O(s00_axi_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[22]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [6]),
        .O(s00_axi_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[23]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] [7]),
        .O(s00_axi_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[24]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [0]),
        .O(s00_axi_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[25]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [1]),
        .O(s00_axi_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[26]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [2]),
        .O(s00_axi_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[27]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [3]),
        .O(s00_axi_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[28]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [4]),
        .O(s00_axi_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[29]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [5]),
        .O(s00_axi_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[2]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [2]),
        .O(s00_axi_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[30]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [6]),
        .O(s00_axi_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[31]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] [7]),
        .O(s00_axi_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[3]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [3]),
        .O(s00_axi_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[4]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [4]),
        .O(s00_axi_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[5]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [5]),
        .O(s00_axi_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[6]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [6]),
        .O(s00_axi_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[7]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] [7]),
        .O(s00_axi_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[8]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [0]),
        .O(s00_axi_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s00_axi_rdata[9]_INST_0 
       (.I0(axi_rvalid_reg_0),
        .I1(\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] [1]),
        .O(s00_axi_rdata[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI
   (axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s01_axi_bvalid,
    s01_axi_rvalid,
    \slv_reg1_reg[0]_rep_0 ,
    Q,
    s01_axi_rdata,
    s01_axi_aclk,
    s01_axi_aresetn,
    s01_axi_wdata,
    s01_axi_awvalid,
    s01_axi_wvalid,
    s01_axi_bready,
    s01_axi_arvalid,
    s01_axi_rready,
    s01_axi_awaddr,
    s01_axi_araddr,
    s01_axi_wstrb);
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s01_axi_bvalid;
  output s01_axi_rvalid;
  output \slv_reg1_reg[0]_rep_0 ;
  output [2:0]Q;
  output [31:0]s01_axi_rdata;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input [31:0]s01_axi_wdata;
  input s01_axi_awvalid;
  input s01_axi_wvalid;
  input s01_axi_bready;
  input s01_axi_arvalid;
  input s01_axi_rready;
  input [2:0]s01_axi_awaddr;
  input [2:0]s01_axi_araddr;
  input [3:0]s01_axi_wstrb;

  wire [2:0]Q;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [4:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire \axi_araddr[4]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire \axi_awaddr[4]_i_1_n_0 ;
  wire \axi_awaddr_reg_n_0_[2] ;
  wire \axi_awaddr_reg_n_0_[3] ;
  wire \axi_awaddr_reg_n_0_[4] ;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1__0_n_0;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire axi_rvalid_i_1__0_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [5:0]fifo_implication_in;
  wire fifo_rd_en_i_1_n_0;
  wire fifo_rd_en_reg_n_0;
  wire fifo_wr_en;
  wire implicationFIFO_n_0;
  wire implicationFIFO_n_1;
  wire implicationFIFO_n_2;
  wire implicationFIFO_n_3;
  wire implicationFIFO_n_4;
  wire implicationFIFO_n_5;
  wire implicationFIFO_n_6;
  wire op_code_read;
  wire [31:0]reg_data_out;
  wire s01_axi_aclk;
  wire [2:0]s01_axi_araddr;
  wire s01_axi_aresetn;
  wire s01_axi_arvalid;
  wire [2:0]s01_axi_awaddr;
  wire s01_axi_awvalid;
  wire s01_axi_bready;
  wire s01_axi_bvalid;
  wire [31:0]s01_axi_rdata;
  wire s01_axi_rready;
  wire s01_axi_rvalid;
  wire [31:0]s01_axi_wdata;
  wire [3:0]s01_axi_wstrb;
  wire s01_axi_wvalid;
  wire [31:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_2_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [31:4]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[3]_i_2_n_0 ;
  wire \slv_reg1_reg[0]_rep_0 ;
  wire \slv_reg1_reg[0]_rep__0_n_0 ;
  wire \slv_reg1_reg_n_0_[0] ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [31:0]slv_reg4;
  wire [5:0]slv_reg5;
  wire [0:0]slv_reg6;
  wire slv_reg_rden;
  wire slv_reg_wren__2;
  wire topModule_n_0;
  wire topModule_n_10;
  wire topModule_n_11;
  wire topModule_n_12;
  wire topModule_n_13;
  wire topModule_n_14;
  wire topModule_n_15;
  wire topModule_n_16;
  wire topModule_n_17;
  wire topModule_n_18;
  wire topModule_n_19;
  wire topModule_n_2;
  wire topModule_n_20;
  wire topModule_n_21;
  wire topModule_n_22;
  wire topModule_n_23;
  wire topModule_n_24;
  wire topModule_n_25;
  wire topModule_n_26;
  wire topModule_n_27;
  wire topModule_n_28;
  wire topModule_n_29;
  wire topModule_n_3;
  wire topModule_n_30;
  wire topModule_n_31;
  wire topModule_n_32;
  wire topModule_n_33;
  wire topModule_n_34;
  wire topModule_n_35;
  wire topModule_n_36;
  wire topModule_n_37;
  wire topModule_n_38;
  wire topModule_n_4;
  wire topModule_n_5;
  wire topModule_n_6;
  wire topModule_n_7;
  wire topModule_n_8;
  wire topModule_n_9;

  LUT6 #(
    .INIT(64'hBFFF8CCC8CCC8CCC)) 
    aw_en_i_1
       (.I0(axi_awready_reg_0),
        .I1(aw_en_reg_n_0),
        .I2(s01_axi_wvalid),
        .I3(s01_axi_awvalid),
        .I4(s01_axi_bready),
        .I5(s01_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(topModule_n_34));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s01_axi_araddr[0]),
        .I1(s01_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s01_axi_araddr[1]),
        .I1(s01_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[4]_i_1 
       (.I0(s01_axi_araddr[2]),
        .I1(s01_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[4]),
        .O(\axi_araddr[4]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(topModule_n_34));
  FDRE \axi_araddr_reg[3] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(topModule_n_34));
  FDRE \axi_araddr_reg[4] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[4]_i_1_n_0 ),
        .Q(axi_araddr[4]),
        .R(topModule_n_34));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s01_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(topModule_n_34));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s01_axi_awaddr[0]),
        .I1(s01_axi_awvalid),
        .I2(s01_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(axi_awready_reg_0),
        .I5(\axi_awaddr_reg_n_0_[2] ),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s01_axi_awaddr[1]),
        .I1(s01_axi_awvalid),
        .I2(s01_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(axi_awready_reg_0),
        .I5(\axi_awaddr_reg_n_0_[3] ),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[4]_i_1 
       (.I0(s01_axi_awaddr[2]),
        .I1(s01_axi_awvalid),
        .I2(s01_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(axi_awready_reg_0),
        .I5(\axi_awaddr_reg_n_0_[4] ),
        .O(\axi_awaddr[4]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(\axi_awaddr_reg_n_0_[2] ),
        .R(topModule_n_34));
  FDRE \axi_awaddr_reg[3] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(\axi_awaddr_reg_n_0_[3] ),
        .R(topModule_n_34));
  FDRE \axi_awaddr_reg[4] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[4]_i_1_n_0 ),
        .Q(\axi_awaddr_reg_n_0_[4] ),
        .R(topModule_n_34));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_1__0
       (.I0(s01_axi_awvalid),
        .I1(s01_axi_wvalid),
        .I2(aw_en_reg_n_0),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(topModule_n_34));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1__0
       (.I0(s01_axi_awvalid),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(s01_axi_wvalid),
        .I4(s01_axi_bready),
        .I5(s01_axi_bvalid),
        .O(axi_bvalid_i_1__0_n_0));
  FDRE axi_bvalid_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1__0_n_0),
        .Q(s01_axi_bvalid),
        .R(topModule_n_34));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(slv_reg3[0]),
        .I1(slv_reg2[0]),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg[0]_rep_0 ),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[0]),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[0]_i_3 
       (.I0(slv_reg6),
        .I1(axi_araddr[3]),
        .I2(slv_reg5[0]),
        .I3(axi_araddr[2]),
        .I4(slv_reg4[0]),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[10]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[10]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[10]_i_2_n_0 ),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(slv_reg3[10]),
        .I1(slv_reg2[10]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[10]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[10]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[11]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[11]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[11]_i_2_n_0 ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(slv_reg3[11]),
        .I1(slv_reg2[11]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[11]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[11]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[12]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[12]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[12]_i_2_n_0 ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(slv_reg3[12]),
        .I1(slv_reg2[12]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[12]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[12]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[13]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[13]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[13]_i_2_n_0 ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_2 
       (.I0(slv_reg3[13]),
        .I1(slv_reg2[13]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[13]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[13]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[14]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[14]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[14]_i_2_n_0 ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_2 
       (.I0(slv_reg3[14]),
        .I1(slv_reg2[14]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[14]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[14]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[15]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[15]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[15]_i_2_n_0 ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_2 
       (.I0(slv_reg3[15]),
        .I1(slv_reg2[15]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[15]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[15]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[16]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[16]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[16]_i_2_n_0 ),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(slv_reg3[16]),
        .I1(slv_reg2[16]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[16]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[16]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[17]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[17]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[17]_i_2_n_0 ),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_2 
       (.I0(slv_reg3[17]),
        .I1(slv_reg2[17]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[17]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[17]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[18]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[18]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[18]_i_2_n_0 ),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(slv_reg3[18]),
        .I1(slv_reg2[18]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[18]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[18]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[19]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[19]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[19]_i_2_n_0 ),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_2 
       (.I0(slv_reg3[19]),
        .I1(slv_reg2[19]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[19]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[19]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg4[1]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[1]_i_2_n_0 ),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_2 
       (.I0(slv_reg3[1]),
        .I1(slv_reg2[1]),
        .I2(axi_araddr[3]),
        .I3(Q[0]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[1]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[20]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[20]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[20]_i_2_n_0 ),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_2 
       (.I0(slv_reg3[20]),
        .I1(slv_reg2[20]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[20]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[20]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[21]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[21]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[21]_i_2_n_0 ),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(slv_reg3[21]),
        .I1(slv_reg2[21]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[21]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[21]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[22]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[22]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[22]_i_2_n_0 ),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(slv_reg3[22]),
        .I1(slv_reg2[22]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[22]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[22]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[23]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[23]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[23]_i_2_n_0 ),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(slv_reg3[23]),
        .I1(slv_reg2[23]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[23]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[23]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[24]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[24]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[24]_i_2_n_0 ),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_2 
       (.I0(slv_reg3[24]),
        .I1(slv_reg2[24]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[24]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[24]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[25]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[25]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[25]_i_2_n_0 ),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(slv_reg3[25]),
        .I1(slv_reg2[25]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[25]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[25]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[26]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[26]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[26]_i_2_n_0 ),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(slv_reg3[26]),
        .I1(slv_reg2[26]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[26]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[26]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[27]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[27]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[27]_i_2_n_0 ),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(slv_reg3[27]),
        .I1(slv_reg2[27]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[27]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[27]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[28]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[28]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[28]_i_2_n_0 ),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(slv_reg3[28]),
        .I1(slv_reg2[28]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[28]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[28]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[29]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[29]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[29]_i_2_n_0 ),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(slv_reg3[29]),
        .I1(slv_reg2[29]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[29]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[29]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg4[2]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[2]_i_2_n_0 ),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(slv_reg3[2]),
        .I1(slv_reg2[2]),
        .I2(axi_araddr[3]),
        .I3(Q[1]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[2]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[30]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[30]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[30]_i_2_n_0 ),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(slv_reg3[30]),
        .I1(slv_reg2[30]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[30]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[30]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s01_axi_rvalid),
        .I2(s01_axi_arvalid),
        .O(slv_reg_rden));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[31]_i_2 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[31]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[31]_i_3_n_0 ),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_3 
       (.I0(slv_reg3[31]),
        .I1(slv_reg2[31]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[31]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[31]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg4[3]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(slv_reg3[3]),
        .I1(slv_reg2[3]),
        .I2(axi_araddr[3]),
        .I3(Q[2]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[3]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg4[4]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[4]_i_2_n_0 ),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(slv_reg3[4]),
        .I1(slv_reg2[4]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[4]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[4]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg4[5]),
        .I1(axi_araddr[2]),
        .I2(slv_reg5[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[5]_i_2_n_0 ),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_2 
       (.I0(slv_reg3[5]),
        .I1(slv_reg2[5]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[5]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[5]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[6]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[6]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[6]_i_2_n_0 ),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_2 
       (.I0(slv_reg3[6]),
        .I1(slv_reg2[6]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[6]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[6]),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[7]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[7]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[7]_i_2_n_0 ),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_2 
       (.I0(slv_reg3[7]),
        .I1(slv_reg2[7]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[7]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[7]),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[8]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[8]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[8]_i_2_n_0 ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_2 
       (.I0(slv_reg3[8]),
        .I1(slv_reg2[8]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[8]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[8]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \axi_rdata[9]_i_1 
       (.I0(axi_araddr[2]),
        .I1(slv_reg4[9]),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[4]),
        .I4(\axi_rdata[9]_i_2_n_0 ),
        .O(reg_data_out[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_2 
       (.I0(slv_reg3[9]),
        .I1(slv_reg2[9]),
        .I2(axi_araddr[3]),
        .I3(slv_reg1[9]),
        .I4(axi_araddr[2]),
        .I5(slv_reg0[9]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s01_axi_rdata[0]),
        .R(topModule_n_34));
  MUXF7 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata[0]_i_2_n_0 ),
        .I1(\axi_rdata[0]_i_3_n_0 ),
        .O(reg_data_out[0]),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[10] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s01_axi_rdata[10]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[11] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s01_axi_rdata[11]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[12] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s01_axi_rdata[12]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[13] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s01_axi_rdata[13]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[14] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s01_axi_rdata[14]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[15] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s01_axi_rdata[15]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[16] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s01_axi_rdata[16]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[17] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s01_axi_rdata[17]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[18] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s01_axi_rdata[18]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[19] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s01_axi_rdata[19]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[1] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s01_axi_rdata[1]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[20] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s01_axi_rdata[20]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[21] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s01_axi_rdata[21]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[22] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s01_axi_rdata[22]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[23] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s01_axi_rdata[23]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[24] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s01_axi_rdata[24]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[25] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s01_axi_rdata[25]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[26] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s01_axi_rdata[26]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[27] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s01_axi_rdata[27]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[28] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s01_axi_rdata[28]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[29] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s01_axi_rdata[29]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[2] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s01_axi_rdata[2]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[30] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s01_axi_rdata[30]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[31] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s01_axi_rdata[31]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[3] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s01_axi_rdata[3]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[4] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s01_axi_rdata[4]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[5] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s01_axi_rdata[5]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[6] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s01_axi_rdata[6]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[7] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s01_axi_rdata[7]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[8] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s01_axi_rdata[8]),
        .R(topModule_n_34));
  FDRE \axi_rdata_reg[9] 
       (.C(s01_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s01_axi_rdata[9]),
        .R(topModule_n_34));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1__0
       (.I0(s01_axi_arvalid),
        .I1(axi_arready_reg_0),
        .I2(s01_axi_rvalid),
        .I3(s01_axi_rready),
        .O(axi_rvalid_i_1__0_n_0));
  FDRE axi_rvalid_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1__0_n_0),
        .Q(s01_axi_rvalid),
        .R(topModule_n_34));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(s01_axi_awvalid),
        .I1(s01_axi_wvalid),
        .I2(aw_en_reg_n_0),
        .I3(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(topModule_n_34));
  LUT6 #(
    .INIT(64'h22E2222222222222)) 
    fifo_rd_en_i_1
       (.I0(fifo_rd_en_reg_n_0),
        .I1(s01_axi_aresetn),
        .I2(slv_reg_rden),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(axi_araddr[4]),
        .O(fifo_rd_en_i_1_n_0));
  FDRE fifo_rd_en_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(fifo_rd_en_i_1_n_0),
        .Q(fifo_rd_en_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO implicationFIFO
       (.D({implicationFIFO_n_0,implicationFIFO_n_1,implicationFIFO_n_2,implicationFIFO_n_3,implicationFIFO_n_4,implicationFIFO_n_5}),
        .E(implicationFIFO_n_6),
        .fifo_wr_en(fifo_wr_en),
        .implication_o(fifo_implication_in),
        .op_code_read(op_code_read),
        .\readCounter_reg[0]_0 (fifo_rd_en_reg_n_0),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\writeCounter_reg[0]_0 (topModule_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .I3(\axi_awaddr_reg_n_0_[4] ),
        .I4(s01_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .I3(\axi_awaddr_reg_n_0_[4] ),
        .I4(s01_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[31]_i_2 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .I3(\axi_awaddr_reg_n_0_[4] ),
        .I4(s01_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .I3(\axi_awaddr_reg_n_0_[4] ),
        .I4(s01_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s01_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[24]),
        .Q(slv_reg0[24]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[25]),
        .Q(slv_reg0[25]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[26]),
        .Q(slv_reg0[26]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[27]),
        .Q(slv_reg0[27]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[28]),
        .Q(slv_reg0[28]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[29]),
        .Q(slv_reg0[29]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[30]),
        .Q(slv_reg0[30]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[31]_i_2_n_0 ),
        .D(s01_axi_wdata[31]),
        .Q(slv_reg0[31]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s01_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(topModule_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s01_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(topModule_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(s01_axi_wstrb[1]),
        .I4(\axi_awaddr_reg_n_0_[2] ),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(s01_axi_wstrb[2]),
        .I4(\axi_awaddr_reg_n_0_[2] ),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(s01_axi_wstrb[3]),
        .I4(\axi_awaddr_reg_n_0_[2] ),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[3]_i_2 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(s01_axi_wstrb[0]),
        .I4(\axi_awaddr_reg_n_0_[2] ),
        .O(\slv_reg1[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg1[3]_i_3 
       (.I0(s01_axi_awvalid),
        .I1(axi_wready_reg_0),
        .I2(axi_awready_reg_0),
        .I3(s01_axi_wvalid),
        .O(slv_reg_wren__2));
  (* ORIG_CELL_NAME = "slv_reg1_reg[0]" *) 
  FDRE \slv_reg1_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(\slv_reg1_reg_n_0_[0] ),
        .R(topModule_n_34));
  (* ORIG_CELL_NAME = "slv_reg1_reg[0]" *) 
  FDRE \slv_reg1_reg[0]_rep 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(\slv_reg1_reg[0]_rep_0 ),
        .R(topModule_n_34));
  (* ORIG_CELL_NAME = "slv_reg1_reg[0]" *) 
  FDRE \slv_reg1_reg[0]_rep__0 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(\slv_reg1_reg[0]_rep__0_n_0 ),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[10] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[11] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[12] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[13] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[14] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[15] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[16] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[17] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[18] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[19] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[1]),
        .Q(Q[0]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[20] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[21] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[22] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[23] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s01_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[24] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[25] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[26] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[27] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[28] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[29] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[2]),
        .Q(Q[1]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[30] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[31] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s01_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[3]),
        .Q(Q[2]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[7] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[3]_i_2_n_0 ),
        .D(s01_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[8] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(topModule_n_34));
  FDRE \slv_reg1_reg[9] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s01_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(topModule_n_34));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .I3(s01_axi_wstrb[1]),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .I3(s01_axi_wstrb[2]),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .I3(s01_axi_wstrb[3]),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .I3(s01_axi_wstrb[0]),
        .I4(\axi_awaddr_reg_n_0_[3] ),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[10] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[11] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[12] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[13] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[14] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[15] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[16] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[17] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[18] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[19] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[20] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[21] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[22] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[23] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s01_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[24] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[25] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[26] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[27] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[28] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[29] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[30] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[31] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s01_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[7] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s01_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[8] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(topModule_n_34));
  FDRE \slv_reg2_reg[9] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s01_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(topModule_n_34));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(s01_axi_wstrb[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(s01_axi_wstrb[2]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(s01_axi_wstrb[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(\axi_awaddr_reg_n_0_[4] ),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(s01_axi_wstrb[0]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[10] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[11] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[12] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[13] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[14] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[15] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[16] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[17] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[18] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[19] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[20] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[21] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[22] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[23] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s01_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[24] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[25] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[26] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[27] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[28] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[29] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[30] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[31] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s01_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[5] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[6] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[7] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s01_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[8] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(topModule_n_34));
  FDRE \slv_reg3_reg[9] 
       (.C(s01_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s01_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(topModule_n_34));
  FDRE \slv_reg4_reg[0] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_33),
        .Q(slv_reg4[0]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[10] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_23),
        .Q(slv_reg4[10]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[11] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_22),
        .Q(slv_reg4[11]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[12] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_21),
        .Q(slv_reg4[12]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[13] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_20),
        .Q(slv_reg4[13]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[14] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_19),
        .Q(slv_reg4[14]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[15] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_18),
        .Q(slv_reg4[15]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[16] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_17),
        .Q(slv_reg4[16]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[17] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_16),
        .Q(slv_reg4[17]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[18] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_15),
        .Q(slv_reg4[18]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[19] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_14),
        .Q(slv_reg4[19]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[1] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_32),
        .Q(slv_reg4[1]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[20] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_13),
        .Q(slv_reg4[20]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[21] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_12),
        .Q(slv_reg4[21]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[22] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_11),
        .Q(slv_reg4[22]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[23] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_36),
        .D(topModule_n_10),
        .Q(slv_reg4[23]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[24] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_9),
        .Q(slv_reg4[24]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[25] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_8),
        .Q(slv_reg4[25]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[26] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_7),
        .Q(slv_reg4[26]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[27] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_6),
        .Q(slv_reg4[27]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[28] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_5),
        .Q(slv_reg4[28]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[29] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_4),
        .Q(slv_reg4[29]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[2] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_31),
        .Q(slv_reg4[2]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[30] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_3),
        .Q(slv_reg4[30]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[31] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_35),
        .D(topModule_n_2),
        .Q(slv_reg4[31]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[3] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_30),
        .Q(slv_reg4[3]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[4] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_29),
        .Q(slv_reg4[4]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[5] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_28),
        .Q(slv_reg4[5]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[6] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_27),
        .Q(slv_reg4[6]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[7] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_38),
        .D(topModule_n_26),
        .Q(slv_reg4[7]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[8] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_25),
        .Q(slv_reg4[8]),
        .R(topModule_n_0));
  FDRE \slv_reg4_reg[9] 
       (.C(s01_axi_aclk),
        .CE(topModule_n_37),
        .D(topModule_n_24),
        .Q(slv_reg4[9]),
        .R(topModule_n_0));
  FDRE \slv_reg5_reg[0] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_6),
        .D(implicationFIFO_n_5),
        .Q(slv_reg5[0]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[1] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_6),
        .D(implicationFIFO_n_4),
        .Q(slv_reg5[1]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[2] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_6),
        .D(implicationFIFO_n_3),
        .Q(slv_reg5[2]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[3] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_6),
        .D(implicationFIFO_n_2),
        .Q(slv_reg5[3]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[4] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_6),
        .D(implicationFIFO_n_1),
        .Q(slv_reg5[4]),
        .R(topModule_n_34));
  FDRE \slv_reg5_reg[5] 
       (.C(s01_axi_aclk),
        .CE(implicationFIFO_n_6),
        .D(implicationFIFO_n_0),
        .Q(slv_reg5[5]),
        .R(topModule_n_34));
  FDRE \slv_reg6_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(implicationFIFO_n_6),
        .Q(slv_reg6),
        .R(topModule_n_34));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top topModule
       (.D({topModule_n_2,topModule_n_3,topModule_n_4,topModule_n_5,topModule_n_6,topModule_n_7,topModule_n_8,topModule_n_9,topModule_n_10,topModule_n_11,topModule_n_12,topModule_n_13,topModule_n_14,topModule_n_15,topModule_n_16,topModule_n_17,topModule_n_18,topModule_n_19,topModule_n_20,topModule_n_21,topModule_n_22,topModule_n_23,topModule_n_24,topModule_n_25,topModule_n_26,topModule_n_27,topModule_n_28,topModule_n_29,topModule_n_30,topModule_n_31,topModule_n_32,topModule_n_33}),
        .E({topModule_n_35,topModule_n_36,topModule_n_37,topModule_n_38}),
        .Q(slv_reg0[8:0]),
        .SR(topModule_n_0),
        .fifo_wr_en(fifo_wr_en),
        .implication_o(fifo_implication_in),
        .op_code_read(op_code_read),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_aresetn_0(topModule_n_34),
        .s01_axi_wdata(s01_axi_wdata),
        .s01_axi_wstrb(s01_axi_wstrb),
        .\slv_reg4_reg[31] (\axi_awaddr_reg_n_0_[4] ),
        .\slv_reg4_reg[31]_0 (\axi_awaddr_reg_n_0_[2] ),
        .\slv_reg4_reg[31]_1 (\axi_awaddr_reg_n_0_[3] ),
        .slv_reg_wren__2(slv_reg_wren__2),
        .\variable_1_id_reg[4] ({slv_reg1[5:4],Q,\slv_reg1_reg_n_0_[0] }),
        .variable_1_polarity_reg(\slv_reg1_reg[0]_rep_0 ),
        .variable_1_polarity_reg_0(\slv_reg1_reg[0]_rep__0_n_0 ),
        .\variable_2_id_reg[4] (slv_reg2[5:0]),
        .\variable_3_id_reg[4] (slv_reg3[5:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule
   (clause_in_use0,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    is_unit,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    implication_variable_ids,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \FSM_onehot_state_reg[0] ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    clause_in_use_reg_2,
    \FSM_onehot_state[3]_i_236 ,
    \FSM_onehot_state[3]_i_236_0 ,
    \FSM_onehot_state[3]_i_236_1 ,
    \FSM_onehot_state_reg[3]_i_215 ,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 ,
    clause_in_use_reg_3);
  output clause_in_use0;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]is_unit;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output [1:0]implication_variable_ids;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \FSM_onehot_state_reg[0] ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [2:0]Q;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [2:0]clause_in_use_reg_2;
  input \FSM_onehot_state[3]_i_236 ;
  input \FSM_onehot_state[3]_i_236_0 ;
  input \FSM_onehot_state[3]_i_236_1 ;
  input [1:0]\FSM_onehot_state_reg[3]_i_215 ;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;
  input clause_in_use_reg_3;

  wire \FSM_onehot_state[3]_i_236 ;
  wire \FSM_onehot_state[3]_i_236_0 ;
  wire \FSM_onehot_state[3]_i_236_1 ;
  wire \FSM_onehot_state[3]_i_299_n_0 ;
  wire \FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_215 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire assigned_vars0;
  wire clause_in_use;
  wire clause_in_use0;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire [2:0]clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_72_n_0 ;
  wire \implication_variable_id[1]_i_72_n_0 ;
  wire \implication_variable_id[2]_i_183_n_0 ;
  wire \implication_variable_id[2]_i_184_n_0 ;
  wire [1:0]implication_variable_ids;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__9_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_256 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_215 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_215 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_276 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_299_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_236 ),
        .I4(\FSM_onehot_state[3]_i_236_0 ),
        .I5(\FSM_onehot_state[3]_i_236_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_292 
       (.I0(assigned_vars0),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity),
        .I3(clause_in_use),
        .I4(\implication_variable_id[2]_i_183_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_299 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(assigned_vars0),
        .O(\FSM_onehot_state[3]_i_299_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(clause_in_use0),
        .I1(clause_in_use),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use),
        .R(clause_in_use_reg_3));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_116 
       (.I0(variable_3_polarity),
        .I1(variable_2_polarity),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(assigned_vars0),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \implication_variable_id[0]_i_28 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_72_n_0 ),
        .O(implication_variable_ids[0]));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_72 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(assigned_vars0),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[0]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \implication_variable_id[1]_i_28 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_72_n_0 ),
        .O(implication_variable_ids[1]));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_72 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(assigned_vars0),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[1]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_183 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_183_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_184 
       (.I0(clause_in_use),
        .I1(variable_2_polarity),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(assigned_vars0),
        .O(\implication_variable_id[2]_i_184_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_98 
       (.I0(\implication_variable_id[2]_i_183_n_0 ),
        .I1(\implication_variable_id[2]_i_184_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(assigned_vars0),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_99 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(assigned_vars0),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_151 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(assigned_vars0),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_239 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(assigned_vars0),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \variable_1_assignment[1]_i_2__2 
       (.I0(clause_in_use_reg_2[0]),
        .I1(clause_in_use_reg_2[1]),
        .O(\FSM_onehot_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__9 
       (.I0(clause_in_use0),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \variable_1_id[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(clause_in_use_reg_0),
        .I3(clause_in_use_reg_1),
        .I4(Q[1]),
        .I5(clause_in_use_reg_2[2]),
        .O(clause_in_use0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(assigned_vars0),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(assigned_vars0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__9_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0
   (\clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \FSM_onehot_state_reg[6] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_9 ,
    is_unit,
    \implication_variable_id[2]_i_9_0 ,
    \implication_variable_id[3]_i_26 ,
    \implication_variable_id[4]_i_38 ,
    \implication_variable_id[4]_i_38_0 ,
    \FSM_onehot_state_reg[3]_i_194 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_9 ;
  input [0:0]is_unit;
  input \implication_variable_id[2]_i_9_0 ;
  input \implication_variable_id[3]_i_26 ;
  input \implication_variable_id[4]_i_38 ;
  input \implication_variable_id[4]_i_38_0 ;
  input \FSM_onehot_state_reg[3]_i_194 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_194 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [2:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_181_n_0 ;
  wire \implication_variable_id[2]_i_182_n_0 ;
  wire \implication_variable_id[2]_i_9 ;
  wire \implication_variable_id[2]_i_97_n_0 ;
  wire \implication_variable_id[2]_i_9_0 ;
  wire \implication_variable_id[3]_i_150_n_0 ;
  wire \implication_variable_id[3]_i_26 ;
  wire \implication_variable_id[4]_i_238_n_0 ;
  wire \implication_variable_id[4]_i_38 ;
  wire \implication_variable_id[4]_i_38_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__38_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_236 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_194 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_275 
       (.I0(\implication_variable_id[2]_i_182_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(clause_in_use_reg_0),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_117 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_71 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_71 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_181 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_182 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_182_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_28 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_97_n_0 ),
        .I2(\implication_variable_id[2]_i_9 ),
        .I3(is_unit),
        .I4(\implication_variable_id[2]_i_9_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_96 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_181_n_0 ),
        .I4(\implication_variable_id[2]_i_182_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_97 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_150 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_150_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_73 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_150_n_0 ),
        .I2(\implication_variable_id[2]_i_9 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_26 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_238 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_238_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_99 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_238_n_0 ),
        .I2(\implication_variable_id[4]_i_38 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_38_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \variable_1_assignment[1]_i_4__89 
       (.I0(clause_in_use_reg_1),
        .I1(clause_in_use_reg_0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__38 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(clause_in_use_reg_0),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__38_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__38_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1
   (S,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1 ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0 ,
    \variable_2_id_reg[4]_0 ,
    \FSM_onehot_state_reg[6] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id[0]_i_8 ,
    \implication_variable_id[0]_i_8_0 ,
    \implication_variable_id[1]_i_8 ,
    \implication_variable_id[1]_i_8_0 ,
    \variable_1_assignment[1]_i_2__12 ,
    \variable_1_assignment[1]_i_2__12_0 ,
    \variable_1_assignment[1]_i_2__12_1 ,
    \FSM_onehot_state_reg[3]_i_220 ,
    \FSM_onehot_state_reg[3]_i_220_0 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]S;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1 ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \variable_2_id_reg[4]_0 ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [4:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id[0]_i_8 ;
  input \implication_variable_id[0]_i_8_0 ;
  input \implication_variable_id[1]_i_8 ;
  input \implication_variable_id[1]_i_8_0 ;
  input [0:0]\variable_1_assignment[1]_i_2__12 ;
  input \variable_1_assignment[1]_i_2__12_0 ;
  input \variable_1_assignment[1]_i_2__12_1 ;
  input \FSM_onehot_state_reg[3]_i_220 ;
  input \FSM_onehot_state_reg[3]_i_220_0 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_220 ;
  wire \FSM_onehot_state_reg[3]_i_220_0 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [4:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_8 ;
  wire \implication_variable_id[0]_i_8_0 ;
  wire \implication_variable_id[1]_i_8 ;
  wire \implication_variable_id[1]_i_8_0 ;
  wire \implication_variable_id[2]_i_179_n_0 ;
  wire \implication_variable_id[2]_i_180_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_1_assignment[1]_i_2__12 ;
  wire \variable_1_assignment[1]_i_2__12_0 ;
  wire \variable_1_assignment[1]_i_2__12_1 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_id[4]_i_1__8_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_260 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_220 ),
        .I2(\FSM_onehot_state_reg[3]_i_220_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_291 
       (.I0(\implication_variable_id[2]_i_180_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_300 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_118 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_27 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_8 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[0]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_70 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_27 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[1]_i_8 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[1]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_70 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_179 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_180 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_180_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_94 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_179_n_0 ),
        .I4(\implication_variable_id[2]_i_180_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_95 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_159 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_247 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_96
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(S));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \variable_1_assignment[1]_i_3__4 
       (.I0(\variable_1_assignment[1]_i_2__12 ),
        .I1(Q[1]),
        .I2(\variable_1_assignment[1]_i_2__12_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\variable_1_assignment[1]_i_2__12_1 ),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \variable_1_id[4]_i_1__8 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__8_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10
   (\slv_reg0_reg[2] ,
    is_unit,
    \clause_count_reg[0]_rep__1 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    CO,
    \FSM_onehot_state_reg[1] ,
    \variable_2_assignment_reg[0]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    \variable_3_id_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    state_reg_i_88_0,
    \implication_variable_id[2]_i_7 ,
    \implication_variable_id[2]_i_7_0 ,
    \implication_variable_id[3]_i_24 ,
    \implication_variable_id[4]_i_36 ,
    \implication_variable_id[4]_i_36_0 ,
    \implication_variable_id[3]_i_23 ,
    \implication_variable_id[3]_i_23_0 ,
    \implication_variable_id[4]_i_35 ,
    S,
    state_reg_i_78_0,
    state_reg_i_49_0,
    state_reg_i_19_0,
    state_reg_i_7_0,
    state_reg_i_3_0,
    state_reg_i_2_0,
    state_reg,
    Q,
    \output_status_reg[2] ,
    \output_status_reg[2]_0 ,
    \output_status_reg[2]_1 ,
    top_status,
    \variable_3_assignment[1]_i_2__82 ,
    \variable_3_assignment[1]_i_2__82_0 ,
    \variable_3_assignment[1]_i_2__82_1 ,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    clause_in_use_reg_2,
    \FSM_onehot_state_reg[3]_i_220_0 ,
    \FSM_onehot_state_reg[3]_i_220_1 ,
    \FSM_onehot_state_reg[3]_i_181_0 ,
    \FSM_onehot_state_reg[3]_i_142_0 ,
    \FSM_onehot_state_reg[3]_i_103_0 ,
    \FSM_onehot_state_reg[3]_i_64_0 ,
    \FSM_onehot_state_reg[3]_i_32_0 ,
    \FSM_onehot_state_reg[3]_i_13_0 ,
    \FSM_onehot_state_reg[3]_i_4_0 ,
    \output_status_reg[2]_2 ,
    clause_in_use_reg_3,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[2] ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep__1 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [0:0]CO;
  output \FSM_onehot_state_reg[1] ;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \FSM_onehot_state_reg[1]_0 ;
  output \variable_3_id_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [1:0]state_reg_i_88_0;
  input \implication_variable_id[2]_i_7 ;
  input \implication_variable_id[2]_i_7_0 ;
  input \implication_variable_id[3]_i_24 ;
  input \implication_variable_id[4]_i_36 ;
  input \implication_variable_id[4]_i_36_0 ;
  input \implication_variable_id[3]_i_23 ;
  input \implication_variable_id[3]_i_23_0 ;
  input \implication_variable_id[4]_i_35 ;
  input [2:0]S;
  input [3:0]state_reg_i_78_0;
  input [3:0]state_reg_i_49_0;
  input [3:0]state_reg_i_19_0;
  input [3:0]state_reg_i_7_0;
  input [3:0]state_reg_i_3_0;
  input [3:0]state_reg_i_2_0;
  input [2:0]state_reg;
  input [0:0]Q;
  input [0:0]\output_status_reg[2] ;
  input [0:0]\output_status_reg[2]_0 ;
  input \output_status_reg[2]_1 ;
  input [1:0]top_status;
  input \variable_3_assignment[1]_i_2__82 ;
  input \variable_3_assignment[1]_i_2__82_0 ;
  input \variable_3_assignment[1]_i_2__82_1 ;
  input [3:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input clause_in_use_reg_2;
  input \FSM_onehot_state_reg[3]_i_220_0 ;
  input \FSM_onehot_state_reg[3]_i_220_1 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_181_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_142_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_103_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_64_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_32_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_13_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_4_0 ;
  input [2:0]\output_status_reg[2]_2 ;
  input clause_in_use_reg_3;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [0:0]CO;
  wire \FSM_onehot_state[3]_i_257_n_0 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_103_0 ;
  wire \FSM_onehot_state_reg[3]_i_103_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_103_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_103_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_103_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_13_0 ;
  wire \FSM_onehot_state_reg[3]_i_13_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_13_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_13_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_13_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_142_0 ;
  wire \FSM_onehot_state_reg[3]_i_142_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_142_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_142_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_142_n_3 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_181_0 ;
  wire \FSM_onehot_state_reg[3]_i_181_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_181_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_181_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_181_n_3 ;
  wire \FSM_onehot_state_reg[3]_i_220_0 ;
  wire \FSM_onehot_state_reg[3]_i_220_1 ;
  wire \FSM_onehot_state_reg[3]_i_220_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_220_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_220_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_220_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_32_0 ;
  wire \FSM_onehot_state_reg[3]_i_32_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_32_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_32_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_32_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_4_0 ;
  wire \FSM_onehot_state_reg[3]_i_4_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_4_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_64_0 ;
  wire \FSM_onehot_state_reg[3]_i_64_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_64_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_64_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_64_n_3 ;
  wire [0:0]Q;
  wire [2:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [3:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_161_n_0 ;
  wire \implication_variable_id[2]_i_162_n_0 ;
  wire \implication_variable_id[2]_i_7 ;
  wire \implication_variable_id[2]_i_77_n_0 ;
  wire \implication_variable_id[2]_i_7_0 ;
  wire \implication_variable_id[3]_i_140_n_0 ;
  wire \implication_variable_id[3]_i_23 ;
  wire \implication_variable_id[3]_i_23_0 ;
  wire \implication_variable_id[3]_i_24 ;
  wire \implication_variable_id[4]_i_228_n_0 ;
  wire \implication_variable_id[4]_i_35 ;
  wire \implication_variable_id[4]_i_36 ;
  wire \implication_variable_id[4]_i_36_0 ;
  wire [0:0]is_unit;
  wire [0:0]\output_status_reg[2] ;
  wire [0:0]\output_status_reg[2]_0 ;
  wire \output_status_reg[2]_1 ;
  wire [2:0]\output_status_reg[2]_2 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire state_i_93_n_0;
  wire [2:0]state_reg;
  wire [3:0]state_reg_i_19_0;
  wire state_reg_i_19_n_0;
  wire state_reg_i_19_n_1;
  wire state_reg_i_19_n_2;
  wire state_reg_i_19_n_3;
  wire [3:0]state_reg_i_2_0;
  wire state_reg_i_2_n_2;
  wire state_reg_i_2_n_3;
  wire [3:0]state_reg_i_3_0;
  wire state_reg_i_3_n_0;
  wire state_reg_i_3_n_1;
  wire state_reg_i_3_n_2;
  wire state_reg_i_3_n_3;
  wire [3:0]state_reg_i_49_0;
  wire state_reg_i_49_n_0;
  wire state_reg_i_49_n_1;
  wire state_reg_i_49_n_2;
  wire state_reg_i_49_n_3;
  wire [3:0]state_reg_i_78_0;
  wire state_reg_i_78_n_0;
  wire state_reg_i_78_n_1;
  wire state_reg_i_78_n_2;
  wire state_reg_i_78_n_3;
  wire [3:0]state_reg_i_7_0;
  wire state_reg_i_7_n_0;
  wire state_reg_i_7_n_1;
  wire state_reg_i_7_n_2;
  wire state_reg_i_7_n_3;
  wire state_reg_i_83_n_0;
  wire state_reg_i_83_n_1;
  wire state_reg_i_83_n_2;
  wire state_reg_i_83_n_3;
  wire [1:0]state_reg_i_88_0;
  wire state_reg_i_88_n_0;
  wire state_reg_i_88_n_1;
  wire state_reg_i_88_n_2;
  wire state_reg_i_88_n_3;
  wire [1:0]top_status;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_id[4]_i_1__41_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__82 ;
  wire \variable_3_assignment[1]_i_2__82_0 ;
  wire \variable_3_assignment[1]_i_2__82_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[1]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[3] ;
  wire variable_3_polarity_reg_n_0;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_103_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_142_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_181_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_220_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_onehot_state_reg[3]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_64_O_UNCONNECTED ;
  wire [3:0]NLW_state_reg_i_19_O_UNCONNECTED;
  wire [3:3]NLW_state_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_state_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_state_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_state_reg_i_49_O_UNCONNECTED;
  wire [3:0]NLW_state_reg_i_7_O_UNCONNECTED;
  wire [3:0]NLW_state_reg_i_78_O_UNCONNECTED;
  wire [3:0]NLW_state_reg_i_83_O_UNCONNECTED;
  wire [3:0]NLW_state_reg_i_88_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_257 
       (.I0(\variable_2_assignment_reg[1]_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_220_0 ),
        .I2(\FSM_onehot_state_reg[3]_i_220_1 ),
        .O(\FSM_onehot_state[3]_i_257_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_285 
       (.I0(\implication_variable_id[2]_i_162_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_1 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_294 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_103 
       (.CI(\FSM_onehot_state_reg[3]_i_142_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_103_n_0 ,\FSM_onehot_state_reg[3]_i_103_n_1 ,\FSM_onehot_state_reg[3]_i_103_n_2 ,\FSM_onehot_state_reg[3]_i_103_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_103_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_64_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_13 
       (.CI(\FSM_onehot_state_reg[3]_i_32_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_13_n_0 ,\FSM_onehot_state_reg[3]_i_13_n_1 ,\FSM_onehot_state_reg[3]_i_13_n_2 ,\FSM_onehot_state_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_4_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_142 
       (.CI(\FSM_onehot_state_reg[3]_i_181_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_142_n_0 ,\FSM_onehot_state_reg[3]_i_142_n_1 ,\FSM_onehot_state_reg[3]_i_142_n_2 ,\FSM_onehot_state_reg[3]_i_142_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_142_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_103_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_181 
       (.CI(\FSM_onehot_state_reg[3]_i_220_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_181_n_0 ,\FSM_onehot_state_reg[3]_i_181_n_1 ,\FSM_onehot_state_reg[3]_i_181_n_2 ,\FSM_onehot_state_reg[3]_i_181_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_181_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_142_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_220 
       (.CI(1'b0),
        .CO({\FSM_onehot_state_reg[3]_i_220_n_0 ,\FSM_onehot_state_reg[3]_i_220_n_1 ,\FSM_onehot_state_reg[3]_i_220_n_2 ,\FSM_onehot_state_reg[3]_i_220_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_220_O_UNCONNECTED [3:0]),
        .S({\FSM_onehot_state[3]_i_257_n_0 ,\FSM_onehot_state_reg[3]_i_181_0 }));
  CARRY4 \FSM_onehot_state_reg[3]_i_32 
       (.CI(\FSM_onehot_state_reg[3]_i_64_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_32_n_0 ,\FSM_onehot_state_reg[3]_i_32_n_1 ,\FSM_onehot_state_reg[3]_i_32_n_2 ,\FSM_onehot_state_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_13_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_4 
       (.CI(\FSM_onehot_state_reg[3]_i_13_n_0 ),
        .CO({\NLW_FSM_onehot_state_reg[3]_i_4_CO_UNCONNECTED [3],\variable_2_assignment_reg[0]_0 ,\FSM_onehot_state_reg[3]_i_4_n_2 ,\FSM_onehot_state_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\output_status_reg[2]_2 }));
  CARRY4 \FSM_onehot_state_reg[3]_i_64 
       (.CI(\FSM_onehot_state_reg[3]_i_103_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_64_n_0 ,\FSM_onehot_state_reg[3]_i_64_n_1 ,\FSM_onehot_state_reg[3]_i_64_n_2 ,\FSM_onehot_state_reg[3]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_64_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_32_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    clause_in_use_i_2__18
       (.I0(clause_in_use_reg_0[0]),
        .I1(clause_in_use_reg_0[1]),
        .I2(clause_in_use_reg_1),
        .I3(clause_in_use_reg_0[2]),
        .I4(clause_in_use_reg_0[3]),
        .I5(clause_in_use_reg_2),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_3));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_111 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_61 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg_n_0_[3] ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_61 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_161 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_161_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_162 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_162_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_23 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_77_n_0 ),
        .I2(\implication_variable_id[2]_i_7 ),
        .I3(state_reg_i_88_0[1]),
        .I4(\implication_variable_id[2]_i_7_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_76 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_161_n_0 ),
        .I4(\implication_variable_id[2]_i_162_n_0 ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_77 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_140 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_140_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_63 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_23 ),
        .I3(state_reg_i_88_0[1]),
        .I4(\implication_variable_id[3]_i_23_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_68 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_140_n_0 ),
        .I2(\implication_variable_id[2]_i_7 ),
        .I3(state_reg_i_88_0[1]),
        .I4(\implication_variable_id[3]_i_24 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_228 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_228_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_89 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_36 ),
        .I3(state_reg_i_88_0[1]),
        .I4(\implication_variable_id[4]_i_35 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_94 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_228_n_0 ),
        .I2(\implication_variable_id[4]_i_36 ),
        .I3(state_reg_i_88_0[1]),
        .I4(\implication_variable_id[4]_i_36_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \output_status[1]_i_1 
       (.I0(\output_status_reg[2] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(Q),
        .I3(\output_status_reg[2]_0 ),
        .I4(\output_status_reg[2]_1 ),
        .I5(top_status[0]),
        .O(\FSM_onehot_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA80000)) 
    \output_status[2]_i_1 
       (.I0(Q),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(\output_status_reg[2] ),
        .I3(\output_status_reg[2]_0 ),
        .I4(\output_status_reg[2]_1 ),
        .I5(top_status[1]),
        .O(\FSM_onehot_state_reg[1] ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_93
       (.I0(is_unit),
        .I1(state_reg_i_88_0[1]),
        .I2(state_reg_i_88_0[0]),
        .O(state_i_93_n_0));
  CARRY4 state_reg_i_19
       (.CI(state_reg_i_49_n_0),
        .CO({state_reg_i_19_n_0,state_reg_i_19_n_1,state_reg_i_19_n_2,state_reg_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_reg_i_19_O_UNCONNECTED[3:0]),
        .S(state_reg_i_7_0));
  CARRY4 state_reg_i_2
       (.CI(state_reg_i_3_n_0),
        .CO({NLW_state_reg_i_2_CO_UNCONNECTED[3],CO,state_reg_i_2_n_2,state_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,state_reg}));
  CARRY4 state_reg_i_3
       (.CI(state_reg_i_7_n_0),
        .CO({state_reg_i_3_n_0,state_reg_i_3_n_1,state_reg_i_3_n_2,state_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_reg_i_3_O_UNCONNECTED[3:0]),
        .S(state_reg_i_2_0));
  CARRY4 state_reg_i_49
       (.CI(state_reg_i_78_n_0),
        .CO({state_reg_i_49_n_0,state_reg_i_49_n_1,state_reg_i_49_n_2,state_reg_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_reg_i_49_O_UNCONNECTED[3:0]),
        .S(state_reg_i_19_0));
  CARRY4 state_reg_i_7
       (.CI(state_reg_i_19_n_0),
        .CO({state_reg_i_7_n_0,state_reg_i_7_n_1,state_reg_i_7_n_2,state_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_reg_i_7_O_UNCONNECTED[3:0]),
        .S(state_reg_i_3_0));
  CARRY4 state_reg_i_78
       (.CI(state_reg_i_83_n_0),
        .CO({state_reg_i_78_n_0,state_reg_i_78_n_1,state_reg_i_78_n_2,state_reg_i_78_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_reg_i_78_O_UNCONNECTED[3:0]),
        .S(state_reg_i_49_0));
  CARRY4 state_reg_i_83
       (.CI(state_reg_i_88_n_0),
        .CO({state_reg_i_83_n_0,state_reg_i_83_n_1,state_reg_i_83_n_2,state_reg_i_83_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_reg_i_83_O_UNCONNECTED[3:0]),
        .S(state_reg_i_78_0));
  CARRY4 state_reg_i_88
       (.CI(1'b0),
        .CO({state_reg_i_88_n_0,state_reg_i_88_n_1,state_reg_i_88_n_2,state_reg_i_88_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state_reg_i_88_O_UNCONNECTED[3:0]),
        .S({state_i_93_n_0,S}));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__41 
       (.I0(\slv_reg0_reg[2] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__41_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__63 
       (.I0(\slv_reg0_reg[2] ),
        .I1(\variable_3_assignment[1]_i_2__82 ),
        .I2(\variable_3_id_reg_n_0_[1] ),
        .I3(\variable_3_assignment[1]_i_2__82_0 ),
        .I4(\variable_3_id_reg_n_0_[3] ),
        .I5(\variable_3_assignment[1]_i_2__82_1 ),
        .O(\variable_3_id_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__41_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11
   (\slv_reg0_reg[3] ,
    \clause_count_reg[0]_rep__1 ,
    is_unit,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0 ,
    \variable_2_id_reg[4]_0 ,
    \slv_reg0_reg[4] ,
    \FSM_onehot_state_reg[6] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_7 ,
    \FSM_onehot_state_reg[3]_i_176 ,
    \implication_variable_id[0]_i_7_0 ,
    \implication_variable_id[1]_i_7 ,
    \implication_variable_id[1]_i_7_0 ,
    \variable_1_assignment[1]_i_2__34 ,
    \FSM_onehot_state[3]_i_198 ,
    \FSM_onehot_state[3]_i_198_0 ,
    \FSM_onehot_state[3]_i_198_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \variable_2_id_reg[4]_0 ;
  output \slv_reg0_reg[4] ;
  output \FSM_onehot_state_reg[6] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [6:0]Q;
  input [0:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_7 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_176 ;
  input \implication_variable_id[0]_i_7_0 ;
  input \implication_variable_id[1]_i_7 ;
  input \implication_variable_id[1]_i_7_0 ;
  input \variable_1_assignment[1]_i_2__34 ;
  input \FSM_onehot_state[3]_i_198 ;
  input \FSM_onehot_state[3]_i_198_0 ;
  input \FSM_onehot_state[3]_i_198_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_198 ;
  wire \FSM_onehot_state[3]_i_198_0 ;
  wire \FSM_onehot_state[3]_i_198_1 ;
  wire \FSM_onehot_state[3]_i_283_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_176 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_7 ;
  wire \implication_variable_id[0]_i_7_0 ;
  wire \implication_variable_id[1]_i_7 ;
  wire \implication_variable_id[1]_i_7_0 ;
  wire \implication_variable_id[2]_i_159_n_0 ;
  wire \implication_variable_id[2]_i_160_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__34 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__32_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_219 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_176 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_176 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_244 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_283_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_198 ),
        .I4(\FSM_onehot_state[3]_i_198_0 ),
        .I5(\FSM_onehot_state[3]_i_198_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_268 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_159_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_283 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_283_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(clause_in_use_reg_0),
        .I4(\slv_reg0_reg[3] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    clause_in_use_i_2__13
       (.I0(Q[1]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[0]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_104 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_22 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_7 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[0]_i_7_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_60 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_22 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[1]_i_7 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[1]_i_7_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_60 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_159 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_159_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_160 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_160_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_74 
       (.I0(\implication_variable_id[2]_i_159_n_0 ),
        .I1(\implication_variable_id[2]_i_160_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_75 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_139 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_227 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__19 
       (.I0(\variable_1_assignment[1]_i_2__34 ),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(\slv_reg0_reg[3] ),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \variable_1_id[4]_i_1__32 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(clause_in_use_reg_0),
        .I4(\slv_reg0_reg[3] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__32_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \variable_3_assignment[1]_i_6__4 
       (.I0(\slv_reg0_reg[3] ),
        .I1(clause_in_use_reg_0),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__32_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12
   (\slv_reg0_reg[3] ,
    \clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \slv_reg0_reg[8] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_7 ,
    is_unit,
    \implication_variable_id[2]_i_7_0 ,
    \implication_variable_id[3]_i_24 ,
    \implication_variable_id[4]_i_36 ,
    \implication_variable_id[4]_i_36_0 ,
    \implication_variable_id[3]_i_23 ,
    \implication_variable_id[3]_i_23_0 ,
    \implication_variable_id[4]_i_35 ,
    \variable_1_assignment[1]_i_2__83 ,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_155 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \slv_reg0_reg[8] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_7 ;
  input [0:0]is_unit;
  input \implication_variable_id[2]_i_7_0 ;
  input \implication_variable_id[3]_i_24 ;
  input \implication_variable_id[4]_i_36 ;
  input \implication_variable_id[4]_i_36_0 ;
  input \implication_variable_id[3]_i_23 ;
  input \implication_variable_id[3]_i_23_0 ;
  input \implication_variable_id[4]_i_35 ;
  input \variable_1_assignment[1]_i_2__83 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_155 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_155 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_157_n_0 ;
  wire \implication_variable_id[2]_i_158_n_0 ;
  wire \implication_variable_id[2]_i_7 ;
  wire \implication_variable_id[2]_i_73_n_0 ;
  wire \implication_variable_id[2]_i_7_0 ;
  wire \implication_variable_id[3]_i_138_n_0 ;
  wire \implication_variable_id[3]_i_23 ;
  wire \implication_variable_id[3]_i_23_0 ;
  wire \implication_variable_id[3]_i_24 ;
  wire \implication_variable_id[4]_i_226_n_0 ;
  wire \implication_variable_id[4]_i_35 ;
  wire \implication_variable_id[4]_i_36 ;
  wire \implication_variable_id[4]_i_36_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__83 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__36_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_198 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_155 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_243 
       (.I0(\implication_variable_id[2]_i_158_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[3] ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    clause_in_use_i_2__14
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_105 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_59 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_59 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_157 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_158 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_158_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_22 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_73_n_0 ),
        .I2(\implication_variable_id[2]_i_7 ),
        .I3(is_unit),
        .I4(\implication_variable_id[2]_i_7_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_72 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_157_n_0 ),
        .I4(\implication_variable_id[2]_i_158_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_73 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_138 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_138_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_62 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_23 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_23_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_67 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_138_n_0 ),
        .I2(\implication_variable_id[2]_i_7 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_24 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_226 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_226_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_88 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_36 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_35 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_93 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_226_n_0 ),
        .I2(\implication_variable_id[4]_i_36 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_36_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__39 
       (.I0(\variable_1_assignment[1]_i_2__83 ),
        .I1(\slv_reg0_reg[3] ),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_id[4]_i_1__36 
       (.I0(\slv_reg0_reg[3] ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__36_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__36_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13
   (\slv_reg0_reg[8] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep__1 ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \FSM_onehot_state_reg[0] ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id[0]_i_7 ,
    \implication_variable_id[0]_i_7_0 ,
    \implication_variable_id[1]_i_7 ,
    Q,
    clause_in_use_i_2__4_0,
    \FSM_onehot_state_reg[3]_i_181 ,
    \FSM_onehot_state_reg[3]_i_181_0 ,
    clause_in_use_reg_0,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep__1 ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  output \FSM_onehot_state_reg[0] ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id[0]_i_7 ;
  input \implication_variable_id[0]_i_7_0 ;
  input \implication_variable_id[1]_i_7 ;
  input [6:0]Q;
  input [2:0]clause_in_use_i_2__4_0;
  input \FSM_onehot_state_reg[3]_i_181 ;
  input \FSM_onehot_state_reg[3]_i_181_0 ;
  input clause_in_use_reg_0;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[3]_i_181 ;
  wire \FSM_onehot_state_reg[3]_i_181_0 ;
  wire [6:0]Q;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [2:0]clause_in_use_i_2__4_0;
  wire clause_in_use_i_3_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_7 ;
  wire \implication_variable_id[0]_i_7_0 ;
  wire \implication_variable_id[1]_i_7 ;
  wire \implication_variable_id[2]_i_155_n_0 ;
  wire \implication_variable_id[2]_i_156_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__11_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_224 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_181 ),
        .I2(\FSM_onehot_state_reg[3]_i_181_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_267 
       (.I0(\implication_variable_id[2]_i_156_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_284 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[8] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    clause_in_use_i_2__4
       (.I0(clause_in_use_i_3_n_0),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .O(\slv_reg0_reg[8] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    clause_in_use_i_3
       (.I0(clause_in_use_i_2__4_0[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(clause_in_use_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_106 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_21 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_7 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[0]_i_7_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_58 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_21 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[0]_i_7 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[1]_i_7 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_58 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_155 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_156 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_156_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_70 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_155_n_0 ),
        .I4(\implication_variable_id[2]_i_156_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_71 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_137 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_225 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_92
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \variable_1_assignment[1]_i_2__1 
       (.I0(clause_in_use_i_2__4_0[0]),
        .I1(clause_in_use_i_2__4_0[1]),
        .O(\FSM_onehot_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__11 
       (.I0(\slv_reg0_reg[8] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__11_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14
   (\clause_count_reg[0]_rep__1 ,
    is_unit,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \slv_reg0_reg[4] ,
    S,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_7 ,
    \FSM_onehot_state_reg[3]_i_176 ,
    \implication_variable_id[2]_i_7_0 ,
    \implication_variable_id[3]_i_24 ,
    \implication_variable_id[4]_i_36 ,
    \implication_variable_id[4]_i_36_0 ,
    \implication_variable_id[3]_i_23 ,
    \implication_variable_id[3]_i_23_0 ,
    \implication_variable_id[4]_i_35 ,
    \FSM_onehot_state[3]_i_197 ,
    \FSM_onehot_state[3]_i_197_0 ,
    \FSM_onehot_state[3]_i_197_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \slv_reg0_reg[4] ;
  output [0:0]S;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_7 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_176 ;
  input \implication_variable_id[2]_i_7_0 ;
  input \implication_variable_id[3]_i_24 ;
  input \implication_variable_id[4]_i_36 ;
  input \implication_variable_id[4]_i_36_0 ;
  input \implication_variable_id[3]_i_23 ;
  input \implication_variable_id[3]_i_23_0 ;
  input \implication_variable_id[4]_i_35 ;
  input \FSM_onehot_state[3]_i_197 ;
  input \FSM_onehot_state[3]_i_197_0 ;
  input \FSM_onehot_state[3]_i_197_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_197 ;
  wire \FSM_onehot_state[3]_i_197_0 ;
  wire \FSM_onehot_state[3]_i_197_1 ;
  wire \FSM_onehot_state[3]_i_281_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_176 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_153_n_0 ;
  wire \implication_variable_id[2]_i_154_n_0 ;
  wire \implication_variable_id[2]_i_69_n_0 ;
  wire \implication_variable_id[2]_i_7 ;
  wire \implication_variable_id[2]_i_7_0 ;
  wire \implication_variable_id[3]_i_136_n_0 ;
  wire \implication_variable_id[3]_i_23 ;
  wire \implication_variable_id[3]_i_23_0 ;
  wire \implication_variable_id[3]_i_24 ;
  wire \implication_variable_id[4]_i_224_n_0 ;
  wire \implication_variable_id[4]_i_35 ;
  wire \implication_variable_id[4]_i_36 ;
  wire \implication_variable_id[4]_i_36_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__64_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_218 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_176 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_176 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_242 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_281_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_197 ),
        .I4(\FSM_onehot_state[3]_i_197_0 ),
        .I5(\FSM_onehot_state[3]_i_197_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_265 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_153_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_281 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_281_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_107 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_57 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_57 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_153 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_153_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_154 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_154_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_21 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_69_n_0 ),
        .I2(\implication_variable_id[2]_i_7 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[2]_i_7_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_68 
       (.I0(\implication_variable_id[2]_i_153_n_0 ),
        .I1(\implication_variable_id[2]_i_154_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_69 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_136 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_136_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_61 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_23 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[3]_i_23_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_66 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_136_n_0 ),
        .I2(\implication_variable_id[2]_i_7 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[3]_i_24 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_224 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_224_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_87 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_36 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[4]_i_35 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_92 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_224_n_0 ),
        .I2(\implication_variable_id[4]_i_36 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[4]_i_36_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \variable_1_assignment[1]_i_3__78 
       (.I0(clause_in_use_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__64 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__64_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__64_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15
   (\clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \variable_2_id_reg[4]_0 ,
    \slv_reg0_reg[2] ,
    implication_assignments,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_7 ,
    is_unit,
    \implication_variable_id[0]_i_7_0 ,
    \implication_variable_id[1]_i_7 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \slv_reg0_reg[2] ;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_1 ;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_7 ;
  input [0:0]is_unit;
  input \implication_variable_id[0]_i_7_0 ;
  input \implication_variable_id[1]_i_7 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [3:0]Q;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_7 ;
  wire \implication_variable_id[0]_i_7_0 ;
  wire \implication_variable_id[1]_i_7 ;
  wire \implication_variable_id[2]_i_151_n_0 ;
  wire \implication_variable_id[2]_i_152_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_id[4]_i_1__19_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_266 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_151_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_282 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_132 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_20 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_7 ),
        .I3(is_unit),
        .I4(\implication_variable_id[0]_i_7_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_56 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_20 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[0]_i_7 ),
        .I3(is_unit),
        .I4(\implication_variable_id[1]_i_7 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_56 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_151 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_151_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_152 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_152_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_66 
       (.I0(\implication_variable_id[2]_i_151_n_0 ),
        .I1(\implication_variable_id[2]_i_152_n_0 ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_67 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_135 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_223 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \variable_1_assignment[1]_i_3__8 
       (.I0(clause_in_use_reg_0),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \variable_1_id[4]_i_1__19 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__19_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16
   (\slv_reg0_reg[5] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep__1 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[1]_0 ,
    S,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id[0]_i_46 ,
    \implication_variable_id[0]_i_46_0 ,
    \implication_variable_id[1]_i_46 ,
    \implication_variable_id[2]_i_46 ,
    \implication_variable_id[2]_i_46_0 ,
    \implication_variable_id[3]_i_20 ,
    \implication_variable_id[3]_i_20_0 ,
    \implication_variable_id[4]_i_32 ,
    \variable_3_assignment[1]_i_2__79 ,
    \variable_3_assignment[1]_i_2__79_0 ,
    \variable_3_assignment[1]_i_2__79_1 ,
    clause_in_use_reg_0,
    Q,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_155 ,
    \FSM_onehot_state_reg[3]_i_181 ,
    \FSM_onehot_state_reg[3]_i_181_0 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep__1 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \variable_3_id_reg[1]_0 ;
  output [0:0]S;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id[0]_i_46 ;
  input \implication_variable_id[0]_i_46_0 ;
  input \implication_variable_id[1]_i_46 ;
  input \implication_variable_id[2]_i_46 ;
  input \implication_variable_id[2]_i_46_0 ;
  input \implication_variable_id[3]_i_20 ;
  input \implication_variable_id[3]_i_20_0 ;
  input \implication_variable_id[4]_i_32 ;
  input \variable_3_assignment[1]_i_2__79 ;
  input \variable_3_assignment[1]_i_2__79_0 ;
  input \variable_3_assignment[1]_i_2__79_1 ;
  input clause_in_use_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_155 ;
  input \FSM_onehot_state_reg[3]_i_181 ;
  input \FSM_onehot_state_reg[3]_i_181_0 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_241_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_155 ;
  wire \FSM_onehot_state_reg[3]_i_181 ;
  wire \FSM_onehot_state_reg[3]_i_181_0 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_46 ;
  wire \implication_variable_id[0]_i_46_0 ;
  wire \implication_variable_id[1]_i_46 ;
  wire \implication_variable_id[2]_i_149_n_0 ;
  wire \implication_variable_id[2]_i_150_n_0 ;
  wire \implication_variable_id[2]_i_46 ;
  wire \implication_variable_id[2]_i_46_0 ;
  wire \implication_variable_id[2]_i_65_n_0 ;
  wire \implication_variable_id[3]_i_134_n_0 ;
  wire \implication_variable_id[3]_i_20 ;
  wire \implication_variable_id[3]_i_20_0 ;
  wire \implication_variable_id[4]_i_222_n_0 ;
  wire \implication_variable_id[4]_i_32 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__53_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__79 ;
  wire \variable_3_assignment[1]_i_2__79_0 ;
  wire \variable_3_assignment[1]_i_2__79_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[1]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[3] ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_197 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_241_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_155 ),
        .O(S));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_223 
       (.I0(\FSM_onehot_state[3]_i_241_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_181 ),
        .I2(\FSM_onehot_state_reg[3]_i_181_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_241 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_149_n_0 ),
        .O(\FSM_onehot_state[3]_i_241_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    clause_in_use_i_2__24
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .I2(clause_in_use_reg_1),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_133 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_55 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg_n_0_[3] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_55 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_149 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_149_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    \implication_variable_id[2]_i_150 
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(\implication_variable_id[2]_i_150_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_20 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_65_n_0 ),
        .I2(\implication_variable_id[0]_i_46 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[0]_i_46_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    \implication_variable_id[2]_i_64 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_149_n_0 ),
        .I4(\implication_variable_id[2]_i_150_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_65 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_134 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_134_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_54 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_20 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[3]_i_20_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_65 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_134_n_0 ),
        .I2(\implication_variable_id[0]_i_46 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[1]_i_46 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_222 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_222_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_80 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[2]_i_46 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[4]_i_32 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_91 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_222_n_0 ),
        .I2(\implication_variable_id[2]_i_46 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[2]_i_46_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_91
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__53 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__53_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__61 
       (.I0(\slv_reg0_reg[5] ),
        .I1(\variable_3_assignment[1]_i_2__79 ),
        .I2(\variable_3_id_reg_n_0_[1] ),
        .I3(\variable_3_assignment[1]_i_2__79_0 ),
        .I4(\variable_3_id_reg_n_0_[3] ),
        .I5(\variable_3_assignment[1]_i_2__79_1 ),
        .O(\variable_3_id_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__53_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17
   (\slv_reg0_reg[6] ,
    \clause_count_reg[0]_rep__1 ,
    is_unit,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \variable_2_id_reg[4]_0 ,
    \FSM_onehot_state_reg[6] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_6 ,
    \FSM_onehot_state_reg[3]_i_176 ,
    \implication_variable_id[0]_i_6_0 ,
    \implication_variable_id[1]_i_6 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_i_2__27,
    \FSM_onehot_state[3]_i_196 ,
    \FSM_onehot_state[3]_i_196_0 ,
    \FSM_onehot_state[3]_i_196_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[6] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \FSM_onehot_state_reg[6] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_6 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_176 ;
  input \implication_variable_id[0]_i_6_0 ;
  input \implication_variable_id[1]_i_6 ;
  input [4:0]Q;
  input clause_in_use_reg_0;
  input [0:0]clause_in_use_i_2__27;
  input \FSM_onehot_state[3]_i_196 ;
  input \FSM_onehot_state[3]_i_196_0 ;
  input \FSM_onehot_state[3]_i_196_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_196 ;
  wire \FSM_onehot_state[3]_i_196_0 ;
  wire \FSM_onehot_state[3]_i_196_1 ;
  wire \FSM_onehot_state[3]_i_279_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_176 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [4:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_i_2__27;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_6 ;
  wire \implication_variable_id[0]_i_6_0 ;
  wire \implication_variable_id[1]_i_6 ;
  wire \implication_variable_id[2]_i_147_n_0 ;
  wire \implication_variable_id[2]_i_148_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__59_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_217 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_176 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_176 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_240 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_279_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_196 ),
        .I4(\FSM_onehot_state[3]_i_196_0 ),
        .I5(\FSM_onehot_state[3]_i_196_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_264 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_147_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_279 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_279_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[6] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    clause_in_use_i_2__29
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(\slv_reg0_reg[6] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_4__2
       (.I0(clause_in_use_i_2__27),
        .I1(Q[0]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_134 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_19 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_6 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[0]_i_6_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_54 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_19 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[0]_i_6 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[1]_i_6 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_54 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_147 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_147_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_148 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_148_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_62 
       (.I0(\implication_variable_id[2]_i_147_n_0 ),
        .I1(\implication_variable_id[2]_i_148_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_63 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_149 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_237 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__59 
       (.I0(\slv_reg0_reg[6] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__59_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__59_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18
   (\slv_reg0_reg[7] ,
    \clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \slv_reg0_reg[5] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_6 ,
    is_unit,
    \implication_variable_id[2]_i_6_0 ,
    \implication_variable_id[3]_i_25 ,
    \implication_variable_id[4]_i_37 ,
    \implication_variable_id[4]_i_37_0 ,
    \implication_variable_id[3]_i_20 ,
    \implication_variable_id[3]_i_20_0 ,
    \implication_variable_id[4]_i_32 ,
    \variable_1_assignment[1]_i_2__79 ,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_155 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \slv_reg0_reg[5] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_6 ;
  input [0:0]is_unit;
  input \implication_variable_id[2]_i_6_0 ;
  input \implication_variable_id[3]_i_25 ;
  input \implication_variable_id[4]_i_37 ;
  input \implication_variable_id[4]_i_37_0 ;
  input \implication_variable_id[3]_i_20 ;
  input \implication_variable_id[3]_i_20_0 ;
  input \implication_variable_id[4]_i_32 ;
  input \variable_1_assignment[1]_i_2__79 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_155 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_155 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_145_n_0 ;
  wire \implication_variable_id[2]_i_146_n_0 ;
  wire \implication_variable_id[2]_i_6 ;
  wire \implication_variable_id[2]_i_61_n_0 ;
  wire \implication_variable_id[2]_i_6_0 ;
  wire \implication_variable_id[3]_i_148_n_0 ;
  wire \implication_variable_id[3]_i_20 ;
  wire \implication_variable_id[3]_i_20_0 ;
  wire \implication_variable_id[3]_i_25 ;
  wire \implication_variable_id[4]_i_236_n_0 ;
  wire \implication_variable_id[4]_i_32 ;
  wire \implication_variable_id[4]_i_37 ;
  wire \implication_variable_id[4]_i_37_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__79 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__43_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_196 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_155 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_239 
       (.I0(\implication_variable_id[2]_i_146_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\slv_reg0_reg[7] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    clause_in_use_i_2__19
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_135 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_53 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_53 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_145 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_146 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_146_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_19 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_61_n_0 ),
        .I2(\implication_variable_id[2]_i_6 ),
        .I3(is_unit),
        .I4(\implication_variable_id[2]_i_6_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_60 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_145_n_0 ),
        .I4(\implication_variable_id[2]_i_146_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_61 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_148 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_148_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_53 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_20 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_20_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_72 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_148_n_0 ),
        .I2(\implication_variable_id[2]_i_6 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_25 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_236 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_236_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_79 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_37 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_32 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_98 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_236_n_0 ),
        .I2(\implication_variable_id[4]_i_37 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_37_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__38 
       (.I0(\variable_1_assignment[1]_i_2__79 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(\slv_reg0_reg[7] ),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \variable_1_id[4]_i_1__43 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\slv_reg0_reg[7] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__43_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__43_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19
   (\slv_reg0_reg[7] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep__1 ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id[0]_i_6 ,
    \implication_variable_id[0]_i_6_0 ,
    \implication_variable_id[1]_i_6 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_181 ,
    \FSM_onehot_state_reg[3]_i_181_0 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep__1 ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id[0]_i_6 ;
  input \implication_variable_id[0]_i_6_0 ;
  input \implication_variable_id[1]_i_6 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_181 ;
  input \FSM_onehot_state_reg[3]_i_181_0 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_181 ;
  wire \FSM_onehot_state_reg[3]_i_181_0 ;
  wire [3:0]Q;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_6 ;
  wire \implication_variable_id[0]_i_6_0 ;
  wire \implication_variable_id[1]_i_6 ;
  wire \implication_variable_id[2]_i_143_n_0 ;
  wire \implication_variable_id[2]_i_144_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__26_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_222 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_181 ),
        .I2(\FSM_onehot_state_reg[3]_i_181_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_263 
       (.I0(\implication_variable_id[2]_i_144_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_280 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    clause_in_use_i_2__11
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_1),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_128 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_18 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_6 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[0]_i_6_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_52 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_18 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[0]_i_6 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[1]_i_6 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_52 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_143 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_144 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_144_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_58 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_143_n_0 ),
        .I4(\implication_variable_id[2]_i_144_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_59 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_147 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_235 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_90
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__26 
       (.I0(\slv_reg0_reg[7] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__26_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__26_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2
   (\clause_count_reg[0]_rep__1 ,
    is_unit,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \slv_reg0_reg[8] ,
    \FSM_onehot_state_reg[5] ,
    S,
    implication_assignments,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    clause_in_use_reg_0,
    Q,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_8 ,
    \FSM_onehot_state_reg[3]_i_215 ,
    \implication_variable_id[2]_i_8_0 ,
    \implication_variable_id[3]_i_27 ,
    \implication_variable_id[4]_i_39 ,
    \implication_variable_id[4]_i_39_0 ,
    \implication_variable_id[3]_i_59 ,
    \implication_variable_id[3]_i_59_0 ,
    \implication_variable_id[4]_i_85 ,
    \variable_3_assignment[1]_i_3__63 ,
    \variable_3_assignment[1]_i_3__63_0 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \slv_reg0_reg[8] ;
  output \FSM_onehot_state_reg[5] ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input clause_in_use_reg_0;
  input [3:0]Q;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_8 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_215 ;
  input \implication_variable_id[2]_i_8_0 ;
  input \implication_variable_id[3]_i_27 ;
  input \implication_variable_id[4]_i_39 ;
  input \implication_variable_id[4]_i_39_0 ;
  input \implication_variable_id[3]_i_59 ;
  input \implication_variable_id[3]_i_59_0 ;
  input \implication_variable_id[4]_i_85 ;
  input [0:0]\variable_3_assignment[1]_i_3__63 ;
  input \variable_3_assignment[1]_i_3__63_0 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [2:0]\FSM_onehot_state_reg[3]_i_215 ;
  wire \FSM_onehot_state_reg[5] ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_177_n_0 ;
  wire \implication_variable_id[2]_i_178_n_0 ;
  wire \implication_variable_id[2]_i_8 ;
  wire \implication_variable_id[2]_i_8_0 ;
  wire \implication_variable_id[2]_i_93_n_0 ;
  wire \implication_variable_id[3]_i_158_n_0 ;
  wire \implication_variable_id[3]_i_27 ;
  wire \implication_variable_id[3]_i_59 ;
  wire \implication_variable_id[3]_i_59_0 ;
  wire \implication_variable_id[4]_i_246_n_0 ;
  wire \implication_variable_id[4]_i_39 ;
  wire \implication_variable_id[4]_i_39_0 ;
  wire \implication_variable_id[4]_i_85 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_id[4]_i_1__63_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_3_assignment[1]_i_3__63 ;
  wire \variable_3_assignment[1]_i_3__63_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_255 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_215 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_215 [2]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_289 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_177_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_298 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_119 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_69 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_69 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_177 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_177_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_178 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_178_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_27 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_93_n_0 ),
        .I2(\implication_variable_id[2]_i_8 ),
        .I3(\FSM_onehot_state_reg[3]_i_215 [0]),
        .I4(\implication_variable_id[2]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_92 
       (.I0(\implication_variable_id[2]_i_177_n_0 ),
        .I1(\implication_variable_id[2]_i_178_n_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_93 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_93_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_131 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_59 ),
        .I3(\FSM_onehot_state_reg[3]_i_215 [0]),
        .I4(\implication_variable_id[3]_i_59_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_158 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_158_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_77 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_158_n_0 ),
        .I2(\implication_variable_id[2]_i_8 ),
        .I3(\FSM_onehot_state_reg[3]_i_215 [0]),
        .I4(\implication_variable_id[3]_i_27 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_103 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_246_n_0 ),
        .I2(\implication_variable_id[4]_i_39 ),
        .I3(\FSM_onehot_state_reg[3]_i_215 [0]),
        .I4(\implication_variable_id[4]_i_39_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_219 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_39 ),
        .I3(\FSM_onehot_state_reg[3]_i_215 [0]),
        .I4(\implication_variable_id[4]_i_85 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_246 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_246_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \variable_1_assignment[1]_i_3__42 
       (.I0(\FSM_onehot_state_reg[5] ),
        .I1(clause_in_use_reg_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\slv_reg0_reg[8] ));
  LUT2 #(
    .INIT(4'h1)) 
    \variable_1_assignment[1]_i_5 
       (.I0(\variable_3_assignment[1]_i_3__63 ),
        .I1(\variable_3_assignment[1]_i_3__63_0 ),
        .O(\FSM_onehot_state_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \variable_1_id[4]_i_1__63 
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__63_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__63_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20
   (\slv_reg0_reg[7] ,
    \clause_count_reg[0]_rep__1 ,
    is_unit,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \slv_reg0_reg[4] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_6 ,
    \FSM_onehot_state_reg[3]_i_176 ,
    \implication_variable_id[2]_i_6_0 ,
    \implication_variable_id[3]_i_25 ,
    \implication_variable_id[4]_i_37 ,
    \implication_variable_id[4]_i_37_0 ,
    \implication_variable_id[3]_i_20 ,
    \implication_variable_id[3]_i_20_0 ,
    \implication_variable_id[4]_i_32 ,
    clause_in_use_reg_0,
    \FSM_onehot_state[3]_i_195 ,
    \FSM_onehot_state[3]_i_195_0 ,
    \FSM_onehot_state[3]_i_195_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \slv_reg0_reg[4] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_6 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_176 ;
  input \implication_variable_id[2]_i_6_0 ;
  input \implication_variable_id[3]_i_25 ;
  input \implication_variable_id[4]_i_37 ;
  input \implication_variable_id[4]_i_37_0 ;
  input \implication_variable_id[3]_i_20 ;
  input \implication_variable_id[3]_i_20_0 ;
  input \implication_variable_id[4]_i_32 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state[3]_i_195 ;
  input \FSM_onehot_state[3]_i_195_0 ;
  input \FSM_onehot_state[3]_i_195_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_195 ;
  wire \FSM_onehot_state[3]_i_195_0 ;
  wire \FSM_onehot_state[3]_i_195_1 ;
  wire \FSM_onehot_state[3]_i_277_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_176 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_141_n_0 ;
  wire \implication_variable_id[2]_i_142_n_0 ;
  wire \implication_variable_id[2]_i_57_n_0 ;
  wire \implication_variable_id[2]_i_6 ;
  wire \implication_variable_id[2]_i_6_0 ;
  wire \implication_variable_id[3]_i_146_n_0 ;
  wire \implication_variable_id[3]_i_20 ;
  wire \implication_variable_id[3]_i_20_0 ;
  wire \implication_variable_id[3]_i_25 ;
  wire \implication_variable_id[4]_i_234_n_0 ;
  wire \implication_variable_id[4]_i_32 ;
  wire \implication_variable_id[4]_i_37 ;
  wire \implication_variable_id[4]_i_37_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__17_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_216 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_176 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_176 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_238 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_277_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_195 ),
        .I4(\FSM_onehot_state[3]_i_195_0 ),
        .I5(\FSM_onehot_state[3]_i_195_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_262 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_141_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_277 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_277_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[7] ),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    clause_in_use_i_2__8
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_129 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_51 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_51 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_141 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_141_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_142 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_142_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_18 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_57_n_0 ),
        .I2(\implication_variable_id[2]_i_6 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[2]_i_6_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_56 
       (.I0(\implication_variable_id[2]_i_141_n_0 ),
        .I1(\implication_variable_id[2]_i_142_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_57 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_146 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_146_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_52 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_20 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[3]_i_20_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_71 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_146_n_0 ),
        .I2(\implication_variable_id[2]_i_6 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[3]_i_25 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_234 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_234_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_78 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_37 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[4]_i_32 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_97 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_234_n_0 ),
        .I2(\implication_variable_id[4]_i_37 ),
        .I3(\FSM_onehot_state_reg[3]_i_176 [0]),
        .I4(\implication_variable_id[4]_i_37_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \variable_1_assignment[1]_i_3__7 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[1]),
        .I4(\slv_reg0_reg[7] ),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_id[4]_i_1__17 
       (.I0(\slv_reg0_reg[7] ),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__17_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21
   (\FSM_onehot_state_reg[6] ,
    \clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \variable_2_id_reg[4]_0 ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_6 ,
    is_unit,
    \implication_variable_id[0]_i_6_0 ,
    \implication_variable_id[1]_i_6 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_155 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \FSM_onehot_state_reg[6] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_6 ;
  input [0:0]is_unit;
  input \implication_variable_id[0]_i_6_0 ;
  input \implication_variable_id[1]_i_6 ;
  input [0:0]Q;
  input clause_in_use_reg_0;
  input [3:0]clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_155 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_155 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [0:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [3:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_6 ;
  wire \implication_variable_id[0]_i_6_0 ;
  wire \implication_variable_id[1]_i_6 ;
  wire \implication_variable_id[2]_i_139_n_0 ;
  wire \implication_variable_id[2]_i_140_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__18_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_195 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_155 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_237 
       (.I0(\implication_variable_id[2]_i_140_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    clause_in_use_i_2__9
       (.I0(Q),
        .I1(clause_in_use_reg_0),
        .I2(clause_in_use_reg_1[2]),
        .I3(clause_in_use_reg_1[1]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_1[0]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_130 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_17 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_6 ),
        .I3(is_unit),
        .I4(\implication_variable_id[0]_i_6_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_50 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_17 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[0]_i_6 ),
        .I3(is_unit),
        .I4(\implication_variable_id[1]_i_6 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_50 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_139 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_140 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_140_n_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_54 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_139_n_0 ),
        .I4(\implication_variable_id[2]_i_140_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_55 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_145 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_233 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__18 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__18_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22
   (\slv_reg0_reg[8] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep__1 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id[2]_i_6 ,
    \implication_variable_id[2]_i_6_0 ,
    \implication_variable_id[3]_i_25 ,
    \implication_variable_id[4]_i_37 ,
    \implication_variable_id[4]_i_37_0 ,
    \implication_variable_id[3]_i_20 ,
    \implication_variable_id[3]_i_20_0 ,
    \implication_variable_id[4]_i_32 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_181 ,
    \FSM_onehot_state_reg[3]_i_181_0 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_3 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep__1 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id[2]_i_6 ;
  input \implication_variable_id[2]_i_6_0 ;
  input \implication_variable_id[3]_i_25 ;
  input \implication_variable_id[4]_i_37 ;
  input \implication_variable_id[4]_i_37_0 ;
  input \implication_variable_id[3]_i_20 ;
  input \implication_variable_id[3]_i_20_0 ;
  input \implication_variable_id[4]_i_32 ;
  input [4:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_181 ;
  input \FSM_onehot_state_reg[3]_i_181_0 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_3 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_181 ;
  wire \FSM_onehot_state_reg[3]_i_181_0 ;
  wire [4:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_4__0_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_137_n_0 ;
  wire \implication_variable_id[2]_i_138_n_0 ;
  wire \implication_variable_id[2]_i_53_n_0 ;
  wire \implication_variable_id[2]_i_6 ;
  wire \implication_variable_id[2]_i_6_0 ;
  wire \implication_variable_id[3]_i_144_n_0 ;
  wire \implication_variable_id[3]_i_20 ;
  wire \implication_variable_id[3]_i_20_0 ;
  wire \implication_variable_id[3]_i_25 ;
  wire \implication_variable_id[4]_i_232_n_0 ;
  wire \implication_variable_id[4]_i_32 ;
  wire \implication_variable_id[4]_i_37 ;
  wire \implication_variable_id[4]_i_37_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__14_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg[1]_3 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_221 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_181 ),
        .I2(\FSM_onehot_state_reg[3]_i_181_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_261 
       (.I0(\implication_variable_id[2]_i_138_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_278 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[8] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    clause_in_use_i_2__7
       (.I0(Q[4]),
        .I1(clause_in_use_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_i_4__0_n_0),
        .O(\slv_reg0_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_4__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(clause_in_use_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_131 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_49 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_49 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_137 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_138 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_138_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_17 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_53_n_0 ),
        .I2(\implication_variable_id[2]_i_6 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[2]_i_6_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_52 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_137_n_0 ),
        .I4(\implication_variable_id[2]_i_138_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_53 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_144 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_144_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_51 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_20 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[3]_i_20_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_70 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_144_n_0 ),
        .I2(\implication_variable_id[2]_i_6 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[3]_i_25 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_232 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_232_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_77 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_37 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[4]_i_32 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_96 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_232_n_0 ),
        .I2(\implication_variable_id[4]_i_37 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[4]_i_37_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_89
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__14 
       (.I0(\slv_reg0_reg[8] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_3 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__14_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23
   (\FSM_onehot_state_reg[6] ,
    \slv_reg0_reg[8] ,
    \slv_reg0_reg[2] ,
    \clause_count_reg[0]_rep__1 ,
    is_unit,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \slv_reg0_reg[6] ,
    S,
    implication_assignments,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[3]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_6 ,
    \FSM_onehot_state_reg[3]_i_137 ,
    \implication_variable_id[0]_i_6_0 ,
    \implication_variable_id[1]_i_6 ,
    \variable_3_assignment[1]_i_2__0 ,
    \variable_3_assignment[1]_i_2__0_0 ,
    \variable_3_assignment[1]_i_2__0_1 ,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \FSM_onehot_state_reg[6] ;
  output \slv_reg0_reg[8] ;
  output \slv_reg0_reg[2] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \variable_3_id_reg[4]_0 ;
  output \slv_reg0_reg[6] ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [2:0]\variable_3_id_reg[3]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_6 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_137 ;
  input \implication_variable_id[0]_i_6_0 ;
  input \implication_variable_id[1]_i_6 ;
  input \variable_3_assignment[1]_i_2__0 ;
  input \variable_3_assignment[1]_i_2__0_0 ;
  input \variable_3_assignment[1]_i_2__0_1 ;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [2:0]\FSM_onehot_state_reg[3]_i_137 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_6 ;
  wire \implication_variable_id[0]_i_6_0 ;
  wire \implication_variable_id[1]_i_6 ;
  wire \implication_variable_id[2]_i_135_n_0 ;
  wire \implication_variable_id[2]_i_136_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_id[4]_i_1__0_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__0 ;
  wire \variable_3_assignment[1]_i_2__0_0 ;
  wire \variable_3_assignment[1]_i_2__0_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [2:0]\variable_3_id_reg[3]_0 ;
  wire \variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[4] ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_180 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_137 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_137 [2]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_231 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_135_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_252 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    clause_in_use_i_1
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(\slv_reg0_reg[8] ),
        .I2(\slv_reg0_reg[2] ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_2__43
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .O(\FSM_onehot_state_reg[6] ));
  LUT2 #(
    .INIT(4'h1)) 
    clause_in_use_i_3__0
       (.I0(Q[6]),
        .I1(Q[1]),
        .O(\slv_reg0_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_4
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_124 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_16 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_6 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id[0]_i_6_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_48 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[3]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_16 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[0]_i_6 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id[1]_i_6 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_48 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_135 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_135_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_136 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_136_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_50 
       (.I0(\implication_variable_id[2]_i_135_n_0 ),
        .I1(\implication_variable_id[2]_i_136_n_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_51 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[3]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_143 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_231 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[3]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \variable_1_assignment[1]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\slv_reg0_reg[8] ),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \variable_1_id[4]_i_1__0 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(\slv_reg0_reg[8] ),
        .I2(\slv_reg0_reg[2] ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__0 
       (.I0(\slv_reg0_reg[6] ),
        .I1(\variable_3_assignment[1]_i_2__0 ),
        .I2(\variable_3_id_reg_n_0_[4] ),
        .I3(\variable_3_assignment[1]_i_2__0_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2__0_1 ),
        .O(\variable_3_id_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__0_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24
   (\clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[8] ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_6 ,
    is_unit,
    \implication_variable_id[2]_i_6_0 ,
    \implication_variable_id[3]_i_25 ,
    \implication_variable_id[4]_i_37 ,
    \implication_variable_id[4]_i_37_0 ,
    \implication_variable_id[3]_i_21 ,
    \implication_variable_id[3]_i_21_0 ,
    \implication_variable_id[4]_i_33 ,
    \variable_1_assignment[1]_i_2__78 ,
    \FSM_onehot_state[3]_i_159 ,
    \FSM_onehot_state[3]_i_159_0 ,
    \FSM_onehot_state[3]_i_159_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[8] ;
  output \variable_1_assignment_reg[1]_1 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_6 ;
  input [0:0]is_unit;
  input \implication_variable_id[2]_i_6_0 ;
  input \implication_variable_id[3]_i_25 ;
  input \implication_variable_id[4]_i_37 ;
  input \implication_variable_id[4]_i_37_0 ;
  input \implication_variable_id[3]_i_21 ;
  input \implication_variable_id[3]_i_21_0 ;
  input \implication_variable_id[4]_i_33 ;
  input \variable_1_assignment[1]_i_2__78 ;
  input \FSM_onehot_state[3]_i_159 ;
  input \FSM_onehot_state[3]_i_159_0 ;
  input \FSM_onehot_state[3]_i_159_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_159 ;
  wire \FSM_onehot_state[3]_i_159_0 ;
  wire \FSM_onehot_state[3]_i_159_1 ;
  wire \FSM_onehot_state[3]_i_251_n_0 ;
  wire [3:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_133_n_0 ;
  wire \implication_variable_id[2]_i_134_n_0 ;
  wire \implication_variable_id[2]_i_49_n_0 ;
  wire \implication_variable_id[2]_i_6 ;
  wire \implication_variable_id[2]_i_6_0 ;
  wire \implication_variable_id[3]_i_130_n_0 ;
  wire \implication_variable_id[3]_i_142_n_0 ;
  wire \implication_variable_id[3]_i_21 ;
  wire \implication_variable_id[3]_i_21_0 ;
  wire \implication_variable_id[3]_i_25 ;
  wire \implication_variable_id[4]_i_218_n_0 ;
  wire \implication_variable_id[4]_i_230_n_0 ;
  wire \implication_variable_id[4]_i_33 ;
  wire \implication_variable_id[4]_i_37 ;
  wire \implication_variable_id[4]_i_37_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__78 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__35_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_206 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_251_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_159 ),
        .I4(\FSM_onehot_state[3]_i_159_0 ),
        .I5(\FSM_onehot_state[3]_i_159_1 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_232 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_133_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_251 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_251_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_125 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_133 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_133_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_134 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_134_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_16 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_49_n_0 ),
        .I2(\implication_variable_id[2]_i_6 ),
        .I3(is_unit),
        .I4(\implication_variable_id[2]_i_6_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_48 
       (.I0(\implication_variable_id[2]_i_133_n_0 ),
        .I1(\implication_variable_id[2]_i_134_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_49 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_130 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_142 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_142_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_58 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_130_n_0 ),
        .I2(\implication_variable_id[3]_i_21 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_21_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_69 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_142_n_0 ),
        .I2(\implication_variable_id[2]_i_6 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_25 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_218 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_218_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_230 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_230_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_84 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_218_n_0 ),
        .I2(\implication_variable_id[4]_i_37 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_33 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_95 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_230_n_0 ),
        .I2(\implication_variable_id[4]_i_37 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_37_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \variable_1_assignment[1]_i_3__37 
       (.I0(\variable_1_assignment[1]_i_2__78 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__35 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__35_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__35_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \FSM_onehot_state_reg[6] ,
    S,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \variable_1_assignment[1]_i_2__9 ,
    \variable_1_assignment[1]_i_2__9_0 ,
    \variable_1_assignment[1]_i_2__9_1 ,
    \FSM_onehot_state_reg[3]_i_116 ,
    \FSM_onehot_state_reg[3]_i_142 ,
    \FSM_onehot_state_reg[3]_i_142_0 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]S;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [4:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input [0:0]\variable_1_assignment[1]_i_2__9 ;
  input \variable_1_assignment[1]_i_2__9_0 ;
  input \variable_1_assignment[1]_i_2__9_1 ;
  input \FSM_onehot_state_reg[3]_i_116 ;
  input \FSM_onehot_state_reg[3]_i_142 ;
  input \FSM_onehot_state_reg[3]_i_142_0 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_205_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_116 ;
  wire \FSM_onehot_state_reg[3]_i_142 ;
  wire \FSM_onehot_state_reg[3]_i_142_0 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [4:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_365_n_0 ;
  wire \implication_variable_id[4]_i_366_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_1_assignment[1]_i_2__9 ;
  wire \variable_1_assignment[1]_i_2__9_0 ;
  wire \variable_1_assignment[1]_i_2__9_1 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__5_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_159 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_205_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_116 ),
        .O(S));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_185 
       (.I0(\FSM_onehot_state[3]_i_205_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_142 ),
        .I2(\FSM_onehot_state_reg[3]_i_142_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_205 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_365_n_0 ),
        .O(\FSM_onehot_state[3]_i_205_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_126 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_170 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_170 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_249 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_129 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    \implication_variable_id[4]_i_216 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_365_n_0 ),
        .I4(\implication_variable_id[4]_i_366_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_217 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_365 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_365_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    \implication_variable_id[4]_i_366 
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(\implication_variable_id[4]_i_366_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_87
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \variable_1_assignment[1]_i_3__3 
       (.I0(\variable_1_assignment[1]_i_2__9 ),
        .I1(Q[1]),
        .I2(\variable_1_assignment[1]_i_2__9_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\variable_1_assignment[1]_i_2__9_1 ),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \variable_1_id[4]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__5_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26
   (\clause_count_reg[0]_rep__1 ,
    is_unit,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[5] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_47 ,
    \FSM_onehot_state_reg[3]_i_137 ,
    \implication_variable_id[0]_i_47_0 ,
    \implication_variable_id[1]_i_47 ,
    \implication_variable_id[2]_i_47 ,
    \implication_variable_id[2]_i_47_0 ,
    \implication_variable_id[3]_i_21 ,
    \implication_variable_id[3]_i_21_0 ,
    \implication_variable_id[4]_i_33 ,
    \FSM_onehot_state[3]_i_158 ,
    \FSM_onehot_state[3]_i_158_0 ,
    \FSM_onehot_state[3]_i_158_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[5] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_47 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_137 ;
  input \implication_variable_id[0]_i_47_0 ;
  input \implication_variable_id[1]_i_47 ;
  input \implication_variable_id[2]_i_47 ;
  input \implication_variable_id[2]_i_47_0 ;
  input \implication_variable_id[3]_i_21 ;
  input \implication_variable_id[3]_i_21_0 ;
  input \implication_variable_id[4]_i_33 ;
  input \FSM_onehot_state[3]_i_158 ;
  input \FSM_onehot_state[3]_i_158_0 ;
  input \FSM_onehot_state[3]_i_158_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_158 ;
  wire \FSM_onehot_state[3]_i_158_0 ;
  wire \FSM_onehot_state[3]_i_158_1 ;
  wire \FSM_onehot_state[3]_i_249_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_137 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_169_n_0 ;
  wire \implication_variable_id[0]_i_47 ;
  wire \implication_variable_id[0]_i_47_0 ;
  wire \implication_variable_id[1]_i_169_n_0 ;
  wire \implication_variable_id[1]_i_47 ;
  wire \implication_variable_id[2]_i_248_n_0 ;
  wire \implication_variable_id[2]_i_47 ;
  wire \implication_variable_id[2]_i_47_0 ;
  wire \implication_variable_id[3]_i_128_n_0 ;
  wire \implication_variable_id[3]_i_21 ;
  wire \implication_variable_id[3]_i_21_0 ;
  wire \implication_variable_id[4]_i_215_n_0 ;
  wire \implication_variable_id[4]_i_33 ;
  wire \implication_variable_id[4]_i_363_n_0 ;
  wire \implication_variable_id[4]_i_364_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__65_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_179 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_137 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_137 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_204 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_249_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_158 ),
        .I4(\FSM_onehot_state[3]_i_158_0 ),
        .I5(\FSM_onehot_state[3]_i_158_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_230 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_363_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_249 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_249_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_127 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_105 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_169_n_0 ),
        .I2(\implication_variable_id[0]_i_47 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id[0]_i_47_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_169 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_169_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_105 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_169_n_0 ),
        .I2(\implication_variable_id[0]_i_47 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id[1]_i_47 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_169 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_169_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_132 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_248_n_0 ),
        .I2(\implication_variable_id[2]_i_47 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id[2]_i_47_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_248 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_248_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_128 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_128_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_57 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_128_n_0 ),
        .I2(\implication_variable_id[3]_i_21 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id[3]_i_21_0 ),
        .O(\clause_count_reg[0]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_214 
       (.I0(\implication_variable_id[4]_i_363_n_0 ),
        .I1(\implication_variable_id[4]_i_364_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_215 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_215_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_363 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_363_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_364 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_364_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_83 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_215_n_0 ),
        .I2(\implication_variable_id[2]_i_47 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id[4]_i_33 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \variable_1_assignment[1]_i_3__79 
       (.I0(clause_in_use_reg_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__65 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__65_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__65_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27
   (\slv_reg0_reg[4] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    clause_in_use_reg_0,
    Q,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__30 ,
    \variable_1_assignment[1]_i_2__30_0 ,
    \FSM_onehot_state_reg[3]_i_116 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[4] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input clause_in_use_reg_0;
  input [5:0]Q;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__30 ;
  input \variable_1_assignment[1]_i_2__30_0 ;
  input \FSM_onehot_state_reg[3]_i_116 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_116 ;
  wire [5:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_361_n_0 ;
  wire \implication_variable_id[4]_i_362_n_0 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__30 ;
  wire \variable_1_assignment[1]_i_2__30_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__28_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_158 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_116 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_203 
       (.I0(\implication_variable_id[4]_i_362_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_120 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_168 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_168 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_247 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_127 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_212 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_361_n_0 ),
        .I4(\implication_variable_id[4]_i_362_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_213 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_361 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_361_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_362 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_362_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \variable_1_assignment[1]_i_3__15 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\variable_1_assignment[1]_i_2__30 ),
        .I3(\variable_1_assignment[1]_i_2__30_0 ),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_id[4]_i_1__28 
       (.I0(clause_in_use_reg_0),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__28_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__28_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep__1 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep__0_0 ,
    \FSM_onehot_state_reg[6] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id[0]_i_47 ,
    \implication_variable_id[0]_i_47_0 ,
    \implication_variable_id[1]_i_47 ,
    \implication_variable_id[2]_i_47 ,
    \implication_variable_id[2]_i_47_0 ,
    \implication_variable_id[3]_i_21 ,
    \implication_variable_id[3]_i_21_0 ,
    \implication_variable_id[4]_i_33 ,
    \FSM_onehot_state_reg[3]_i_142 ,
    \FSM_onehot_state_reg[3]_i_142_0 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_3 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep__1 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [6:0]Q;
  input [0:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id[0]_i_47 ;
  input \implication_variable_id[0]_i_47_0 ;
  input \implication_variable_id[1]_i_47 ;
  input \implication_variable_id[2]_i_47 ;
  input \implication_variable_id[2]_i_47_0 ;
  input \implication_variable_id[3]_i_21 ;
  input \implication_variable_id[3]_i_21_0 ;
  input \implication_variable_id[4]_i_33 ;
  input \FSM_onehot_state_reg[3]_i_142 ;
  input \FSM_onehot_state_reg[3]_i_142_0 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_3 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_142 ;
  wire \FSM_onehot_state_reg[3]_i_142_0 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [6:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_2__12_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_167_n_0 ;
  wire \implication_variable_id[0]_i_47 ;
  wire \implication_variable_id[0]_i_47_0 ;
  wire \implication_variable_id[1]_i_167_n_0 ;
  wire \implication_variable_id[1]_i_47 ;
  wire \implication_variable_id[2]_i_246_n_0 ;
  wire \implication_variable_id[2]_i_47 ;
  wire \implication_variable_id[2]_i_47_0 ;
  wire \implication_variable_id[3]_i_126_n_0 ;
  wire \implication_variable_id[3]_i_21 ;
  wire \implication_variable_id[3]_i_21_0 ;
  wire \implication_variable_id[4]_i_211_n_0 ;
  wire \implication_variable_id[4]_i_33 ;
  wire \implication_variable_id[4]_i_359_n_0 ;
  wire \implication_variable_id[4]_i_360_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__27_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg[1]_3 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_184 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_142 ),
        .I2(\FSM_onehot_state_reg[3]_i_142_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_229 
       (.I0(\implication_variable_id[4]_i_360_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_250 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    clause_in_use_i_1
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(clause_in_use_reg_0),
        .I4(clause_in_use_i_2__12_n_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    clause_in_use_i_2__12
       (.I0(Q[1]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(clause_in_use_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_121 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_104 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_167_n_0 ),
        .I2(\implication_variable_id[0]_i_47 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[0]_i_47_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_167 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_167_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_104 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_167_n_0 ),
        .I2(\implication_variable_id[0]_i_47 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[1]_i_47 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_167 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_167_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_131 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_246_n_0 ),
        .I2(\implication_variable_id[2]_i_47 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[2]_i_47_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_246 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_246_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_126 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_126_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_56 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_126_n_0 ),
        .I2(\implication_variable_id[3]_i_21 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[3]_i_21_0 ),
        .O(\clause_count_reg[0]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_210 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_359_n_0 ),
        .I4(\implication_variable_id[4]_i_360_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_211 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_211_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_359 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_359_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_360 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_360_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_82 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_211_n_0 ),
        .I2(\implication_variable_id[2]_i_47 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[4]_i_33 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_86
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \variable_1_assignment[1]_i_3__14 
       (.I0(clause_in_use_i_2__12_n_0),
        .I1(clause_in_use_reg_0),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \variable_1_id[4]_i_1__27 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(clause_in_use_reg_0),
        .I4(clause_in_use_i_2__12_n_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__27_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_3 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__27_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29
   (\slv_reg0_reg[3] ,
    \slv_reg0_reg[4] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    is_unit,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_116 ,
    \FSM_onehot_state_reg[3]_i_137 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \slv_reg0_reg[4] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]is_unit;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [4:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_116 ;
  input [1:0]\FSM_onehot_state_reg[3]_i_137 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_116 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_137 ;
  wire [4:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_357_n_0 ;
  wire \implication_variable_id[4]_i_358_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__39_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_157 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_116 ),
        .O(S));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_178 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_137 [1]),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_201 
       (.I0(\implication_variable_id[4]_i_358_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[3] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    clause_in_use_i_2__16
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(clause_in_use_reg_0),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(\slv_reg0_reg[4] ),
        .O(\slv_reg0_reg[3] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__10
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_122 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_166 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_166 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_245 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_125 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_208 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_357_n_0 ),
        .I4(\implication_variable_id[4]_i_358_n_0 ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_209 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_357 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_357_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_358 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_358_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__39 
       (.I0(\slv_reg0_reg[3] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__39_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__39_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3
   (\slv_reg0_reg[5] ,
    \clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_8 ,
    is_unit,
    \implication_variable_id[0]_i_8_0 ,
    \implication_variable_id[1]_i_8 ,
    \implication_variable_id[1]_i_8_0 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state[3]_i_235 ,
    \FSM_onehot_state[3]_i_235_0 ,
    \FSM_onehot_state[3]_i_235_1 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \variable_2_id_reg[4]_0 ;
  output \variable_1_assignment_reg[1]_1 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_8 ;
  input [0:0]is_unit;
  input \implication_variable_id[0]_i_8_0 ;
  input \implication_variable_id[1]_i_8 ;
  input \implication_variable_id[1]_i_8_0 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state[3]_i_235 ;
  input \FSM_onehot_state[3]_i_235_0 ;
  input \FSM_onehot_state[3]_i_235_1 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_235 ;
  wire \FSM_onehot_state[3]_i_235_0 ;
  wire \FSM_onehot_state[3]_i_235_1 ;
  wire \FSM_onehot_state[3]_i_297_n_0 ;
  wire [3:0]Q;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_8 ;
  wire \implication_variable_id[0]_i_8_0 ;
  wire \implication_variable_id[1]_i_8 ;
  wire \implication_variable_id[1]_i_8_0 ;
  wire \implication_variable_id[2]_i_175_n_0 ;
  wire \implication_variable_id[2]_i_176_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__20_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_274 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_297_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_235 ),
        .I4(\FSM_onehot_state[3]_i_235_0 ),
        .I5(\FSM_onehot_state[3]_i_235_1 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_290 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_175_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_297 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_297_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    clause_in_use_i_2__10
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(clause_in_use_reg_0),
        .I3(clause_in_use_reg_1),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_112 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_26 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_8 ),
        .I3(is_unit),
        .I4(\implication_variable_id[0]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_68 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_26 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[1]_i_8 ),
        .I3(is_unit),
        .I4(\implication_variable_id[1]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_68 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_175 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_175_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_176 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_176_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_90 
       (.I0(\implication_variable_id[2]_i_175_n_0 ),
        .I1(\implication_variable_id[2]_i_176_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_91 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_157 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_245 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__20 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__20_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30
   (\slv_reg0_reg[5] ,
    \clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_3_id_reg[1]_0 ,
    \slv_reg0_reg[8] ,
    \slv_reg0_reg[7] ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_47 ,
    is_unit,
    \implication_variable_id[0]_i_47_0 ,
    \implication_variable_id[1]_i_47 ,
    \implication_variable_id[2]_i_47 ,
    \implication_variable_id[2]_i_47_0 ,
    \implication_variable_id[3]_i_21 ,
    \implication_variable_id[3]_i_21_0 ,
    \implication_variable_id[4]_i_33 ,
    \variable_3_assignment[1]_i_2__73 ,
    \variable_3_assignment[1]_i_2__73_0 ,
    \variable_3_assignment[1]_i_2__73_1 ,
    Q,
    clause_in_use_i_2__24,
    \FSM_onehot_state[3]_i_157 ,
    \FSM_onehot_state[3]_i_157_0 ,
    \FSM_onehot_state[3]_i_157_1 ,
    clause_in_use_reg_0,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_3_id_reg[1]_0 ;
  output \slv_reg0_reg[8] ;
  output \slv_reg0_reg[7] ;
  output \variable_1_assignment_reg[1]_1 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_47 ;
  input [0:0]is_unit;
  input \implication_variable_id[0]_i_47_0 ;
  input \implication_variable_id[1]_i_47 ;
  input \implication_variable_id[2]_i_47 ;
  input \implication_variable_id[2]_i_47_0 ;
  input \implication_variable_id[3]_i_21 ;
  input \implication_variable_id[3]_i_21_0 ;
  input \implication_variable_id[4]_i_33 ;
  input \variable_3_assignment[1]_i_2__73 ;
  input \variable_3_assignment[1]_i_2__73_0 ;
  input \variable_3_assignment[1]_i_2__73_1 ;
  input [6:0]Q;
  input [0:0]clause_in_use_i_2__24;
  input \FSM_onehot_state[3]_i_157 ;
  input \FSM_onehot_state[3]_i_157_0 ;
  input \FSM_onehot_state[3]_i_157_1 ;
  input clause_in_use_reg_0;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_157 ;
  wire \FSM_onehot_state[3]_i_157_0 ;
  wire \FSM_onehot_state[3]_i_157_1 ;
  wire \FSM_onehot_state[3]_i_247_n_0 ;
  wire [6:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_i_2__24;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_165_n_0 ;
  wire \implication_variable_id[0]_i_47 ;
  wire \implication_variable_id[0]_i_47_0 ;
  wire \implication_variable_id[1]_i_165_n_0 ;
  wire \implication_variable_id[1]_i_47 ;
  wire \implication_variable_id[2]_i_244_n_0 ;
  wire \implication_variable_id[2]_i_47 ;
  wire \implication_variable_id[2]_i_47_0 ;
  wire \implication_variable_id[3]_i_124_n_0 ;
  wire \implication_variable_id[3]_i_21 ;
  wire \implication_variable_id[3]_i_21_0 ;
  wire \implication_variable_id[4]_i_207_n_0 ;
  wire \implication_variable_id[4]_i_33 ;
  wire \implication_variable_id[4]_i_355_n_0 ;
  wire \implication_variable_id[4]_i_356_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \slv_reg0_reg[7] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__84_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__73 ;
  wire \variable_3_assignment[1]_i_2__73_0 ;
  wire \variable_3_assignment[1]_i_2__73_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[1]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[3] ;
  wire variable_3_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_202 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_247_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_157 ),
        .I4(\FSM_onehot_state[3]_i_157_0 ),
        .I5(\FSM_onehot_state[3]_i_157_1 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_228 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_355_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_247 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_247_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    clause_in_use_i_2__45
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\slv_reg0_reg[8] ),
        .I4(Q[0]),
        .I5(\slv_reg0_reg[7] ),
        .O(\slv_reg0_reg[5] ));
  LUT2 #(
    .INIT(4'hB)) 
    clause_in_use_i_3__9
       (.I0(Q[6]),
        .I1(clause_in_use_i_2__24),
        .O(\slv_reg0_reg[8] ));
  LUT2 #(
    .INIT(4'hB)) 
    clause_in_use_i_4__4
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_123 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_103 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_165_n_0 ),
        .I2(\implication_variable_id[0]_i_47 ),
        .I3(is_unit),
        .I4(\implication_variable_id[0]_i_47_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_165 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_165_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_103 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_165_n_0 ),
        .I2(\implication_variable_id[0]_i_47 ),
        .I3(is_unit),
        .I4(\implication_variable_id[1]_i_47 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_165 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_165_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_130 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_244_n_0 ),
        .I2(\implication_variable_id[2]_i_47 ),
        .I3(is_unit),
        .I4(\implication_variable_id[2]_i_47_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_244 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_244_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_124 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg_n_0_[3] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_124_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_55 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_124_n_0 ),
        .I2(\implication_variable_id[3]_i_21 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_21_0 ),
        .O(\clause_count_reg[0]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_206 
       (.I0(\implication_variable_id[4]_i_355_n_0 ),
        .I1(\implication_variable_id[4]_i_356_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_207 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_207_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_355 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_355_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_356 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_356_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_81 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_207_n_0 ),
        .I2(\implication_variable_id[2]_i_47 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_33 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__84 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__84_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__58 
       (.I0(\slv_reg0_reg[5] ),
        .I1(\variable_3_assignment[1]_i_2__73 ),
        .I2(\variable_3_id_reg_n_0_[1] ),
        .I3(\variable_3_assignment[1]_i_2__73_0 ),
        .I4(\variable_3_id_reg_n_0_[3] ),
        .I5(\variable_3_assignment[1]_i_2__73_1 ),
        .O(\variable_3_id_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__84_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31
   (\slv_reg0_reg[3] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \FSM_onehot_state_reg[6] ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    \variable_3_id_reg[0]_0 ,
    s01_axi_aresetn,
    is_unit,
    \variable_1_assignment[1]_i_2__74 ,
    \FSM_onehot_state_reg[3]_i_142 ,
    \FSM_onehot_state_reg[3]_i_142_0 ,
    clause_in_use_reg_0,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[1]_4 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_3 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_2 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [0:0]Q;
  input [6:0]\variable_3_id_reg[0]_0 ;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \variable_1_assignment[1]_i_2__74 ;
  input \FSM_onehot_state_reg[3]_i_142 ;
  input \FSM_onehot_state_reg[3]_i_142_0 ;
  input clause_in_use_reg_0;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[1]_4 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[0]_3 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_142 ;
  wire \FSM_onehot_state_reg[3]_i_142_0 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [0:0]Q;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_349_n_0 ;
  wire \implication_variable_id[4]_i_350_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__74 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_assignment_reg[1]_4 ;
  wire \variable_1_id[4]_i_1__51_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[0]_3 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [6:0]\variable_3_id_reg[0]_0 ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_183 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_142 ),
        .I2(\FSM_onehot_state_reg[3]_i_142_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_227 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_349_n_0 ),
        .O(\variable_2_assignment_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_248 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    clause_in_use_i_1
       (.I0(Q),
        .I1(\variable_3_id_reg[0]_0 [6]),
        .I2(\variable_3_id_reg[0]_0 [5]),
        .I3(\variable_3_id_reg[0]_0 [0]),
        .I4(\slv_reg0_reg[3] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_2__22
       (.I0(\variable_3_id_reg[0]_0 [1]),
        .I1(\variable_3_id_reg[0]_0 [2]),
        .I2(\variable_3_id_reg[0]_0 [4]),
        .I3(\variable_3_id_reg[0]_0 [3]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_148 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_146 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_146 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_225 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_121 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00000068)) 
    \implication_variable_id[4]_i_200 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_349_n_0 ),
        .I4(\implication_variable_id[4]_i_350_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_201 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_349 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_349_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    \implication_variable_id[4]_i_350 
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .O(\implication_variable_id[4]_i_350_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_85
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_4 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    \variable_1_assignment[1]_i_3__36 
       (.I0(\variable_1_assignment[1]_i_2__74 ),
        .I1(Q),
        .I2(\variable_3_id_reg[0]_0 [6]),
        .I3(\variable_3_id_reg[0]_0 [5]),
        .I4(\variable_3_id_reg[0]_0 [0]),
        .I5(\slv_reg0_reg[3] ),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \variable_1_id[4]_i_1__51 
       (.I0(Q),
        .I1(\variable_3_id_reg[0]_0 [6]),
        .I2(\variable_3_id_reg[0]_0 [5]),
        .I3(\variable_3_id_reg[0]_0 [0]),
        .I4(\slv_reg0_reg[3] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__51_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_3 ),
        .Q(\variable_2_assignment_reg[0]_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__51_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32
   (\slv_reg0_reg[8] ,
    \clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep_2 ,
    \clause_count_reg[0]_rep__0 ,
    \slv_reg0_reg[4] ,
    \slv_reg0_reg[2] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[3]_i_19 ,
    \FSM_onehot_state_reg[3]_i_137 ,
    \implication_variable_id_reg[0]_i_39 ,
    \implication_variable_id_reg[1]_i_39 ,
    \implication_variable_id_reg[2]_i_39 ,
    \implication_variable_id_reg[3]_i_19_0 ,
    \implication_variable_id_reg[4]_i_31 ,
    \implication_variable_id_reg[4]_i_31_0 ,
    \variable_1_assignment[1]_i_2__73 ,
    \FSM_onehot_state[3]_i_156 ,
    \FSM_onehot_state[3]_i_156_0 ,
    \FSM_onehot_state[3]_i_156_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep_2 ;
  output \clause_count_reg[0]_rep__0 ;
  output \slv_reg0_reg[4] ;
  output \slv_reg0_reg[2] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [0:0]Q;
  input [6:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[3]_i_19 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_137 ;
  input \implication_variable_id_reg[0]_i_39 ;
  input \implication_variable_id_reg[1]_i_39 ;
  input \implication_variable_id_reg[2]_i_39 ;
  input \implication_variable_id_reg[3]_i_19_0 ;
  input \implication_variable_id_reg[4]_i_31 ;
  input \implication_variable_id_reg[4]_i_31_0 ;
  input \variable_1_assignment[1]_i_2__73 ;
  input \FSM_onehot_state[3]_i_156 ;
  input \FSM_onehot_state[3]_i_156_0 ;
  input \FSM_onehot_state[3]_i_156_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_156 ;
  wire \FSM_onehot_state[3]_i_156_0 ;
  wire \FSM_onehot_state[3]_i_156_1 ;
  wire \FSM_onehot_state[3]_i_245_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_137 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep_2 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire clause_in_use_i_1_n_0;
  wire [6:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_145_n_0 ;
  wire \implication_variable_id[1]_i_145_n_0 ;
  wire \implication_variable_id[2]_i_224_n_0 ;
  wire \implication_variable_id[3]_i_120_n_0 ;
  wire \implication_variable_id[4]_i_199_n_0 ;
  wire \implication_variable_id[4]_i_347_n_0 ;
  wire \implication_variable_id[4]_i_348_n_0 ;
  wire \implication_variable_id_reg[0]_i_39 ;
  wire \implication_variable_id_reg[1]_i_39 ;
  wire \implication_variable_id_reg[2]_i_39 ;
  wire \implication_variable_id_reg[3]_i_19 ;
  wire \implication_variable_id_reg[3]_i_19_0 ;
  wire \implication_variable_id_reg[4]_i_31 ;
  wire \implication_variable_id_reg[4]_i_31_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[4] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__73 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__70_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_177 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_137 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_137 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_200 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_245_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_156 ),
        .I4(\FSM_onehot_state[3]_i_156_0 ),
        .I5(\FSM_onehot_state[3]_i_156_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_226 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_347_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_245 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_245_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    clause_in_use_i_1
       (.I0(Q),
        .I1(clause_in_use_reg_0[1]),
        .I2(clause_in_use_reg_0[5]),
        .I3(clause_in_use_reg_0[0]),
        .I4(\slv_reg0_reg[8] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clause_in_use_i_2__34
       (.I0(clause_in_use_reg_0[6]),
        .I1(clause_in_use_reg_0[4]),
        .I2(clause_in_use_reg_0[3]),
        .I3(clause_in_use_reg_0[2]),
        .O(\slv_reg0_reg[8] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__13
       (.I0(clause_in_use_reg_0[0]),
        .I1(clause_in_use_reg_0[5]),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_149 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_145 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_145_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_93 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_145_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_19 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id_reg[0]_i_39 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_145 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_145_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_93 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_145_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_19 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id_reg[1]_i_39 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_120 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_224_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_19 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id_reg[2]_i_39 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_224 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_224_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_120 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_120_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_49 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_120_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_19 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id_reg[3]_i_19_0 ),
        .O(\clause_count_reg[0]_rep_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_198 
       (.I0(\implication_variable_id[4]_i_347_n_0 ),
        .I1(\implication_variable_id[4]_i_348_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_199 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_347 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_347_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_348 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_348_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_75 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_199_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_31 ),
        .I3(\FSM_onehot_state_reg[3]_i_137 [0]),
        .I4(\implication_variable_id_reg[4]_i_31_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \variable_1_assignment[1]_i_3__81 
       (.I0(clause_in_use_reg_0[2]),
        .I1(clause_in_use_reg_0[3]),
        .I2(\variable_1_assignment[1]_i_2__73 ),
        .I3(\slv_reg0_reg[2] ),
        .I4(clause_in_use_reg_0[1]),
        .I5(Q),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \variable_1_id[4]_i_1__70 
       (.I0(Q),
        .I1(clause_in_use_reg_0[1]),
        .I2(clause_in_use_reg_0[5]),
        .I3(clause_in_use_reg_0[0]),
        .I4(\slv_reg0_reg[8] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__70_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__70_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33
   (\slv_reg0_reg[8] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__72 ,
    \FSM_onehot_state_reg[3]_i_116 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__72 ;
  input \FSM_onehot_state_reg[3]_i_116 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_116 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_353_n_0 ;
  wire \implication_variable_id[4]_i_354_n_0 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__72 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__48_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_156 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_116 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_199 
       (.I0(\implication_variable_id[4]_i_354_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_150 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_148 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_148 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_227 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_123 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_204 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_353_n_0 ),
        .I4(\implication_variable_id[4]_i_354_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_205 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_353 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_353_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_354 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_354_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__35 
       (.I0(\variable_1_assignment[1]_i_2__72 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \variable_1_id[4]_i_1__48 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__48_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__48_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep_2 ,
    \clause_count_reg[0]_rep__0 ,
    \slv_reg0_reg[8] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[3]_i_19 ,
    \implication_variable_id_reg[0]_i_39 ,
    \implication_variable_id_reg[1]_i_39 ,
    \implication_variable_id_reg[2]_i_39 ,
    \implication_variable_id_reg[3]_i_19_0 ,
    \implication_variable_id_reg[4]_i_31 ,
    \implication_variable_id_reg[4]_i_31_0 ,
    \variable_1_assignment[1]_i_2__71 ,
    \FSM_onehot_state_reg[3]_i_142 ,
    \FSM_onehot_state_reg[3]_i_142_0 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[1]_4 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep_2 ;
  output \clause_count_reg[0]_rep__0 ;
  output \slv_reg0_reg[8] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[3]_i_19 ;
  input \implication_variable_id_reg[0]_i_39 ;
  input \implication_variable_id_reg[1]_i_39 ;
  input \implication_variable_id_reg[2]_i_39 ;
  input \implication_variable_id_reg[3]_i_19_0 ;
  input \implication_variable_id_reg[4]_i_31 ;
  input \implication_variable_id_reg[4]_i_31_0 ;
  input \variable_1_assignment[1]_i_2__71 ;
  input \FSM_onehot_state_reg[3]_i_142 ;
  input \FSM_onehot_state_reg[3]_i_142_0 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[1]_4 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_142 ;
  wire \FSM_onehot_state_reg[3]_i_142_0 ;
  wire [3:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep_2 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_147_n_0 ;
  wire \implication_variable_id[1]_i_147_n_0 ;
  wire \implication_variable_id[2]_i_226_n_0 ;
  wire \implication_variable_id[3]_i_122_n_0 ;
  wire \implication_variable_id[4]_i_203_n_0 ;
  wire \implication_variable_id[4]_i_351_n_0 ;
  wire \implication_variable_id[4]_i_352_n_0 ;
  wire \implication_variable_id_reg[0]_i_39 ;
  wire \implication_variable_id_reg[1]_i_39 ;
  wire \implication_variable_id_reg[2]_i_39 ;
  wire \implication_variable_id_reg[3]_i_19 ;
  wire \implication_variable_id_reg[3]_i_19_0 ;
  wire \implication_variable_id_reg[4]_i_31 ;
  wire \implication_variable_id_reg[4]_i_31_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__71 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_assignment_reg[1]_4 ;
  wire \variable_1_id[4]_i_1__47_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_182 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_142 ),
        .I2(\FSM_onehot_state_reg[3]_i_142_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_225 
       (.I0(\implication_variable_id[4]_i_352_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_246 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_151 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_147 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_147_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_94 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_147_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_19 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_39 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_147 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_147_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_94 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_147_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_19 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_39 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_121 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_226_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_19 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_39 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_226 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_122 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_122_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_50 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_122_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_19 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_19_0 ),
        .O(\clause_count_reg[0]_rep_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_202 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_351_n_0 ),
        .I4(\implication_variable_id[4]_i_352_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_203 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_203_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_351 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_351_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_352 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_352_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_76 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_203_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_31 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_31_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_84
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_4 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__34 
       (.I0(\variable_1_assignment[1]_i_2__71 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \variable_1_id[4]_i_1__47 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__47_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__47_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35
   (\slv_reg0_reg[3] ,
    \slv_reg0_reg[2] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    is_unit,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    clause_in_use_reg_0,
    Q,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__33 ,
    \FSM_onehot_state[3]_i_120 ,
    \FSM_onehot_state[3]_i_120_0 ,
    \FSM_onehot_state[3]_i_120_1 ,
    \FSM_onehot_state_reg[3]_i_98 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \slv_reg0_reg[2] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]is_unit;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input clause_in_use_reg_0;
  input [3:0]Q;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__33 ;
  input \FSM_onehot_state[3]_i_120 ;
  input \FSM_onehot_state[3]_i_120_0 ;
  input \FSM_onehot_state[3]_i_120_1 ;
  input [1:0]\FSM_onehot_state_reg[3]_i_98 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_120 ;
  wire \FSM_onehot_state[3]_i_120_0 ;
  wire \FSM_onehot_state[3]_i_120_1 ;
  wire \FSM_onehot_state[3]_i_213_n_0 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_98 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_341_n_0 ;
  wire \implication_variable_id[4]_i_342_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[3] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__33 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__31_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_141 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_98 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_167 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_213_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_120 ),
        .I4(\FSM_onehot_state[3]_i_120_0 ),
        .I5(\FSM_onehot_state[3]_i_120_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_193 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_341_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_213 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_213_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_144 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_142 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_142 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_221 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_117 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_192 
       (.I0(\implication_variable_id[4]_i_341_n_0 ),
        .I1(\implication_variable_id[4]_i_342_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_193 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_341 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_341_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_342 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_342_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \variable_1_assignment[1]_i_3__18 
       (.I0(\variable_1_assignment[1]_i_2__33 ),
        .I1(clause_in_use_reg_0),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \variable_1_id[4]_i_1__31 
       (.I0(clause_in_use_reg_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__31_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \variable_3_assignment[1]_i_6__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__31_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36
   (\clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep_2 ,
    \clause_count_reg[0]_rep__0 ,
    \FSM_onehot_state_reg[6] ,
    \variable_3_id_reg[3]_0 ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    clause_in_use_reg_0,
    Q,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \implication_variable_id_reg[3]_i_18 ,
    is_unit,
    \implication_variable_id_reg[0]_i_38 ,
    \implication_variable_id_reg[1]_i_38 ,
    \implication_variable_id_reg[2]_i_38 ,
    \implication_variable_id_reg[3]_i_18_0 ,
    \implication_variable_id_reg[4]_i_30 ,
    \implication_variable_id_reg[4]_i_30_0 ,
    \variable_1_assignment[1]_i_2__25 ,
    \variable_1_assignment[1]_i_2__25_0 ,
    \variable_3_assignment[1]_i_2__23 ,
    \variable_3_assignment[1]_i_2__23_0 ,
    \FSM_onehot_state_reg[3]_i_77 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep_2 ;
  output \clause_count_reg[0]_rep__0 ;
  output \FSM_onehot_state_reg[6] ;
  output \variable_3_id_reg[3]_0 ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input clause_in_use_reg_0;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[3]_i_18 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_38 ;
  input \implication_variable_id_reg[1]_i_38 ;
  input \implication_variable_id_reg[2]_i_38 ;
  input \implication_variable_id_reg[3]_i_18_0 ;
  input \implication_variable_id_reg[4]_i_30 ;
  input \implication_variable_id_reg[4]_i_30_0 ;
  input \variable_1_assignment[1]_i_2__25 ;
  input \variable_1_assignment[1]_i_2__25_0 ;
  input \variable_3_assignment[1]_i_2__23 ;
  input \variable_3_assignment[1]_i_2__23_0 ;
  input \FSM_onehot_state_reg[3]_i_77 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_77 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [2:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep_2 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [0:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_141_n_0 ;
  wire \implication_variable_id[1]_i_141_n_0 ;
  wire \implication_variable_id[2]_i_220_n_0 ;
  wire \implication_variable_id[3]_i_116_n_0 ;
  wire \implication_variable_id[4]_i_191_n_0 ;
  wire \implication_variable_id[4]_i_339_n_0 ;
  wire \implication_variable_id[4]_i_340_n_0 ;
  wire \implication_variable_id_reg[0]_i_38 ;
  wire \implication_variable_id_reg[1]_i_38 ;
  wire \implication_variable_id_reg[2]_i_38 ;
  wire \implication_variable_id_reg[3]_i_18 ;
  wire \implication_variable_id_reg[3]_i_18_0 ;
  wire \implication_variable_id_reg[4]_i_30 ;
  wire \implication_variable_id_reg[4]_i_30_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__25 ;
  wire \variable_1_assignment[1]_i_2__25_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__23_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__23 ;
  wire \variable_3_assignment[1]_i_2__23_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[3]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[3] ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_120 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_77 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_166 
       (.I0(\implication_variable_id[4]_i_340_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_145 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_141 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_141_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_91 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_141_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_18 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_38 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_141 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_141_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_91 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_141_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_18 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_38 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_118 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_220_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_18 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_38 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_220 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_220_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_116 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg_n_0_[3] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_116_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_47 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_116_n_0 ),
        .I2(\implication_variable_id_reg[3]_i_18 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_18_0 ),
        .O(\clause_count_reg[0]_rep_2 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_190 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_339_n_0 ),
        .I4(\implication_variable_id[4]_i_340_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_191 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_191_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_339 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_339_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_340 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_340_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_73 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_191_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_30 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_30_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \variable_1_assignment[1]_i_3__11 
       (.I0(clause_in_use_reg_1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\variable_1_assignment[1]_i_2__25 ),
        .I5(\variable_1_assignment[1]_i_2__25_0 ),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_id[4]_i_1__23 
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__24 
       (.I0(\variable_3_id_reg_n_0_[3] ),
        .I1(\variable_3_assignment[1]_i_2__23 ),
        .I2(\variable_3_assignment[1]_i_2__23_0 ),
        .I3(\variable_3_id_reg_n_0_[1] ),
        .O(\variable_3_id_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__23_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \slv_reg0_reg[4] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \FSM_onehot_state_reg[3]_i_103 ,
    \FSM_onehot_state_reg[3]_i_103_0 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \slv_reg0_reg[4] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \FSM_onehot_state_reg[3]_i_103 ;
  input \FSM_onehot_state_reg[3]_i_103_0 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_103 ;
  wire \FSM_onehot_state_reg[3]_i_103_0 ;
  wire [3:0]Q;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_345_n_0 ;
  wire \implication_variable_id[4]_i_346_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__46_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_146 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_103 ),
        .I2(\FSM_onehot_state_reg[3]_i_103_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_192 
       (.I0(\implication_variable_id[4]_i_346_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_214 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_146 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_144 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_144 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_223 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_119 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_196 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_345_n_0 ),
        .I4(\implication_variable_id[4]_i_346_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_197 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_345 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_345_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_346 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_346_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_82
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \variable_1_assignment[1]_i_3__76 
       (.I0(clause_in_use_reg_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \variable_1_id[4]_i_1__46 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__46_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__46_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38
   (\clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[2] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_38 ,
    \FSM_onehot_state_reg[3]_i_98 ,
    \implication_variable_id_reg[0]_i_38 ,
    \implication_variable_id_reg[1]_i_38 ,
    \implication_variable_id_reg[2]_i_38_0 ,
    \implication_variable_id_reg[4]_i_30 ,
    \implication_variable_id_reg[3]_i_18 ,
    \implication_variable_id_reg[4]_i_30_0 ,
    \FSM_onehot_state[3]_i_119 ,
    \FSM_onehot_state[3]_i_119_0 ,
    \FSM_onehot_state[3]_i_119_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[2] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_38 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_98 ;
  input \implication_variable_id_reg[0]_i_38 ;
  input \implication_variable_id_reg[1]_i_38 ;
  input \implication_variable_id_reg[2]_i_38_0 ;
  input \implication_variable_id_reg[4]_i_30 ;
  input \implication_variable_id_reg[3]_i_18 ;
  input \implication_variable_id_reg[4]_i_30_0 ;
  input \FSM_onehot_state[3]_i_119 ;
  input \FSM_onehot_state[3]_i_119_0 ;
  input \FSM_onehot_state[3]_i_119_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_119 ;
  wire \FSM_onehot_state[3]_i_119_0 ;
  wire \FSM_onehot_state[3]_i_119_1 ;
  wire \FSM_onehot_state[3]_i_211_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_98 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_143_n_0 ;
  wire \implication_variable_id[1]_i_143_n_0 ;
  wire \implication_variable_id[2]_i_222_n_0 ;
  wire \implication_variable_id[3]_i_118_n_0 ;
  wire \implication_variable_id[4]_i_195_n_0 ;
  wire \implication_variable_id[4]_i_343_n_0 ;
  wire \implication_variable_id[4]_i_344_n_0 ;
  wire \implication_variable_id_reg[0]_i_38 ;
  wire \implication_variable_id_reg[1]_i_38 ;
  wire \implication_variable_id_reg[2]_i_38 ;
  wire \implication_variable_id_reg[2]_i_38_0 ;
  wire \implication_variable_id_reg[3]_i_18 ;
  wire \implication_variable_id_reg[4]_i_30 ;
  wire \implication_variable_id_reg[4]_i_30_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__61_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_140 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_98 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_98 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_165 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_211_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_119 ),
        .I4(\FSM_onehot_state[3]_i_119_0 ),
        .I5(\FSM_onehot_state[3]_i_119_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_191 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_343_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_211 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_211_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_147 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_143 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_143_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_92 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_143_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_38 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[0]_i_38 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_143 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_143_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_92 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_143_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_38 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[1]_i_38 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_119 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_222_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_38 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[2]_i_38_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_222 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_222_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_118 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_118_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_48 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_118_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_30 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[3]_i_18 ),
        .O(\clause_count_reg[0]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_194 
       (.I0(\implication_variable_id[4]_i_343_n_0 ),
        .I1(\implication_variable_id[4]_i_344_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_195 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_343 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_343_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_344 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_344_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_74 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_195_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_30 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[4]_i_30_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \variable_1_assignment[1]_i_3__77 
       (.I0(clause_in_use_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__61 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__61_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__61_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39
   (\slv_reg0_reg[3] ,
    \slv_reg0_reg[2] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    clause_in_use_reg_0,
    Q,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__32 ,
    \FSM_onehot_state_reg[3]_i_77 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \slv_reg0_reg[2] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input clause_in_use_reg_0;
  input [3:0]Q;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__32 ;
  input \FSM_onehot_state_reg[3]_i_77 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_77 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_333_n_0 ;
  wire \implication_variable_id[4]_i_334_n_0 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[3] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__32 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__30_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_119 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_77 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_164 
       (.I0(\implication_variable_id[4]_i_334_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_140 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_138 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_138 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_217 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_113 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_184 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_333_n_0 ),
        .I4(\implication_variable_id[4]_i_334_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_185 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_333 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_333_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_334 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_334_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \variable_1_assignment[1]_i_3__17 
       (.I0(\variable_1_assignment[1]_i_2__32 ),
        .I1(clause_in_use_reg_0),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \variable_1_id[4]_i_1__30 
       (.I0(clause_in_use_reg_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__30_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \variable_3_assignment[1]_i_6__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__30_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4
   (\slv_reg0_reg[7] ,
    S,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \FSM_onehot_state_reg[0] ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id[2]_i_8 ,
    \implication_variable_id[2]_i_8_0 ,
    \implication_variable_id[3]_i_27 ,
    \implication_variable_id[4]_i_39 ,
    \implication_variable_id[4]_i_39_0 ,
    \implication_variable_id[3]_i_60 ,
    \implication_variable_id[3]_i_60_0 ,
    \implication_variable_id[4]_i_86 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_194 ,
    \FSM_onehot_state_reg[3]_i_220 ,
    \FSM_onehot_state_reg[3]_i_220_0 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output [0:0]S;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \FSM_onehot_state_reg[0] ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id[2]_i_8 ;
  input \implication_variable_id[2]_i_8_0 ;
  input \implication_variable_id[3]_i_27 ;
  input \implication_variable_id[4]_i_39 ;
  input \implication_variable_id[4]_i_39_0 ;
  input \implication_variable_id[3]_i_60 ;
  input \implication_variable_id[3]_i_60_0 ;
  input \implication_variable_id[4]_i_86 ;
  input [2:0]Q;
  input clause_in_use_reg_0;
  input [4:0]clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_194 ;
  input \FSM_onehot_state_reg[3]_i_220 ;
  input \FSM_onehot_state_reg[3]_i_220_0 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_273_n_0 ;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[3]_i_194 ;
  wire \FSM_onehot_state_reg[3]_i_220 ;
  wire \FSM_onehot_state_reg[3]_i_220_0 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_3__1_n_0;
  wire clause_in_use_reg_0;
  wire [4:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_173_n_0 ;
  wire \implication_variable_id[2]_i_174_n_0 ;
  wire \implication_variable_id[2]_i_8 ;
  wire \implication_variable_id[2]_i_89_n_0 ;
  wire \implication_variable_id[2]_i_8_0 ;
  wire \implication_variable_id[3]_i_156_n_0 ;
  wire \implication_variable_id[3]_i_27 ;
  wire \implication_variable_id[3]_i_60 ;
  wire \implication_variable_id[3]_i_60_0 ;
  wire \implication_variable_id[4]_i_244_n_0 ;
  wire \implication_variable_id[4]_i_39 ;
  wire \implication_variable_id[4]_i_39_0 ;
  wire \implication_variable_id[4]_i_86 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__37_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_235 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_273_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_194 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_259 
       (.I0(\FSM_onehot_state[3]_i_273_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_220 ),
        .I2(\FSM_onehot_state_reg[3]_i_220_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_273 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_173_n_0 ),
        .O(\FSM_onehot_state[3]_i_273_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    clause_in_use_i_2__15
       (.I0(clause_in_use_i_3__1_n_0),
        .I1(clause_in_use_reg_0),
        .I2(clause_in_use_reg_1[4]),
        .I3(clause_in_use_reg_1[2]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_1[1]),
        .O(\slv_reg0_reg[7] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__1
       (.I0(Q[2]),
        .I1(clause_in_use_reg_1[0]),
        .O(clause_in_use_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_113 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_67 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_67 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_173 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_173_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    \implication_variable_id[2]_i_174 
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(\implication_variable_id[2]_i_174_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_26 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_89_n_0 ),
        .I2(\implication_variable_id[2]_i_8 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[2]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    \implication_variable_id[2]_i_88 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_173_n_0 ),
        .I4(\implication_variable_id[2]_i_174_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_89 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_133 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_60 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[3]_i_60_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_156 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_156_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_76 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_156_n_0 ),
        .I2(\implication_variable_id[2]_i_8 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[3]_i_27 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_102 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_244_n_0 ),
        .I2(\implication_variable_id[4]_i_39 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[4]_i_39_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_221 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_39 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[4]_i_86 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_244 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_244_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_95
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(S));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \variable_1_assignment[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\FSM_onehot_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__37 
       (.I0(\slv_reg0_reg[7] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__37_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__37_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[4] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    clause_in_use_reg_0,
    Q,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_37 ,
    \implication_variable_id_reg[0]_i_37 ,
    \implication_variable_id_reg[1]_i_37 ,
    \implication_variable_id_reg[2]_i_37_0 ,
    \implication_variable_id_reg[4]_i_29 ,
    \implication_variable_id_reg[3]_i_17 ,
    \implication_variable_id_reg[4]_i_29_0 ,
    \variable_1_assignment[1]_i_2__26 ,
    \variable_1_assignment[1]_i_2__26_0 ,
    \FSM_onehot_state_reg[3]_i_103 ,
    \FSM_onehot_state_reg[3]_i_103_0 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[4] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input clause_in_use_reg_0;
  input [4:0]Q;
  input [0:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_37 ;
  input \implication_variable_id_reg[0]_i_37 ;
  input \implication_variable_id_reg[1]_i_37 ;
  input \implication_variable_id_reg[2]_i_37_0 ;
  input \implication_variable_id_reg[4]_i_29 ;
  input \implication_variable_id_reg[3]_i_17 ;
  input \implication_variable_id_reg[4]_i_29_0 ;
  input \variable_1_assignment[1]_i_2__26 ;
  input \variable_1_assignment[1]_i_2__26_0 ;
  input \FSM_onehot_state_reg[3]_i_103 ;
  input \FSM_onehot_state_reg[3]_i_103_0 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_103 ;
  wire \FSM_onehot_state_reg[3]_i_103_0 ;
  wire [4:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [0:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_137_n_0 ;
  wire \implication_variable_id[1]_i_137_n_0 ;
  wire \implication_variable_id[2]_i_216_n_0 ;
  wire \implication_variable_id[3]_i_112_n_0 ;
  wire \implication_variable_id[4]_i_183_n_0 ;
  wire \implication_variable_id[4]_i_331_n_0 ;
  wire \implication_variable_id[4]_i_332_n_0 ;
  wire \implication_variable_id_reg[0]_i_37 ;
  wire \implication_variable_id_reg[1]_i_37 ;
  wire \implication_variable_id_reg[2]_i_37 ;
  wire \implication_variable_id_reg[2]_i_37_0 ;
  wire \implication_variable_id_reg[3]_i_17 ;
  wire \implication_variable_id_reg[4]_i_29 ;
  wire \implication_variable_id_reg[4]_i_29_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__26 ;
  wire \variable_1_assignment[1]_i_2__26_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__24_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_145 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_103 ),
        .I2(\FSM_onehot_state_reg[3]_i_103_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_190 
       (.I0(\implication_variable_id[4]_i_332_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_212 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(clause_in_use_reg_1),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_141 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_137 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_137_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_89 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_137_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_37 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_37 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_137 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_137_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_89 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_137_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_37 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_37 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_116 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_216_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_37 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_37_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_216 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_216_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_112 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_112_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_45 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_112_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_29 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_17 ),
        .O(\clause_count_reg[0]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_182 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_331_n_0 ),
        .I4(\implication_variable_id[4]_i_332_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_183 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_183_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_331 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_331_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_332 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_332_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_71 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_183_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_29 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_29_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_81
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_assignment[1]_i_3__12 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\variable_1_assignment[1]_i_2__26 ),
        .I3(\variable_1_assignment[1]_i_2__26_0 ),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \variable_1_id[4]_i_1__24 
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(clause_in_use_reg_1),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__24_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__24_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41
   (\slv_reg0_reg[2] ,
    \variable_3_id_reg[3]_0 ,
    S,
    is_unit,
    implication_assignments,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    \variable_3_assignment[1]_i_2__66 ,
    \variable_3_assignment[1]_i_2__66_0 ,
    Q,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_98 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[2] ;
  output \variable_3_id_reg[3]_0 ;
  output [0:0]S;
  output [0:0]is_unit;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input \variable_3_assignment[1]_i_2__66 ;
  input \variable_3_assignment[1]_i_2__66_0 ;
  input [5:0]Q;
  input clause_in_use_reg_0;
  input [1:0]\FSM_onehot_state_reg[3]_i_98 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [1:0]\FSM_onehot_state_reg[3]_i_98 ;
  wire [5:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_3__12_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_337_n_0 ;
  wire \implication_variable_id[4]_i_338_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_id[4]_i_1__57_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__66 ;
  wire \variable_3_assignment[1]_i_2__66_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[3]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[3] ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_139 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_98 [1]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_188 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_337_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_210 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    clause_in_use_i_2__27
       (.I0(clause_in_use_i_3__12_n_0),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__12
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(clause_in_use_i_3__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_142 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_140 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_140 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_219 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_115 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg_n_0_[3] ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_188 
       (.I0(\implication_variable_id[4]_i_337_n_0 ),
        .I1(\implication_variable_id[4]_i_338_n_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_189 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_337 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_337_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_338 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_338_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__57 
       (.I0(\slv_reg0_reg[2] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__57_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__19 
       (.I0(\variable_3_id_reg_n_0_[3] ),
        .I1(\variable_3_assignment[1]_i_2__66 ),
        .I2(\variable_3_assignment[1]_i_2__66_0 ),
        .I3(\variable_3_id_reg_n_0_[1] ),
        .O(\variable_3_id_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__57_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42
   (\clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[8] ,
    \slv_reg0_reg[2] ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    clause_in_use_reg_0,
    Q,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_37 ,
    is_unit,
    \implication_variable_id_reg[0]_i_37 ,
    \implication_variable_id_reg[1]_i_37 ,
    \implication_variable_id_reg[2]_i_37_0 ,
    \implication_variable_id_reg[4]_i_29 ,
    \implication_variable_id_reg[3]_i_17 ,
    \implication_variable_id_reg[4]_i_29_0 ,
    \variable_1_assignment[1]_i_2__67 ,
    \FSM_onehot_state[3]_i_118 ,
    \FSM_onehot_state[3]_i_118_0 ,
    \FSM_onehot_state[3]_i_118_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[8] ;
  output \slv_reg0_reg[2] ;
  output \variable_1_assignment_reg[1]_1 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input clause_in_use_reg_0;
  input [3:0]Q;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_37 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_37 ;
  input \implication_variable_id_reg[1]_i_37 ;
  input \implication_variable_id_reg[2]_i_37_0 ;
  input \implication_variable_id_reg[4]_i_29 ;
  input \implication_variable_id_reg[3]_i_17 ;
  input \implication_variable_id_reg[4]_i_29_0 ;
  input \variable_1_assignment[1]_i_2__67 ;
  input \FSM_onehot_state[3]_i_118 ;
  input \FSM_onehot_state[3]_i_118_0 ;
  input \FSM_onehot_state[3]_i_118_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_118 ;
  wire \FSM_onehot_state[3]_i_118_0 ;
  wire \FSM_onehot_state[3]_i_118_1 ;
  wire \FSM_onehot_state[3]_i_209_n_0 ;
  wire [3:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_139_n_0 ;
  wire \implication_variable_id[1]_i_139_n_0 ;
  wire \implication_variable_id[2]_i_218_n_0 ;
  wire \implication_variable_id[3]_i_114_n_0 ;
  wire \implication_variable_id[4]_i_187_n_0 ;
  wire \implication_variable_id[4]_i_335_n_0 ;
  wire \implication_variable_id[4]_i_336_n_0 ;
  wire \implication_variable_id_reg[0]_i_37 ;
  wire \implication_variable_id_reg[1]_i_37 ;
  wire \implication_variable_id_reg[2]_i_37 ;
  wire \implication_variable_id_reg[2]_i_37_0 ;
  wire \implication_variable_id_reg[3]_i_17 ;
  wire \implication_variable_id_reg[4]_i_29 ;
  wire \implication_variable_id_reg[4]_i_29_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__67 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__60_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_163 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_209_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_118 ),
        .I4(\FSM_onehot_state[3]_i_118_0 ),
        .I5(\FSM_onehot_state[3]_i_118_1 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_189 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_335_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_209 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_209_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_143 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_139 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_139_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_90 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_139_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_37 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_37 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_139 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_139_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_90 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_139_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_37 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_37 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_117 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_218_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_37 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_37_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_218 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_218_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_114 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_114_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_46 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_114_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_29 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_17 ),
        .O(\clause_count_reg[0]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_186 
       (.I0(\implication_variable_id[4]_i_335_n_0 ),
        .I1(\implication_variable_id[4]_i_336_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_187 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_335 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_335_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_336 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_336_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_72 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_187_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_29 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_29_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__33 
       (.I0(\variable_1_assignment[1]_i_2__67 ),
        .I1(clause_in_use_reg_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_id[4]_i_1__60 
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__60_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \variable_3_assignment[1]_i_6__11 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__60_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \slv_reg0_reg[4] ,
    \slv_reg0_reg[5] ,
    S,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    is_unit,
    \variable_1_assignment[1]_i_2__31 ,
    \FSM_onehot_state_reg[3]_i_77 ,
    \FSM_onehot_state_reg[3]_i_103 ,
    \FSM_onehot_state_reg[3]_i_103_0 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \slv_reg0_reg[4] ;
  output \slv_reg0_reg[5] ;
  output [0:0]S;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \variable_1_assignment[1]_i_2__31 ;
  input \FSM_onehot_state_reg[3]_i_77 ;
  input \FSM_onehot_state_reg[3]_i_103 ;
  input \FSM_onehot_state_reg[3]_i_103_0 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_162_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_103 ;
  wire \FSM_onehot_state_reg[3]_i_103_0 ;
  wire \FSM_onehot_state_reg[3]_i_77 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_325_n_0 ;
  wire \implication_variable_id[4]_i_326_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \slv_reg0_reg[5] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__31 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__29_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_118 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_162_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_77 ),
        .O(S));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_144 
       (.I0(\FSM_onehot_state[3]_i_162_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_103 ),
        .I2(\FSM_onehot_state_reg[3]_i_103_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_162 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_325_n_0 ),
        .O(\FSM_onehot_state[3]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    clause_in_use_i_1
       (.I0(Q[0]),
        .I1(clause_in_use_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_136 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_134 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_134 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_213 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_109 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    \implication_variable_id[4]_i_176 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_325_n_0 ),
        .I4(\implication_variable_id[4]_i_326_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_177 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_325 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_325_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    \implication_variable_id[4]_i_326 
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(\implication_variable_id[4]_i_326_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_80
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__16 
       (.I0(\variable_1_assignment[1]_i_2__31 ),
        .I1(Q[0]),
        .I2(clause_in_use_reg_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(clause_in_use_reg_1),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \variable_1_id[4]_i_1__29 
       (.I0(Q[0]),
        .I1(clause_in_use_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__29_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \variable_3_assignment[1]_i_6__1 
       (.I0(clause_in_use_reg_1),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(clause_in_use_reg_0),
        .I4(Q[0]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__29_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44
   (\slv_reg0_reg[4] ,
    \clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[6] ,
    \slv_reg0_reg[3] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_36 ,
    \FSM_onehot_state_reg[3]_i_98 ,
    \implication_variable_id_reg[0]_i_36 ,
    \implication_variable_id_reg[1]_i_36 ,
    \implication_variable_id_reg[2]_i_36_0 ,
    \implication_variable_id_reg[4]_i_28 ,
    \implication_variable_id_reg[3]_i_16 ,
    \implication_variable_id_reg[4]_i_28_0 ,
    Q,
    clause_in_use_i_2__33,
    \FSM_onehot_state[3]_i_117 ,
    \FSM_onehot_state[3]_i_117_0 ,
    \FSM_onehot_state[3]_i_117_1 ,
    clause_in_use_reg_0,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[4] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[6] ;
  output \slv_reg0_reg[3] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_36 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_98 ;
  input \implication_variable_id_reg[0]_i_36 ;
  input \implication_variable_id_reg[1]_i_36 ;
  input \implication_variable_id_reg[2]_i_36_0 ;
  input \implication_variable_id_reg[4]_i_28 ;
  input \implication_variable_id_reg[3]_i_16 ;
  input \implication_variable_id_reg[4]_i_28_0 ;
  input [6:0]Q;
  input [0:0]clause_in_use_i_2__33;
  input \FSM_onehot_state[3]_i_117 ;
  input \FSM_onehot_state[3]_i_117_0 ;
  input \FSM_onehot_state[3]_i_117_1 ;
  input clause_in_use_reg_0;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_117 ;
  wire \FSM_onehot_state[3]_i_117_0 ;
  wire \FSM_onehot_state[3]_i_117_1 ;
  wire \FSM_onehot_state[3]_i_207_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_98 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_i_2__33;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_133_n_0 ;
  wire \implication_variable_id[1]_i_133_n_0 ;
  wire \implication_variable_id[2]_i_212_n_0 ;
  wire \implication_variable_id[3]_i_108_n_0 ;
  wire \implication_variable_id[4]_i_175_n_0 ;
  wire \implication_variable_id[4]_i_323_n_0 ;
  wire \implication_variable_id[4]_i_324_n_0 ;
  wire \implication_variable_id_reg[0]_i_36 ;
  wire \implication_variable_id_reg[1]_i_36 ;
  wire \implication_variable_id_reg[2]_i_36 ;
  wire \implication_variable_id_reg[2]_i_36_0 ;
  wire \implication_variable_id_reg[3]_i_16 ;
  wire \implication_variable_id_reg[4]_i_28 ;
  wire \implication_variable_id_reg[4]_i_28_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[4] ;
  wire \slv_reg0_reg[6] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__73_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_138 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_98 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_98 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_161 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_207_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_117 ),
        .I4(\FSM_onehot_state[3]_i_117_0 ),
        .I5(\FSM_onehot_state[3]_i_117_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_187 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_323_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_207 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_207_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[4] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    clause_in_use_i_2__37
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(\slv_reg0_reg[6] ),
        .I3(\slv_reg0_reg[3] ),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[4] ));
  LUT2 #(
    .INIT(4'hB)) 
    clause_in_use_i_3__14
       (.I0(Q[1]),
        .I1(clause_in_use_i_2__33),
        .O(\slv_reg0_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_4__3
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_137 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_133 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_133_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_87 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_133_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_36 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[0]_i_36 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_133 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_133_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_87 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_133_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_36 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[1]_i_36 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_114 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_212_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_36 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[2]_i_36_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_212 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_212_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_108 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_108_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_43 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_108_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_28 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[3]_i_16 ),
        .O(\clause_count_reg[0]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_174 
       (.I0(\implication_variable_id[4]_i_323_n_0 ),
        .I1(\implication_variable_id[4]_i_324_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_175 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_323 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_323_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_324 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_324_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_69 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_175_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_28 ),
        .I3(\FSM_onehot_state_reg[3]_i_98 [0]),
        .I4(\implication_variable_id_reg[4]_i_28_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__73 
       (.I0(\slv_reg0_reg[4] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__73_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__73_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45
   (\slv_reg0_reg[2] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \FSM_onehot_state_reg[0] ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_77 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[2] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \FSM_onehot_state_reg[0] ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [4:0]Q;
  input [2:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_77 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[3]_i_77 ;
  wire [4:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_3__15_n_0;
  wire [2:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_329_n_0 ;
  wire \implication_variable_id[4]_i_330_n_0 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__72_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(clause_in_use_reg_0[0]),
        .I1(clause_in_use_reg_0[1]),
        .O(\FSM_onehot_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_117 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_77 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_160 
       (.I0(\implication_variable_id[4]_i_330_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    clause_in_use_i_2__36
       (.I0(Q[0]),
        .I1(clause_in_use_reg_0[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(clause_in_use_i_3__15_n_0),
        .I5(clause_in_use_reg_1),
        .O(\slv_reg0_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__15
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(clause_in_use_i_3__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_138 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_136 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_136 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_215 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_111 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_180 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_329_n_0 ),
        .I4(\implication_variable_id[4]_i_330_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_181 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_329 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_329_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_330 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_330_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__72 
       (.I0(\slv_reg0_reg[2] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__72_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__72_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46
   (\FSM_onehot_state_reg[6] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_36 ,
    \implication_variable_id_reg[0]_i_36 ,
    \implication_variable_id_reg[1]_i_36 ,
    \implication_variable_id_reg[2]_i_36_0 ,
    \implication_variable_id_reg[4]_i_28 ,
    \implication_variable_id_reg[3]_i_16 ,
    \implication_variable_id_reg[4]_i_28_0 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    clause_in_use_reg_2,
    \FSM_onehot_state_reg[3]_i_103 ,
    \FSM_onehot_state_reg[3]_i_103_0 ,
    clause_in_use_reg_3,
    \variable_1_id_reg[4]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_3 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output \FSM_onehot_state_reg[6] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_36 ;
  input \implication_variable_id_reg[0]_i_36 ;
  input \implication_variable_id_reg[1]_i_36 ;
  input \implication_variable_id_reg[2]_i_36_0 ;
  input \implication_variable_id_reg[4]_i_28 ;
  input \implication_variable_id_reg[3]_i_16 ;
  input \implication_variable_id_reg[4]_i_28_0 ;
  input [0:0]Q;
  input [2:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input clause_in_use_reg_2;
  input \FSM_onehot_state_reg[3]_i_103 ;
  input \FSM_onehot_state_reg[3]_i_103_0 ;
  input clause_in_use_reg_3;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_3 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_103 ;
  wire \FSM_onehot_state_reg[3]_i_103_0 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [0:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [2:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_135_n_0 ;
  wire \implication_variable_id[1]_i_135_n_0 ;
  wire \implication_variable_id[2]_i_214_n_0 ;
  wire \implication_variable_id[3]_i_110_n_0 ;
  wire \implication_variable_id[4]_i_179_n_0 ;
  wire \implication_variable_id[4]_i_327_n_0 ;
  wire \implication_variable_id[4]_i_328_n_0 ;
  wire \implication_variable_id_reg[0]_i_36 ;
  wire \implication_variable_id_reg[1]_i_36 ;
  wire \implication_variable_id_reg[2]_i_36 ;
  wire \implication_variable_id_reg[2]_i_36_0 ;
  wire \implication_variable_id_reg[3]_i_16 ;
  wire \implication_variable_id_reg[4]_i_28 ;
  wire \implication_variable_id_reg[4]_i_28_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__71_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg[1]_3 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_143 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_103 ),
        .I2(\FSM_onehot_state_reg[3]_i_103_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_186 
       (.I0(\implication_variable_id[4]_i_328_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_208 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    clause_in_use_i_2__35
       (.I0(Q),
        .I1(clause_in_use_reg_0[1]),
        .I2(clause_in_use_reg_1),
        .I3(clause_in_use_reg_2),
        .I4(clause_in_use_reg_0[2]),
        .I5(clause_in_use_reg_0[0]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_3));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_139 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_135 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_135_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_88 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_135_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_36 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_36 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_135 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_135_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_88 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_135_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_36 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_36 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_115 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_214_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_36 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_36_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_214 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_214_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_110 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_110_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_44 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_110_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_28 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_16 ),
        .O(\clause_count_reg[0]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_178 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_327_n_0 ),
        .I4(\implication_variable_id[4]_i_328_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_179 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_179_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_327 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_327_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_328 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_328_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_70 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_179_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_28 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_28_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_79
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__71 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__71_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_3 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__71_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47
   (\slv_reg0_reg[4] ,
    \slv_reg0_reg[2] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    is_unit,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    Q,
    clause_in_use_reg_0,
    \FSM_onehot_state[3]_i_81 ,
    \FSM_onehot_state[3]_i_81_0 ,
    \FSM_onehot_state[3]_i_81_1 ,
    \FSM_onehot_state_reg[3]_i_59 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[4] ;
  output \slv_reg0_reg[2] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]is_unit;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [5:0]Q;
  input clause_in_use_reg_0;
  input \FSM_onehot_state[3]_i_81 ;
  input \FSM_onehot_state[3]_i_81_0 ;
  input \FSM_onehot_state[3]_i_81_1 ;
  input [1:0]\FSM_onehot_state_reg[3]_i_59 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_174_n_0 ;
  wire \FSM_onehot_state[3]_i_81 ;
  wire \FSM_onehot_state[3]_i_81_0 ;
  wire \FSM_onehot_state[3]_i_81_1 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_59 ;
  wire [5:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_317_n_0 ;
  wire \implication_variable_id[4]_i_318_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__69_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_102 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_59 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_128 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_174_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_81 ),
        .I4(\FSM_onehot_state[3]_i_81_0 ),
        .I5(\FSM_onehot_state[3]_i_81_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_154 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_317_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_174 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_174_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[4] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    clause_in_use_i_2__33
       (.I0(\slv_reg0_reg[2] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[4] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__7
       (.I0(Q[0]),
        .I1(Q[5]),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_164 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_162 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_162 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_241 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_105 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_168 
       (.I0(\implication_variable_id[4]_i_317_n_0 ),
        .I1(\implication_variable_id[4]_i_318_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_169 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_317 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_317_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_318 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_318_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__69 
       (.I0(\slv_reg0_reg[4] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__69_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__69_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48
   (\slv_reg0_reg[3] ,
    \clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[8] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_43 ,
    is_unit,
    \implication_variable_id_reg[0]_i_43 ,
    \implication_variable_id_reg[1]_i_43 ,
    \implication_variable_id_reg[2]_i_43_0 ,
    \implication_variable_id_reg[4]_i_27 ,
    \implication_variable_id_reg[3]_i_15 ,
    \implication_variable_id_reg[4]_i_27_0 ,
    \variable_1_assignment[1]_i_2__62 ,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_42 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[8] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_43 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_43 ;
  input \implication_variable_id_reg[1]_i_43 ;
  input \implication_variable_id_reg[2]_i_43_0 ;
  input \implication_variable_id_reg[4]_i_27 ;
  input \implication_variable_id_reg[3]_i_15 ;
  input \implication_variable_id_reg[4]_i_27_0 ;
  input \variable_1_assignment[1]_i_2__62 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_42 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_42 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_161_n_0 ;
  wire \implication_variable_id[1]_i_161_n_0 ;
  wire \implication_variable_id[2]_i_240_n_0 ;
  wire \implication_variable_id[3]_i_104_n_0 ;
  wire \implication_variable_id[4]_i_167_n_0 ;
  wire \implication_variable_id[4]_i_315_n_0 ;
  wire \implication_variable_id[4]_i_316_n_0 ;
  wire \implication_variable_id_reg[0]_i_43 ;
  wire \implication_variable_id_reg[1]_i_43 ;
  wire \implication_variable_id_reg[2]_i_43 ;
  wire \implication_variable_id_reg[2]_i_43_0 ;
  wire \implication_variable_id_reg[3]_i_15 ;
  wire \implication_variable_id_reg[4]_i_27 ;
  wire \implication_variable_id_reg[4]_i_27_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__62 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__55_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_127 
       (.I0(\implication_variable_id[4]_i_316_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_81 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_42 ),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(\slv_reg0_reg[3] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    clause_in_use_i_2__25
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_165 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_101 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_161_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_43 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_43 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_161 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_161_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_101 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_161_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_43 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_43 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_161 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_161_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_128 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_240_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_43 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_43_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_240 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_240_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_104 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_104_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_41 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_104_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_27 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_15 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_166 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_315_n_0 ),
        .I4(\implication_variable_id[4]_i_316_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_167 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_167_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_315 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_315_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_316 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_316_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_67 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_167_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_27 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_27_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \variable_1_assignment[1]_i_3__32 
       (.I0(\variable_1_assignment[1]_i_2__62 ),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(\slv_reg0_reg[3] ),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__55 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(\slv_reg0_reg[3] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__55_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__55_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49
   (\slv_reg0_reg[5] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_3_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    is_unit,
    \variable_3_assignment[1]_i_2__59 ,
    \variable_3_assignment[1]_i_2__59_0 ,
    \variable_3_assignment[1]_i_2__59_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_64 ,
    \FSM_onehot_state_reg[3]_i_64_0 ,
    clause_in_use_reg_2,
    \variable_2_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_3 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \variable_3_id_reg[4]_0 ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output [2:0]\variable_3_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \variable_3_assignment[1]_i_2__59 ;
  input \variable_3_assignment[1]_i_2__59_0 ;
  input \variable_3_assignment[1]_i_2__59_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_64 ;
  input \FSM_onehot_state_reg[3]_i_64_0 ;
  input clause_in_use_reg_2;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_3 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_64 ;
  wire \FSM_onehot_state_reg[3]_i_64_0 ;
  wire [3:0]Q;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_321_n_0 ;
  wire \implication_variable_id[4]_i_322_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__58_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg[1]_3 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__59 ;
  wire \variable_3_assignment[1]_i_2__59_0 ;
  wire \variable_3_assignment[1]_i_2__59_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [2:0]\variable_3_id_reg[3]_0 ;
  wire \variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[4] ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_107 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_64 ),
        .I2(\FSM_onehot_state_reg[3]_i_64_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_153 
       (.I0(\implication_variable_id[4]_i_322_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_175 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clause_in_use_i_2__28
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(clause_in_use_reg_0),
        .I3(clause_in_use_reg_1),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_166 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_164 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[3]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_164 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_243 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[3]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_107 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[3]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_172 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_321_n_0 ),
        .I4(\implication_variable_id[4]_i_322_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_173 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_321 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_321_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_322 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_322_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_53
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__58 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__58_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_3 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__47 
       (.I0(\slv_reg0_reg[5] ),
        .I1(\variable_3_assignment[1]_i_2__59 ),
        .I2(\variable_3_id_reg_n_0_[4] ),
        .I3(\variable_3_assignment[1]_i_2__59_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2__59_1 ),
        .O(\variable_3_id_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__58_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5
   (\slv_reg0_reg[6] ,
    \clause_count_reg[0]_rep__1 ,
    is_unit,
    \clause_count_reg[0]_rep__0 ,
    \slv_reg0_reg[7] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    implication_variable_ids,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_8 ,
    \FSM_onehot_state_reg[3]_i_215 ,
    \implication_variable_id[0]_i_8_0 ,
    \implication_variable_id[1]_i_8 ,
    \implication_variable_id[1]_i_8_0 ,
    \variable_1_assignment[1]_i_2__88 ,
    clause_in_use_reg_0,
    \FSM_onehot_state[3]_i_234 ,
    \FSM_onehot_state[3]_i_234_0 ,
    \FSM_onehot_state[3]_i_234_1 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[6] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep__0 ;
  output \slv_reg0_reg[7] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output [1:0]implication_variable_ids;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_8 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_215 ;
  input \implication_variable_id[0]_i_8_0 ;
  input \implication_variable_id[1]_i_8 ;
  input \implication_variable_id[1]_i_8_0 ;
  input \variable_1_assignment[1]_i_2__88 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state[3]_i_234 ;
  input \FSM_onehot_state[3]_i_234_0 ;
  input \FSM_onehot_state[3]_i_234_1 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_234 ;
  wire \FSM_onehot_state[3]_i_234_0 ;
  wire \FSM_onehot_state[3]_i_234_1 ;
  wire \FSM_onehot_state[3]_i_295_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_215 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_66_n_0 ;
  wire \implication_variable_id[0]_i_8 ;
  wire \implication_variable_id[0]_i_8_0 ;
  wire \implication_variable_id[1]_i_66_n_0 ;
  wire \implication_variable_id[1]_i_8 ;
  wire \implication_variable_id[1]_i_8_0 ;
  wire \implication_variable_id[2]_i_171_n_0 ;
  wire \implication_variable_id[2]_i_172_n_0 ;
  wire [1:0]implication_variable_ids;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__88 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__49_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_254 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_215 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_215 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_272 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_295_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_234 ),
        .I4(\FSM_onehot_state[3]_i_234_0 ),
        .I5(\FSM_onehot_state[3]_i_234_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_288 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_171_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_295 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_295_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    clause_in_use_i_1
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(\slv_reg0_reg[6] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    clause_in_use_i_2__21
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_114 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_25 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_66_n_0 ),
        .I2(\implication_variable_id[0]_i_8 ),
        .I3(\FSM_onehot_state_reg[3]_i_215 [0]),
        .I4(\implication_variable_id[0]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_66 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_25 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_66_n_0 ),
        .I2(\implication_variable_id[1]_i_8 ),
        .I3(\FSM_onehot_state_reg[3]_i_215 [0]),
        .I4(\implication_variable_id[1]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_66 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_171 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_171_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_172 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_172_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_86 
       (.I0(\implication_variable_id[2]_i_171_n_0 ),
        .I1(\implication_variable_id[2]_i_172_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_87 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000006800)) 
    \implication_variable_id[3]_i_132 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_172_n_0 ),
        .I4(\implication_variable_id[2]_i_171_n_0 ),
        .I5(\implication_variable_id[0]_i_66_n_0 ),
        .O(implication_variable_ids[0]));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_155 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000006800)) 
    \implication_variable_id[4]_i_220 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_172_n_0 ),
        .I4(\implication_variable_id[2]_i_171_n_0 ),
        .I5(\implication_variable_id[1]_i_66_n_0 ),
        .O(implication_variable_ids[1]));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_243 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__41 
       (.I0(\variable_1_assignment[1]_i_2__88 ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(\slv_reg0_reg[6] ),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \variable_1_id[4]_i_1__49 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(\slv_reg0_reg[6] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__49_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__49_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50
   (\slv_reg0_reg[8] ,
    \clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[6] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_43 ,
    \FSM_onehot_state_reg[3]_i_59 ,
    \implication_variable_id_reg[0]_i_43 ,
    \implication_variable_id_reg[1]_i_43 ,
    \implication_variable_id_reg[2]_i_43_0 ,
    \implication_variable_id_reg[4]_i_27 ,
    \implication_variable_id_reg[3]_i_15 ,
    \implication_variable_id_reg[4]_i_27_0 ,
    \variable_1_assignment[1]_i_2__60 ,
    \FSM_onehot_state[3]_i_80 ,
    \FSM_onehot_state[3]_i_80_0 ,
    \FSM_onehot_state[3]_i_80_1 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[6] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input [0:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_43 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_59 ;
  input \implication_variable_id_reg[0]_i_43 ;
  input \implication_variable_id_reg[1]_i_43 ;
  input \implication_variable_id_reg[2]_i_43_0 ;
  input \implication_variable_id_reg[4]_i_27 ;
  input \implication_variable_id_reg[3]_i_15 ;
  input \implication_variable_id_reg[4]_i_27_0 ;
  input \variable_1_assignment[1]_i_2__60 ;
  input \FSM_onehot_state[3]_i_80 ;
  input \FSM_onehot_state[3]_i_80_0 ;
  input \FSM_onehot_state[3]_i_80_1 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_172_n_0 ;
  wire \FSM_onehot_state[3]_i_80 ;
  wire \FSM_onehot_state[3]_i_80_0 ;
  wire \FSM_onehot_state[3]_i_80_1 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_59 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_163_n_0 ;
  wire \implication_variable_id[1]_i_163_n_0 ;
  wire \implication_variable_id[2]_i_242_n_0 ;
  wire \implication_variable_id[3]_i_106_n_0 ;
  wire \implication_variable_id[4]_i_171_n_0 ;
  wire \implication_variable_id[4]_i_319_n_0 ;
  wire \implication_variable_id[4]_i_320_n_0 ;
  wire \implication_variable_id_reg[0]_i_43 ;
  wire \implication_variable_id_reg[1]_i_43 ;
  wire \implication_variable_id_reg[2]_i_43 ;
  wire \implication_variable_id_reg[2]_i_43_0 ;
  wire \implication_variable_id_reg[3]_i_15 ;
  wire \implication_variable_id_reg[4]_i_27 ;
  wire \implication_variable_id_reg[4]_i_27_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__60 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__87_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_101 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_59 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_59 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_126 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_172_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_80 ),
        .I4(\FSM_onehot_state[3]_i_80_0 ),
        .I5(\FSM_onehot_state[3]_i_80_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_152 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_319_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_172 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_172_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(Q[4]),
        .I1(clause_in_use_reg_0),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\slv_reg0_reg[8] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    clause_in_use_i_2__49
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[0]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_167 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_102 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_163_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_43 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[0]_i_43 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_163 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_163_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_102 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_163_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_43 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[1]_i_43 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_163 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_163_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_129 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_242_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_43 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[2]_i_43_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_242 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_242_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_106 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_106_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_42 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_106_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_27 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[3]_i_15 ),
        .O(\clause_count_reg[0]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_170 
       (.I0(\implication_variable_id[4]_i_319_n_0 ),
        .I1(\implication_variable_id[4]_i_320_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_171 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_319 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_319_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_320 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_320_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_68 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_171_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_27 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[4]_i_27_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    \variable_1_assignment[1]_i_3__31 
       (.I0(\variable_1_assignment[1]_i_2__60 ),
        .I1(Q[4]),
        .I2(clause_in_use_reg_0),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\slv_reg0_reg[8] ),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[4]_i_1__87 
       (.I0(Q[4]),
        .I1(clause_in_use_reg_0),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\slv_reg0_reg[8] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__87_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__87_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51
   (\FSM_onehot_state_reg[6] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \FSM_onehot_state_reg[3]_i_42 ,
    clause_in_use_reg_2,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \FSM_onehot_state_reg[6] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \FSM_onehot_state_reg[3]_i_42 ;
  input clause_in_use_reg_2;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_42 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_309_n_0 ;
  wire \implication_variable_id[4]_i_310_n_0 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__77_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_125 
       (.I0(\implication_variable_id[4]_i_310_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_80 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_42 ),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(clause_in_use_reg_0),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_160 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_158 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_158 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_237 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_101 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_160 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_309_n_0 ),
        .I4(\implication_variable_id[4]_i_310_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_161 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_309 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_309_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_310 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_310_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \variable_1_assignment[1]_i_3__82 
       (.I0(clause_in_use_reg_1),
        .I1(clause_in_use_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__77 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(clause_in_use_reg_0),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__77_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__77_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[6] ,
    \slv_reg0_reg[8] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_42 ,
    \implication_variable_id_reg[0]_i_42 ,
    \implication_variable_id_reg[1]_i_42 ,
    \implication_variable_id_reg[2]_i_42_0 ,
    \implication_variable_id_reg[4]_i_26 ,
    \implication_variable_id_reg[3]_i_14 ,
    \implication_variable_id_reg[4]_i_26_0 ,
    \variable_1_assignment[1]_i_2__23 ,
    \FSM_onehot_state_reg[3]_i_64 ,
    \FSM_onehot_state_reg[3]_i_64_0 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[6] ;
  output \slv_reg0_reg[8] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_42 ;
  input \implication_variable_id_reg[0]_i_42 ;
  input \implication_variable_id_reg[1]_i_42 ;
  input \implication_variable_id_reg[2]_i_42_0 ;
  input \implication_variable_id_reg[4]_i_26 ;
  input \implication_variable_id_reg[3]_i_14 ;
  input \implication_variable_id_reg[4]_i_26_0 ;
  input \variable_1_assignment[1]_i_2__23 ;
  input \FSM_onehot_state_reg[3]_i_64 ;
  input \FSM_onehot_state_reg[3]_i_64_0 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_64 ;
  wire \FSM_onehot_state_reg[3]_i_64_0 ;
  wire [3:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_157_n_0 ;
  wire \implication_variable_id[1]_i_157_n_0 ;
  wire \implication_variable_id[2]_i_236_n_0 ;
  wire \implication_variable_id[3]_i_100_n_0 ;
  wire \implication_variable_id[4]_i_159_n_0 ;
  wire \implication_variable_id[4]_i_307_n_0 ;
  wire \implication_variable_id[4]_i_308_n_0 ;
  wire \implication_variable_id_reg[0]_i_42 ;
  wire \implication_variable_id_reg[1]_i_42 ;
  wire \implication_variable_id_reg[2]_i_42 ;
  wire \implication_variable_id_reg[2]_i_42_0 ;
  wire \implication_variable_id_reg[3]_i_14 ;
  wire \implication_variable_id_reg[4]_i_26 ;
  wire \implication_variable_id_reg[4]_i_26_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__23 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__21_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_106 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_64 ),
        .I2(\FSM_onehot_state_reg[3]_i_64_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_151 
       (.I0(\implication_variable_id[4]_i_308_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_173 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_161 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_157 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_157_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_99 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_157_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_42 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_42 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_157 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_157_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_99 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_157_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_42 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_42 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_126 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_236_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_42 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_42_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_236 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_236_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_100 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_100_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_39 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_100_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_26 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_14 ),
        .O(\clause_count_reg[0]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_158 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_307_n_0 ),
        .I4(\implication_variable_id[4]_i_308_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_159 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_159_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_307 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_307_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_308 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_308_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_65 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_159_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_26 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_26_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_52
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \variable_1_assignment[1]_i_3__9 
       (.I0(\variable_1_assignment[1]_i_2__23 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \variable_1_id[4]_i_1__21 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \variable_3_assignment[1]_i_6 
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__21_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53
   (\FSM_onehot_state_reg[6] ,
    \slv_reg0_reg[8] ,
    \slv_reg0_reg[6] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    is_unit,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__58 ,
    clause_in_use_reg_0,
    \FSM_onehot_state[3]_i_79 ,
    \FSM_onehot_state[3]_i_79_0 ,
    \FSM_onehot_state[3]_i_79_1 ,
    \FSM_onehot_state_reg[3]_i_59 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \FSM_onehot_state_reg[6] ;
  output \slv_reg0_reg[8] ;
  output \slv_reg0_reg[6] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]is_unit;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__58 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state[3]_i_79 ;
  input \FSM_onehot_state[3]_i_79_0 ;
  input \FSM_onehot_state[3]_i_79_1 ;
  input [1:0]\FSM_onehot_state_reg[3]_i_59 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_170_n_0 ;
  wire \FSM_onehot_state[3]_i_79 ;
  wire \FSM_onehot_state[3]_i_79_0 ;
  wire \FSM_onehot_state[3]_i_79_1 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_59 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_313_n_0 ;
  wire \implication_variable_id[4]_i_314_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__58 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__85_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_100 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_59 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_124 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_170_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_79 ),
        .I4(\FSM_onehot_state[3]_i_79_0 ),
        .I5(\FSM_onehot_state[3]_i_79_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_150 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_313_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_170 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(\FSM_onehot_state_reg[6] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    clause_in_use_i_2__50
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_162 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_160 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_160 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_239 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_103 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_164 
       (.I0(\implication_variable_id[4]_i_313_n_0 ),
        .I1(\implication_variable_id[4]_i_314_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_165 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_313 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_313_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_314 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_314_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \variable_1_assignment[1]_i_3__30 
       (.I0(\variable_1_assignment[1]_i_2__58 ),
        .I1(Q[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\FSM_onehot_state_reg[6] ),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__85 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(\FSM_onehot_state_reg[6] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__85_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \variable_3_assignment[1]_i_6__12 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[6]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__85_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54
   (\slv_reg0_reg[2] ,
    \slv_reg0_reg[6] ,
    \clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_3_id_reg[4]_0 ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_3_id_reg[3]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    Q,
    \implication_variable_id_reg[2]_i_42 ,
    is_unit,
    \implication_variable_id_reg[0]_i_42 ,
    \implication_variable_id_reg[1]_i_42 ,
    \implication_variable_id_reg[2]_i_42_0 ,
    \implication_variable_id_reg[4]_i_26 ,
    \implication_variable_id_reg[3]_i_14 ,
    \implication_variable_id_reg[4]_i_26_0 ,
    \variable_3_assignment[1]_i_2__55 ,
    \variable_3_assignment[1]_i_2__55_0 ,
    \variable_3_assignment[1]_i_2__55_1 ,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_42 ,
    clause_in_use_reg_1,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[2] ;
  output \slv_reg0_reg[6] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_3_id_reg[4]_0 ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [2:0]\variable_3_id_reg[3]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [6:0]Q;
  input \implication_variable_id_reg[2]_i_42 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_42 ;
  input \implication_variable_id_reg[1]_i_42 ;
  input \implication_variable_id_reg[2]_i_42_0 ;
  input \implication_variable_id_reg[4]_i_26 ;
  input \implication_variable_id_reg[3]_i_14 ;
  input \implication_variable_id_reg[4]_i_26_0 ;
  input \variable_3_assignment[1]_i_2__55 ;
  input \variable_3_assignment[1]_i_2__55_0 ;
  input \variable_3_assignment[1]_i_2__55_1 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_42 ;
  input clause_in_use_reg_1;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_42 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_159_n_0 ;
  wire \implication_variable_id[1]_i_159_n_0 ;
  wire \implication_variable_id[2]_i_238_n_0 ;
  wire \implication_variable_id[3]_i_102_n_0 ;
  wire \implication_variable_id[4]_i_163_n_0 ;
  wire \implication_variable_id[4]_i_311_n_0 ;
  wire \implication_variable_id[4]_i_312_n_0 ;
  wire \implication_variable_id_reg[0]_i_42 ;
  wire \implication_variable_id_reg[1]_i_42 ;
  wire \implication_variable_id_reg[2]_i_42 ;
  wire \implication_variable_id_reg[2]_i_42_0 ;
  wire \implication_variable_id_reg[3]_i_14 ;
  wire \implication_variable_id_reg[4]_i_26 ;
  wire \implication_variable_id_reg[4]_i_26_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[6] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__88_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__55 ;
  wire \variable_3_assignment[1]_i_2__55_0 ;
  wire \variable_3_assignment[1]_i_2__55_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [2:0]\variable_3_id_reg[3]_0 ;
  wire \variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[4] ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_123 
       (.I0(\implication_variable_id[4]_i_312_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_79 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_42 ),
        .O(S));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    clause_in_use_i_2__47
       (.I0(\slv_reg0_reg[6] ),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(Q[6]),
        .O(\slv_reg0_reg[2] ));
  LUT3 #(
    .INIT(8'h7F)) 
    clause_in_use_i_3__18
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_163 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_100 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_159_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_42 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_42 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_159 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[3]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_159_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_100 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_159_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_42 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_42 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_159 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_159_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_127 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_238_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_42 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_42_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_238 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[3]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_238_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_102 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[3]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_102_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_40 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_102_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_26 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_14 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_162 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_311_n_0 ),
        .I4(\implication_variable_id[4]_i_312_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_163 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_163_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_311 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_311_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_312 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_312_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_66 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_163_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_26 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_26_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__88 
       (.I0(\slv_reg0_reg[2] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__88_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__44 
       (.I0(\slv_reg0_reg[2] ),
        .I1(\variable_3_assignment[1]_i_2__55 ),
        .I2(\variable_3_id_reg_n_0_[4] ),
        .I3(\variable_3_assignment[1]_i_2__55_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2__55_1 ),
        .O(\variable_3_id_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__88_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_3_id_reg[4]_0 ,
    \slv_reg0_reg[4] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_3_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    clause_in_use_reg_2,
    s01_axi_aresetn,
    is_unit,
    \variable_3_assignment[1]_i_2 ,
    \variable_3_assignment[1]_i_2_0 ,
    \variable_3_assignment[1]_i_2_1 ,
    \FSM_onehot_state_reg[3]_i_64 ,
    \FSM_onehot_state_reg[3]_i_64_0 ,
    clause_in_use_reg_3,
    \variable_2_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_3 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \variable_3_id_reg[4]_0 ;
  output \slv_reg0_reg[4] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output [2:0]\variable_3_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input clause_in_use_reg_2;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \variable_3_assignment[1]_i_2 ;
  input \variable_3_assignment[1]_i_2_0 ;
  input \variable_3_assignment[1]_i_2_1 ;
  input \FSM_onehot_state_reg[3]_i_64 ;
  input \FSM_onehot_state_reg[3]_i_64_0 ;
  input clause_in_use_reg_3;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_3 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_64 ;
  wire \FSM_onehot_state_reg[3]_i_64_0 ;
  wire [3:0]Q;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_3;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_301_n_0 ;
  wire \implication_variable_id[4]_i_302_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg[1]_3 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2 ;
  wire \variable_3_assignment[1]_i_2_0 ;
  wire \variable_3_assignment[1]_i_2_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [2:0]\variable_3_id_reg[3]_0 ;
  wire \variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[4] ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_105 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_64 ),
        .I2(\FSM_onehot_state_reg[3]_i_64_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_149 
       (.I0(\implication_variable_id[4]_i_302_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_171 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(clause_in_use_reg_0),
        .I3(clause_in_use_reg_1),
        .I4(clause_in_use_reg_2),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_3));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_156 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_154 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[3]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_154 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_233 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[3]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_97 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[3]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_152 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_301_n_0 ),
        .I4(\implication_variable_id[4]_i_302_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_153 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_301 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_301_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_302 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_302_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_51
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \variable_1_assignment[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(clause_in_use_reg_1),
        .I3(clause_in_use_reg_0),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \variable_1_id[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(clause_in_use_reg_0),
        .I3(clause_in_use_reg_1),
        .I4(clause_in_use_reg_2),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_3 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3 
       (.I0(\slv_reg0_reg[4] ),
        .I1(\variable_3_assignment[1]_i_2 ),
        .I2(\variable_3_id_reg_n_0_[4] ),
        .I3(\variable_3_assignment[1]_i_2_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2_1 ),
        .O(\variable_3_id_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56
   (\clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[6] ,
    \slv_reg0_reg[8] ,
    \variable_3_id_reg[3]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_41 ,
    \FSM_onehot_state_reg[3]_i_59 ,
    \implication_variable_id_reg[0]_i_41 ,
    \implication_variable_id_reg[1]_i_41 ,
    \implication_variable_id_reg[2]_i_41_0 ,
    \implication_variable_id_reg[4]_i_25 ,
    \implication_variable_id_reg[3]_i_13 ,
    \implication_variable_id_reg[4]_i_25_0 ,
    \variable_1_assignment[1]_i_2__24 ,
    \variable_3_assignment[1]_i_2__22 ,
    \variable_3_assignment[1]_i_2__22_0 ,
    \FSM_onehot_state[3]_i_78 ,
    \FSM_onehot_state[3]_i_78_0 ,
    \FSM_onehot_state[3]_i_78_1 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[6] ;
  output \slv_reg0_reg[8] ;
  output \variable_3_id_reg[3]_0 ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_41 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_59 ;
  input \implication_variable_id_reg[0]_i_41 ;
  input \implication_variable_id_reg[1]_i_41 ;
  input \implication_variable_id_reg[2]_i_41_0 ;
  input \implication_variable_id_reg[4]_i_25 ;
  input \implication_variable_id_reg[3]_i_13 ;
  input \implication_variable_id_reg[4]_i_25_0 ;
  input \variable_1_assignment[1]_i_2__24 ;
  input \variable_3_assignment[1]_i_2__22 ;
  input \variable_3_assignment[1]_i_2__22_0 ;
  input \FSM_onehot_state[3]_i_78 ;
  input \FSM_onehot_state[3]_i_78_0 ;
  input \FSM_onehot_state[3]_i_78_1 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_168_n_0 ;
  wire \FSM_onehot_state[3]_i_78 ;
  wire \FSM_onehot_state[3]_i_78_0 ;
  wire \FSM_onehot_state[3]_i_78_1 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_59 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_153_n_0 ;
  wire \implication_variable_id[1]_i_153_n_0 ;
  wire \implication_variable_id[2]_i_232_n_0 ;
  wire \implication_variable_id[3]_i_96_n_0 ;
  wire \implication_variable_id[4]_i_151_n_0 ;
  wire \implication_variable_id[4]_i_299_n_0 ;
  wire \implication_variable_id[4]_i_300_n_0 ;
  wire \implication_variable_id_reg[0]_i_41 ;
  wire \implication_variable_id_reg[1]_i_41 ;
  wire \implication_variable_id_reg[2]_i_41 ;
  wire \implication_variable_id_reg[2]_i_41_0 ;
  wire \implication_variable_id_reg[3]_i_13 ;
  wire \implication_variable_id_reg[4]_i_25 ;
  wire \implication_variable_id_reg[4]_i_25_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__24 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__22_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__22 ;
  wire \variable_3_assignment[1]_i_2__22_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[3]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[3] ;
  wire variable_3_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_122 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_168_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_78 ),
        .I4(\FSM_onehot_state[3]_i_78_0 ),
        .I5(\FSM_onehot_state[3]_i_78_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_148 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_299_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_168 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_168_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_99 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_59 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_59 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_157 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_153 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_153_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_97 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_153_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_41 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[0]_i_41 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_153 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_153_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_97 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_153_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_41 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[1]_i_41 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_124 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_232_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_41 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[2]_i_41_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_232 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_232_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_37 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_96_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_25 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[3]_i_13 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_96 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg_n_0_[3] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_150 
       (.I0(\implication_variable_id[4]_i_299_n_0 ),
        .I1(\implication_variable_id[4]_i_300_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_151 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_299 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_299_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_300 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_300_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_63 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_151_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_25 ),
        .I3(\FSM_onehot_state_reg[3]_i_59 [0]),
        .I4(\implication_variable_id_reg[4]_i_25_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \variable_1_assignment[1]_i_3__10 
       (.I0(\variable_1_assignment[1]_i_2__24 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \variable_1_id[4]_i_1__22 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__13 
       (.I0(\variable_3_id_reg_n_0_[3] ),
        .I1(\variable_3_assignment[1]_i_2__22 ),
        .I2(\variable_3_assignment[1]_i_2__22_0 ),
        .I3(\variable_3_id_reg_n_0_[1] ),
        .O(\variable_3_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \variable_3_assignment[1]_i_6__0 
       (.I0(clause_in_use_reg_0),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__22_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57
   (\slv_reg0_reg[5] ,
    \slv_reg0_reg[8] ,
    \slv_reg0_reg[6] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__56 ,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_42 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output \slv_reg0_reg[8] ;
  output \slv_reg0_reg[6] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__56 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_42 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_42 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_305_n_0 ;
  wire \implication_variable_id[4]_i_306_n_0 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__56 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__82_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_121 
       (.I0(\implication_variable_id[4]_i_306_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_78 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_42 ),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(\slv_reg0_reg[5] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    clause_in_use_i_2__42
       (.I0(Q[3]),
        .I1(clause_in_use_reg_0),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_158 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_156 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_156 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_235 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_99 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_156 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_305_n_0 ),
        .I4(\implication_variable_id[4]_i_306_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_157 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_305 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_305_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_306 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_306_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \variable_1_assignment[1]_i_3__29 
       (.I0(\variable_1_assignment[1]_i_2__56 ),
        .I1(Q[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\slv_reg0_reg[5] ),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__82 
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(\slv_reg0_reg[5] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__82_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \variable_3_assignment[1]_i_5__73 
       (.I0(\slv_reg0_reg[5] ),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[6]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__82_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[4] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_41 ,
    \implication_variable_id_reg[0]_i_41 ,
    \implication_variable_id_reg[1]_i_41 ,
    \implication_variable_id_reg[2]_i_41_0 ,
    \implication_variable_id_reg[4]_i_25 ,
    \implication_variable_id_reg[3]_i_13 ,
    \implication_variable_id_reg[4]_i_25_0 ,
    \variable_1_assignment[1]_i_2__55 ,
    \variable_1_assignment[1]_i_2__55_0 ,
    \FSM_onehot_state_reg[3]_i_64 ,
    \FSM_onehot_state_reg[3]_i_64_0 ,
    clause_in_use_reg_2,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[4] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [4:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_41 ;
  input \implication_variable_id_reg[0]_i_41 ;
  input \implication_variable_id_reg[1]_i_41 ;
  input \implication_variable_id_reg[2]_i_41_0 ;
  input \implication_variable_id_reg[4]_i_25 ;
  input \implication_variable_id_reg[3]_i_13 ;
  input \implication_variable_id_reg[4]_i_25_0 ;
  input \variable_1_assignment[1]_i_2__55 ;
  input \variable_1_assignment[1]_i_2__55_0 ;
  input \FSM_onehot_state_reg[3]_i_64 ;
  input \FSM_onehot_state_reg[3]_i_64_0 ;
  input clause_in_use_reg_2;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_64 ;
  wire \FSM_onehot_state_reg[3]_i_64_0 ;
  wire [4:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_155_n_0 ;
  wire \implication_variable_id[1]_i_155_n_0 ;
  wire \implication_variable_id[2]_i_234_n_0 ;
  wire \implication_variable_id[3]_i_98_n_0 ;
  wire \implication_variable_id[4]_i_155_n_0 ;
  wire \implication_variable_id[4]_i_303_n_0 ;
  wire \implication_variable_id[4]_i_304_n_0 ;
  wire \implication_variable_id_reg[0]_i_41 ;
  wire \implication_variable_id_reg[1]_i_41 ;
  wire \implication_variable_id_reg[2]_i_41 ;
  wire \implication_variable_id_reg[2]_i_41_0 ;
  wire \implication_variable_id_reg[3]_i_13 ;
  wire \implication_variable_id_reg[4]_i_25 ;
  wire \implication_variable_id_reg[4]_i_25_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__55 ;
  wire \variable_1_assignment[1]_i_2__55_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__81_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_104 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_64 ),
        .I2(\FSM_onehot_state_reg[3]_i_64_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_147 
       (.I0(\implication_variable_id[4]_i_304_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_169 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(clause_in_use_reg_0),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_159 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_155 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_155_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_98 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_155_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_41 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_41 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_155 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_155_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_98 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_155_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_41 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_41 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_125 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_234_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_41 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_41_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_234 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_234_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_38 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_98_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_25 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_13 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_98 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_154 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_303_n_0 ),
        .I4(\implication_variable_id[4]_i_304_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_155 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_155_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_303 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_303_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_304 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_304_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_64 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_155_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_25 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_25_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_50
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \variable_1_assignment[1]_i_3__83 
       (.I0(\variable_1_assignment[1]_i_2__55 ),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\variable_1_assignment[1]_i_2__55_0 ),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \variable_1_id[4]_i_1__81 
       (.I0(Q[2]),
        .I1(clause_in_use_reg_0),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__81_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__81_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59
   (\slv_reg0_reg[3] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    is_unit,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \FSM_onehot_state[3]_i_46 ,
    \FSM_onehot_state[3]_i_46_0 ,
    \FSM_onehot_state[3]_i_46_1 ,
    \FSM_onehot_state_reg[3]_i_27 ,
    clause_in_use_reg_2,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]is_unit;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \FSM_onehot_state[3]_i_46 ;
  input \FSM_onehot_state[3]_i_46_0 ;
  input \FSM_onehot_state[3]_i_46_1 ;
  input [1:0]\FSM_onehot_state_reg[3]_i_27 ;
  input clause_in_use_reg_2;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_135_n_0 ;
  wire \FSM_onehot_state[3]_i_46 ;
  wire \FSM_onehot_state[3]_i_46_0 ;
  wire \FSM_onehot_state[3]_i_46_1 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_27 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_293_n_0 ;
  wire \implication_variable_id[4]_i_294_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__86_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_115 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_293_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_135 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_135_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_63 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_27 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_89 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_135_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_46 ),
        .I4(\FSM_onehot_state[3]_i_46_0 ),
        .I5(\FSM_onehot_state[3]_i_46_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(clause_in_use_reg_0),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_152 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_150 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_150 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_229 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_93 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_144 
       (.I0(\implication_variable_id[4]_i_293_n_0 ),
        .I1(\implication_variable_id[4]_i_294_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_145 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_293 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_293_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_294 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_294_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \variable_1_assignment[1]_i_3__85 
       (.I0(clause_in_use_reg_1),
        .I1(Q[0]),
        .I2(clause_in_use_reg_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \variable_1_id[4]_i_1__86 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(clause_in_use_reg_0),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__86_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__86_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6
   (\clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    \slv_reg0_reg[7] ,
    \slv_reg0_reg[5] ,
    \slv_reg0_reg[8] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_8 ,
    is_unit,
    \implication_variable_id[2]_i_8_0 ,
    \implication_variable_id[3]_i_27 ,
    \implication_variable_id[4]_i_39 ,
    \implication_variable_id[4]_i_39_0 ,
    \implication_variable_id_reg[3]_i_22 ,
    implication_variable_ids,
    \implication_variable_id_reg[4]_i_34 ,
    \implication_variable_id_reg[3]_i_22_0 ,
    \implication_variable_id_reg[4]_i_34_0 ,
    \variable_1_assignment[1]_i_2__87 ,
    \variable_3_assignment[1]_i_3__64 ,
    \FSM_onehot_state_reg[3]_i_194 ,
    clause_in_use_reg_1,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output \slv_reg0_reg[7] ;
  output \slv_reg0_reg[5] ;
  output \slv_reg0_reg[8] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input [5:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_8 ;
  input [0:0]is_unit;
  input \implication_variable_id[2]_i_8_0 ;
  input \implication_variable_id[3]_i_27 ;
  input \implication_variable_id[4]_i_39 ;
  input \implication_variable_id[4]_i_39_0 ;
  input \implication_variable_id_reg[3]_i_22 ;
  input [1:0]implication_variable_ids;
  input [0:0]\implication_variable_id_reg[4]_i_34 ;
  input \implication_variable_id_reg[3]_i_22_0 ;
  input \implication_variable_id_reg[4]_i_34_0 ;
  input \variable_1_assignment[1]_i_2__87 ;
  input \variable_3_assignment[1]_i_3__64 ;
  input \FSM_onehot_state_reg[3]_i_194 ;
  input clause_in_use_reg_1;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_194 ;
  wire [5:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_169_n_0 ;
  wire \implication_variable_id[2]_i_170_n_0 ;
  wire \implication_variable_id[2]_i_8 ;
  wire \implication_variable_id[2]_i_85_n_0 ;
  wire \implication_variable_id[2]_i_8_0 ;
  wire \implication_variable_id[3]_i_154_n_0 ;
  wire \implication_variable_id[3]_i_27 ;
  wire \implication_variable_id[4]_i_242_n_0 ;
  wire \implication_variable_id[4]_i_39 ;
  wire \implication_variable_id[4]_i_39_0 ;
  wire \implication_variable_id_reg[3]_i_22 ;
  wire \implication_variable_id_reg[3]_i_22_0 ;
  wire [0:0]\implication_variable_id_reg[4]_i_34 ;
  wire \implication_variable_id_reg[4]_i_34_0 ;
  wire [1:0]implication_variable_ids;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \slv_reg0_reg[7] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__87 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__42_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_3__64 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_234 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_194 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_271 
       (.I0(\implication_variable_id[2]_i_170_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    clause_in_use_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_4__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_115 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_65 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_65 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_169 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_169_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_170 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_170_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_25 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_85_n_0 ),
        .I2(\implication_variable_id[2]_i_8 ),
        .I3(is_unit),
        .I4(\implication_variable_id[2]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_84 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_169_n_0 ),
        .I4(\implication_variable_id[2]_i_170_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_85 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_154 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_154_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \implication_variable_id[3]_i_60 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id_reg[3]_i_22 ),
        .I3(implication_variable_ids[0]),
        .I4(\implication_variable_id_reg[4]_i_34 ),
        .I5(\implication_variable_id_reg[3]_i_22_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_75 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_154_n_0 ),
        .I2(\implication_variable_id[2]_i_8 ),
        .I3(is_unit),
        .I4(\implication_variable_id[3]_i_27 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_101 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_242_n_0 ),
        .I2(\implication_variable_id[4]_i_39 ),
        .I3(is_unit),
        .I4(\implication_variable_id[4]_i_39_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_242 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_242_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \implication_variable_id[4]_i_86 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_39 ),
        .I3(implication_variable_ids[1]),
        .I4(\implication_variable_id_reg[4]_i_34 ),
        .I5(\implication_variable_id_reg[4]_i_34_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__40 
       (.I0(\variable_1_assignment[1]_i_2__87 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \variable_1_id[4]_i_1__42 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__42_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \variable_3_assignment[1]_i_6__10 
       (.I0(\variable_3_assignment[1]_i_3__64 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\slv_reg0_reg[8] ),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__42_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60
   (\slv_reg0_reg[7] ,
    \clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[5] ,
    \slv_reg0_reg[3] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_40 ,
    is_unit,
    \implication_variable_id_reg[0]_i_40 ,
    \implication_variable_id_reg[1]_i_40 ,
    \implication_variable_id_reg[2]_i_40_0 ,
    \implication_variable_id_reg[4]_i_24 ,
    \implication_variable_id_reg[3]_i_12 ,
    \implication_variable_id_reg[4]_i_24_0 ,
    \variable_1_assignment[1]_i_2__27 ,
    \variable_1_assignment[1]_i_2__27_0 ,
    \FSM_onehot_state_reg[3]_i_17 ,
    clause_in_use_reg_1,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[5] ;
  output \slv_reg0_reg[3] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input [0:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_40 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_40 ;
  input \implication_variable_id_reg[1]_i_40 ;
  input \implication_variable_id_reg[2]_i_40_0 ;
  input \implication_variable_id_reg[4]_i_24 ;
  input \implication_variable_id_reg[3]_i_12 ;
  input \implication_variable_id_reg[4]_i_24_0 ;
  input \variable_1_assignment[1]_i_2__27 ;
  input \variable_1_assignment[1]_i_2__27_0 ;
  input \FSM_onehot_state_reg[3]_i_17 ;
  input clause_in_use_reg_1;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_17 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_149_n_0 ;
  wire \implication_variable_id[1]_i_149_n_0 ;
  wire \implication_variable_id[2]_i_228_n_0 ;
  wire \implication_variable_id[3]_i_92_n_0 ;
  wire \implication_variable_id[4]_i_143_n_0 ;
  wire \implication_variable_id[4]_i_291_n_0 ;
  wire \implication_variable_id[4]_i_292_n_0 ;
  wire \implication_variable_id_reg[0]_i_40 ;
  wire \implication_variable_id_reg[1]_i_40 ;
  wire \implication_variable_id_reg[2]_i_40 ;
  wire \implication_variable_id_reg[2]_i_40_0 ;
  wire \implication_variable_id_reg[3]_i_12 ;
  wire \implication_variable_id_reg[4]_i_24 ;
  wire \implication_variable_id_reg[4]_i_24_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[5] ;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__27 ;
  wire \variable_1_assignment[1]_i_2__27_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__25_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_46 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_17 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_88 
       (.I0(\implication_variable_id[4]_i_292_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(clause_in_use_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\slv_reg0_reg[7] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    clause_in_use_i_2__51
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[6]),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_153 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_149 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_149_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_95 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_149_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_40 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_40 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_149 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_149_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_95 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_149_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_40 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_40 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_122 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_228_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_40 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_40_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_228 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_228_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_35 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_92_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_24 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_12 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_92 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_142 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_291_n_0 ),
        .I4(\implication_variable_id[4]_i_292_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_143 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_291 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_291_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_292 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_292_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_61 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_143_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_24 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_24_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \variable_1_assignment[1]_i_3__13 
       (.I0(\variable_1_assignment[1]_i_2__27 ),
        .I1(\variable_1_assignment[1]_i_2__27_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(clause_in_use_reg_0),
        .I5(Q[2]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \variable_1_id[4]_i_1__25 
       (.I0(Q[2]),
        .I1(clause_in_use_reg_0),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\slv_reg0_reg[7] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__25_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \variable_3_assignment[1]_i_6__13 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[0]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__25_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61
   (\slv_reg0_reg[8] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \slv_reg0_reg[5] ,
    \slv_reg0_reg[6] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \variable_1_assignment[1]_i_2__53 ,
    \FSM_onehot_state_reg[3]_i_32 ,
    \FSM_onehot_state_reg[3]_i_32_0 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \slv_reg0_reg[5] ;
  output \slv_reg0_reg[6] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input [0:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \variable_1_assignment[1]_i_2__53 ;
  input \FSM_onehot_state_reg[3]_i_32 ;
  input \FSM_onehot_state_reg[3]_i_32_0 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_32 ;
  wire \FSM_onehot_state_reg[3]_i_32_0 ;
  wire [6:0]Q;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_297_n_0 ;
  wire \implication_variable_id[4]_i_298_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__53 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__80_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_114 
       (.I0(\implication_variable_id[4]_i_298_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_136 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_68 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_32 ),
        .I2(\FSM_onehot_state_reg[3]_i_32_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    clause_in_use_i_1
       (.I0(Q[3]),
        .I1(clause_in_use_reg_0),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(\slv_reg0_reg[8] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    clause_in_use_i_2__46
       (.I0(Q[6]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_154 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_152 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_152 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_231 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_95 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_148 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_297_n_0 ),
        .I4(\implication_variable_id[4]_i_298_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_149 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_297 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_297_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_298 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_298_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_23
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \variable_1_assignment[1]_i_3__28 
       (.I0(\variable_1_assignment[1]_i_2__53 ),
        .I1(Q[3]),
        .I2(clause_in_use_reg_0),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\slv_reg0_reg[8] ),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \variable_1_id[4]_i_1__80 
       (.I0(Q[3]),
        .I1(clause_in_use_reg_0),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(\slv_reg0_reg[8] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__80_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \variable_3_assignment[1]_i_5__72 
       (.I0(\slv_reg0_reg[8] ),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(clause_in_use_reg_0),
        .I4(Q[3]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__80_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62
   (\slv_reg0_reg[2] ,
    \clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    S,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_40 ,
    \FSM_onehot_state_reg[3]_i_27 ,
    \implication_variable_id_reg[0]_i_40 ,
    \implication_variable_id_reg[1]_i_40 ,
    \implication_variable_id_reg[2]_i_40_0 ,
    \implication_variable_id_reg[4]_i_24 ,
    \implication_variable_id_reg[3]_i_12 ,
    \implication_variable_id_reg[4]_i_24_0 ,
    clause_in_use_reg_0,
    Q,
    \FSM_onehot_state[3]_i_45 ,
    \FSM_onehot_state[3]_i_45_0 ,
    \FSM_onehot_state[3]_i_45_1 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[2] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output [0:0]S;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_40 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_27 ;
  input \implication_variable_id_reg[0]_i_40 ;
  input \implication_variable_id_reg[1]_i_40 ;
  input \implication_variable_id_reg[2]_i_40_0 ;
  input \implication_variable_id_reg[4]_i_24 ;
  input \implication_variable_id_reg[3]_i_12 ;
  input \implication_variable_id_reg[4]_i_24_0 ;
  input clause_in_use_reg_0;
  input [5:0]Q;
  input \FSM_onehot_state[3]_i_45 ;
  input \FSM_onehot_state[3]_i_45_0 ;
  input \FSM_onehot_state[3]_i_45_1 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_133_n_0 ;
  wire \FSM_onehot_state[3]_i_45 ;
  wire \FSM_onehot_state[3]_i_45_0 ;
  wire \FSM_onehot_state[3]_i_45_1 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_27 ;
  wire [5:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_3__11_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_151_n_0 ;
  wire \implication_variable_id[1]_i_151_n_0 ;
  wire \implication_variable_id[2]_i_230_n_0 ;
  wire \implication_variable_id[3]_i_94_n_0 ;
  wire \implication_variable_id[4]_i_147_n_0 ;
  wire \implication_variable_id[4]_i_295_n_0 ;
  wire \implication_variable_id[4]_i_296_n_0 ;
  wire \implication_variable_id_reg[0]_i_40 ;
  wire \implication_variable_id_reg[1]_i_40 ;
  wire \implication_variable_id_reg[2]_i_40 ;
  wire \implication_variable_id_reg[2]_i_40_0 ;
  wire \implication_variable_id_reg[3]_i_12 ;
  wire \implication_variable_id_reg[4]_i_24 ;
  wire \implication_variable_id_reg[4]_i_24_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__62_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_112 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_295_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_133 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_133_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_62 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_27 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_27 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_87 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_133_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_45 ),
        .I4(\FSM_onehot_state[3]_i_45_0 ),
        .I5(\FSM_onehot_state[3]_i_45_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    clause_in_use_i_2__30
       (.I0(clause_in_use_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(clause_in_use_i_3__11_n_0),
        .O(\slv_reg0_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__11
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(clause_in_use_i_3__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_155 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_151 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_151_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_96 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_151_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_40 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[0]_i_40 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_151 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_151_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_96 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_151_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_40 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[1]_i_40 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_123 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_230_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_40 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[2]_i_40_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_230 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_230_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_36 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_94_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_24 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[3]_i_12 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_94 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_146 
       (.I0(\implication_variable_id[4]_i_295_n_0 ),
        .I1(\implication_variable_id[4]_i_296_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_147 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_295 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_295_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_296 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_296_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_62 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_147_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_24 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[4]_i_24_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__62 
       (.I0(\slv_reg0_reg[2] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__62_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__62_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63
   (\slv_reg0_reg[8] ,
    implication_assignments,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    clause_in_use_reg_0,
    Q,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__51 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input clause_in_use_reg_0;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__51 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [2:0]Q;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [0:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_281_n_0 ;
  wire \implication_variable_id[4]_i_282_n_0 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__51 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__50_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_113 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_281_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_134 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_44 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_119 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_119 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_198 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_184 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_137 
       (.I0(\implication_variable_id[4]_i_281_n_0 ),
        .I1(\implication_variable_id[4]_i_282_n_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_272 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_281 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_281_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_282 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_282_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__27 
       (.I0(\variable_1_assignment[1]_i_2__51 ),
        .I1(clause_in_use_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_1),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \variable_1_id[4]_i_1__50 
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__50_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__50_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[2] ,
    S,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    clause_in_use_reg_0,
    Q,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_32 ,
    \implication_variable_id_reg[0]_i_32 ,
    \implication_variable_id_reg[1]_i_32 ,
    \implication_variable_id_reg[2]_i_32_0 ,
    \implication_variable_id_reg[4]_i_46 ,
    \implication_variable_id_reg[3]_i_34 ,
    \implication_variable_id_reg[4]_i_46_0 ,
    \FSM_onehot_state_reg[3]_i_17 ,
    \FSM_onehot_state_reg[3]_i_32 ,
    \FSM_onehot_state_reg[3]_i_32_0 ,
    clause_in_use_reg_2,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[2] ;
  output [0:0]S;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input clause_in_use_reg_0;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_32 ;
  input \implication_variable_id_reg[0]_i_32 ;
  input \implication_variable_id_reg[1]_i_32 ;
  input \implication_variable_id_reg[2]_i_32_0 ;
  input \implication_variable_id_reg[4]_i_46 ;
  input \implication_variable_id_reg[3]_i_34 ;
  input \implication_variable_id_reg[4]_i_46_0 ;
  input \FSM_onehot_state_reg[3]_i_17 ;
  input \FSM_onehot_state_reg[3]_i_32 ;
  input \FSM_onehot_state_reg[3]_i_32_0 ;
  input clause_in_use_reg_2;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_86_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_17 ;
  wire \FSM_onehot_state_reg[3]_i_32 ;
  wire \FSM_onehot_state_reg[3]_i_32_0 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [0:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_118_n_0 ;
  wire \implication_variable_id[1]_i_118_n_0 ;
  wire \implication_variable_id[2]_i_197_n_0 ;
  wire \implication_variable_id[3]_i_183_n_0 ;
  wire \implication_variable_id[4]_i_271_n_0 ;
  wire \implication_variable_id[4]_i_279_n_0 ;
  wire \implication_variable_id[4]_i_280_n_0 ;
  wire \implication_variable_id_reg[0]_i_32 ;
  wire \implication_variable_id_reg[1]_i_32 ;
  wire \implication_variable_id_reg[2]_i_32 ;
  wire \implication_variable_id_reg[2]_i_32_0 ;
  wire \implication_variable_id_reg[3]_i_34 ;
  wire \implication_variable_id_reg[4]_i_46 ;
  wire \implication_variable_id_reg[4]_i_46_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__33_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_45 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_86_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_17 ),
        .O(S));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_67 
       (.I0(\FSM_onehot_state[3]_i_86_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_32 ),
        .I2(\FSM_onehot_state_reg[3]_i_32_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_86 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_279_n_0 ),
        .O(\FSM_onehot_state[3]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(clause_in_use_reg_1),
        .I4(Q[0]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_45 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_118 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_118_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_79 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_118_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_32 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_32 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_118 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_118_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_79 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_118_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_32 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_32 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_106 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_197_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_32 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_32_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_197 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_183 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_183_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_90 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_183_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_46 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_34 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_116 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_271_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_46 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_46_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    \implication_variable_id[4]_i_136 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_279_n_0 ),
        .I4(\implication_variable_id[4]_i_280_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_271 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_271_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_279 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_279_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    \implication_variable_id[4]_i_280 
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(\implication_variable_id[4]_i_280_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_22
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \variable_1_assignment[1]_i_3__75 
       (.I0(Q[0]),
        .I1(clause_in_use_reg_1),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(clause_in_use_reg_0),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \variable_1_id[4]_i_1__33 
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(clause_in_use_reg_1),
        .I4(Q[0]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__33_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__33_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65
   (\slv_reg0_reg[4] ,
    S,
    is_unit,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__8 ,
    \FSM_onehot_state_reg[3]_i_27 ,
    \FSM_onehot_state[3]_i_44 ,
    \FSM_onehot_state[3]_i_44_0 ,
    \FSM_onehot_state[3]_i_44_1 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[4] ;
  output [0:0]S;
  output [0:0]is_unit;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__8 ;
  input [1:0]\FSM_onehot_state_reg[3]_i_27 ;
  input \FSM_onehot_state[3]_i_44 ;
  input \FSM_onehot_state[3]_i_44_0 ;
  input \FSM_onehot_state[3]_i_44_1 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_131_n_0 ;
  wire \FSM_onehot_state[3]_i_44 ;
  wire \FSM_onehot_state[3]_i_44_0 ;
  wire \FSM_onehot_state[3]_i_44_1 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_27 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_277_n_0 ;
  wire \implication_variable_id[4]_i_278_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__8 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__4_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_110 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_277_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_131 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_131_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_61 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_27 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_85 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_131_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_44 ),
        .I4(\FSM_onehot_state[3]_i_44_0 ),
        .I5(\FSM_onehot_state[3]_i_44_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    clause_in_use_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_46 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_121 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_121 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_200 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_186 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_135 
       (.I0(\implication_variable_id[4]_i_277_n_0 ),
        .I1(\implication_variable_id[4]_i_278_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_274 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_277 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_277_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_278 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_278_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__2 
       (.I0(\variable_1_assignment[1]_i_2__8 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \variable_1_id[4]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__4_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66
   (\clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[6] ,
    implication_assignments,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_32 ,
    is_unit,
    \implication_variable_id_reg[0]_i_32 ,
    \implication_variable_id_reg[1]_i_32 ,
    \implication_variable_id_reg[2]_i_32_0 ,
    \implication_variable_id_reg[4]_i_46 ,
    \implication_variable_id_reg[3]_i_34 ,
    \implication_variable_id_reg[4]_i_46_0 ,
    \variable_1_assignment[1]_i_2__18 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[6] ;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_1 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_32 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_32 ;
  input \implication_variable_id_reg[1]_i_32 ;
  input \implication_variable_id_reg[2]_i_32_0 ;
  input \implication_variable_id_reg[4]_i_46 ;
  input \implication_variable_id_reg[3]_i_34 ;
  input \implication_variable_id_reg[4]_i_46_0 ;
  input \variable_1_assignment[1]_i_2__18 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [3:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_120_n_0 ;
  wire \implication_variable_id[1]_i_120_n_0 ;
  wire \implication_variable_id[2]_i_199_n_0 ;
  wire \implication_variable_id[3]_i_185_n_0 ;
  wire \implication_variable_id[4]_i_273_n_0 ;
  wire \implication_variable_id[4]_i_275_n_0 ;
  wire \implication_variable_id[4]_i_276_n_0 ;
  wire \implication_variable_id_reg[0]_i_32 ;
  wire \implication_variable_id_reg[1]_i_32 ;
  wire \implication_variable_id_reg[2]_i_32 ;
  wire \implication_variable_id_reg[2]_i_32_0 ;
  wire \implication_variable_id_reg[3]_i_34 ;
  wire \implication_variable_id_reg[4]_i_46 ;
  wire \implication_variable_id_reg[4]_i_46_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__18 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__16_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_111 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_275_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_132 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_47 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_120 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_120_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_80 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_120_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_32 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_32 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_120 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_120_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_80 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_120_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_32 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_32 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_107 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_199_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_32 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_32_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_199 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_185 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_185_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_91 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_185_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_46 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_34 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_117 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_273_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_46 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_46_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_134 
       (.I0(\implication_variable_id[4]_i_275_n_0 ),
        .I1(\implication_variable_id[4]_i_276_n_0 ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_273 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_273_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_275 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_275_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_276 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_276_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \variable_1_assignment[1]_i_3__6 
       (.I0(\variable_1_assignment[1]_i_2__18 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__16 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__16_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67
   (\slv_reg0_reg[5] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_3_id_reg[4]_0 ,
    S,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_3_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    is_unit,
    \variable_3_assignment[1]_i_2__12 ,
    \variable_3_assignment[1]_i_2__12_0 ,
    \variable_3_assignment[1]_i_2__12_1 ,
    Q,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_17 ,
    \FSM_onehot_state_reg[3]_i_32 ,
    \FSM_onehot_state_reg[3]_i_32_0 ,
    clause_in_use_reg_1,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \variable_3_id_reg[4]_0 ;
  output [0:0]S;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output [2:0]\variable_3_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \variable_3_assignment[1]_i_2__12 ;
  input \variable_3_assignment[1]_i_2__12_0 ;
  input \variable_3_assignment[1]_i_2__12_1 ;
  input [4:0]Q;
  input clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_17 ;
  input \FSM_onehot_state_reg[3]_i_32 ;
  input \FSM_onehot_state_reg[3]_i_32_0 ;
  input clause_in_use_reg_1;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_84_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_17 ;
  wire \FSM_onehot_state_reg[3]_i_32 ;
  wire \FSM_onehot_state_reg[3]_i_32_0 ;
  wire [4:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_289_n_0 ;
  wire \implication_variable_id[4]_i_290_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__12_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__12 ;
  wire \variable_3_assignment[1]_i_2__12_0 ;
  wire \variable_3_assignment[1]_i_2__12_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [2:0]\variable_3_id_reg[3]_0 ;
  wire \variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[4] ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_44 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_84_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_17 ),
        .O(S));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_66 
       (.I0(\FSM_onehot_state[3]_i_84_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_32 ),
        .I2(\FSM_onehot_state_reg[3]_i_32_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_84 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_289_n_0 ),
        .O(\FSM_onehot_state[3]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    clause_in_use_i_2__5
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(clause_in_use_reg_0),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_40 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_115 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[3]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_115 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_194 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[3]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_180 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[3]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    \implication_variable_id[4]_i_141 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_289_n_0 ),
        .I4(\implication_variable_id[4]_i_290_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_268 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_289 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_289_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    \implication_variable_id[4]_i_290 
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(\implication_variable_id[4]_i_290_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_21
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__12 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__12 
       (.I0(\slv_reg0_reg[5] ),
        .I1(\variable_3_assignment[1]_i_2__12 ),
        .I2(\variable_3_id_reg_n_0_[4] ),
        .I3(\variable_3_assignment[1]_i_2__12_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2__12_1 ),
        .O(\variable_3_id_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__12_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68
   (\clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \FSM_onehot_state_reg[6] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    clause_in_use_reg_0,
    Q,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_31 ,
    \FSM_onehot_state_reg[3]_i_27 ,
    \implication_variable_id_reg[0]_i_31 ,
    \implication_variable_id_reg[1]_i_31 ,
    \implication_variable_id_reg[2]_i_31_0 ,
    \implication_variable_id_reg[4]_i_45 ,
    \implication_variable_id_reg[3]_i_33 ,
    \implication_variable_id_reg[4]_i_45_0 ,
    \FSM_onehot_state[3]_i_43 ,
    \FSM_onehot_state[3]_i_43_0 ,
    \FSM_onehot_state[3]_i_43_1 ,
    clause_in_use_reg_2,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \FSM_onehot_state_reg[6] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input clause_in_use_reg_0;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_31 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_27 ;
  input \implication_variable_id_reg[0]_i_31 ;
  input \implication_variable_id_reg[1]_i_31 ;
  input \implication_variable_id_reg[2]_i_31_0 ;
  input \implication_variable_id_reg[4]_i_45 ;
  input \implication_variable_id_reg[3]_i_33 ;
  input \implication_variable_id_reg[4]_i_45_0 ;
  input \FSM_onehot_state[3]_i_43 ;
  input \FSM_onehot_state[3]_i_43_0 ;
  input \FSM_onehot_state[3]_i_43_1 ;
  input clause_in_use_reg_2;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_129_n_0 ;
  wire \FSM_onehot_state[3]_i_43 ;
  wire \FSM_onehot_state[3]_i_43_0 ;
  wire \FSM_onehot_state[3]_i_43_1 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_27 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [2:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [0:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_114_n_0 ;
  wire \implication_variable_id[1]_i_114_n_0 ;
  wire \implication_variable_id[2]_i_193_n_0 ;
  wire \implication_variable_id[3]_i_179_n_0 ;
  wire \implication_variable_id[4]_i_267_n_0 ;
  wire \implication_variable_id[4]_i_287_n_0 ;
  wire \implication_variable_id[4]_i_288_n_0 ;
  wire \implication_variable_id_reg[0]_i_31 ;
  wire \implication_variable_id_reg[1]_i_31 ;
  wire \implication_variable_id_reg[2]_i_31 ;
  wire \implication_variable_id_reg[2]_i_31_0 ;
  wire \implication_variable_id_reg[3]_i_33 ;
  wire \implication_variable_id_reg[4]_i_45 ;
  wire \implication_variable_id_reg[4]_i_45_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__15_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_109 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[4]_i_287_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_129 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_60 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_27 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_27 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_83 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_129_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_43 ),
        .I4(\FSM_onehot_state[3]_i_43_0 ),
        .I5(\FSM_onehot_state[3]_i_43_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_41 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_114 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_114_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_77 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_114_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_31 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[0]_i_31 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_114 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_114_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_77 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_114_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_31 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[1]_i_31 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_104 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_193_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_31 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[2]_i_31_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_193 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_179 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_179_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_88 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_179_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_45 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[3]_i_33 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_114 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_267_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_45 ),
        .I3(\FSM_onehot_state_reg[3]_i_27 [0]),
        .I4(\implication_variable_id_reg[4]_i_45_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[4]_i_140 
       (.I0(\implication_variable_id[4]_i_287_n_0 ),
        .I1(\implication_variable_id[4]_i_288_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_267 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_267_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_287 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_287_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_288 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_288_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \variable_1_assignment[1]_i_3__5 
       (.I0(clause_in_use_reg_1),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(clause_in_use_reg_0),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_id[4]_i_1__15 
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__15_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69
   (\slv_reg0_reg[7] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__49 ,
    \FSM_onehot_state_reg[3]_i_17 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__49 ;
  input \FSM_onehot_state_reg[3]_i_17 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_17 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[4]_i_285_n_0 ;
  wire \implication_variable_id[4]_i_286_n_0 ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__49 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__45_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_43 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_17 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_82 
       (.I0(\implication_variable_id[4]_i_286_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_42 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_117 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_117 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_196 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_182 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_139 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_285_n_0 ),
        .I4(\implication_variable_id[4]_i_286_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_270 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_285 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_285_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_286 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_286_n_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__26 
       (.I0(\variable_1_assignment[1]_i_2__49 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \variable_1_id[4]_i_1__45 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__45_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__45_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7
   (\slv_reg0_reg[6] ,
    S,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1 ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \FSM_onehot_state_reg[0] ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id[0]_i_8 ,
    \implication_variable_id[0]_i_8_0 ,
    \implication_variable_id[1]_i_8 ,
    \implication_variable_id[1]_i_8_0 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_220 ,
    \FSM_onehot_state_reg[3]_i_220_0 ,
    \variable_3_assignment_reg[1]_1 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[6] ;
  output [0:0]S;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1 ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \variable_2_id_reg[4]_0 ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  output \FSM_onehot_state_reg[0] ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id[0]_i_8 ;
  input \implication_variable_id[0]_i_8_0 ;
  input \implication_variable_id[1]_i_8 ;
  input \implication_variable_id[1]_i_8_0 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_220 ;
  input \FSM_onehot_state_reg[3]_i_220_0 ;
  input [1:0]\variable_3_assignment_reg[1]_1 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[3]_i_220 ;
  wire \FSM_onehot_state_reg[3]_i_220_0 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_8 ;
  wire \implication_variable_id[0]_i_8_0 ;
  wire \implication_variable_id[1]_i_8 ;
  wire \implication_variable_id[1]_i_8_0 ;
  wire \implication_variable_id[2]_i_167_n_0 ;
  wire \implication_variable_id[2]_i_168_n_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_id[4]_i_1__7_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire [1:0]\variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_258 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_220 ),
        .I2(\FSM_onehot_state_reg[3]_i_220_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_287 
       (.I0(\implication_variable_id[2]_i_168_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_296 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[6] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    clause_in_use_i_2__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(clause_in_use_reg_0),
        .I3(clause_in_use_reg_1),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_108 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_24 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_8 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[0]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_64 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_24 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[1]_i_8 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id[1]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_64 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_167 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_167_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_168 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_168_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_82 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_167_n_0 ),
        .I4(\implication_variable_id[2]_i_168_n_0 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_83 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_153 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_241 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_94
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(S));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \variable_1_assignment[1]_i_2__0 
       (.I0(\variable_3_assignment_reg[1]_1 [0]),
        .I1(\variable_3_assignment_reg[1]_1 [1]),
        .O(\FSM_onehot_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__7 
       (.I0(\slv_reg0_reg[6] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__7_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70
   (\slv_reg0_reg[6] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[3] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_31 ,
    \implication_variable_id_reg[0]_i_31 ,
    \implication_variable_id_reg[1]_i_31 ,
    \implication_variable_id_reg[2]_i_31_0 ,
    \implication_variable_id_reg[4]_i_45 ,
    \implication_variable_id_reg[3]_i_33 ,
    \implication_variable_id_reg[4]_i_45_0 ,
    \variable_1_assignment[1]_i_2__48 ,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_32 ,
    \FSM_onehot_state_reg[3]_i_32_0 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[1]_4 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[6] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[3] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_31 ;
  input \implication_variable_id_reg[0]_i_31 ;
  input \implication_variable_id_reg[1]_i_31 ;
  input \implication_variable_id_reg[2]_i_31_0 ;
  input \implication_variable_id_reg[4]_i_45 ;
  input \implication_variable_id_reg[3]_i_33 ;
  input \implication_variable_id_reg[4]_i_45_0 ;
  input \variable_1_assignment[1]_i_2__48 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_32 ;
  input \FSM_onehot_state_reg[3]_i_32_0 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[1]_4 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_32 ;
  wire \FSM_onehot_state_reg[3]_i_32_0 ;
  wire [6:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_116_n_0 ;
  wire \implication_variable_id[1]_i_116_n_0 ;
  wire \implication_variable_id[2]_i_195_n_0 ;
  wire \implication_variable_id[3]_i_181_n_0 ;
  wire \implication_variable_id[4]_i_269_n_0 ;
  wire \implication_variable_id[4]_i_283_n_0 ;
  wire \implication_variable_id[4]_i_284_n_0 ;
  wire \implication_variable_id_reg[0]_i_31 ;
  wire \implication_variable_id_reg[1]_i_31 ;
  wire \implication_variable_id_reg[2]_i_31 ;
  wire \implication_variable_id_reg[2]_i_31_0 ;
  wire \implication_variable_id_reg[3]_i_33 ;
  wire \implication_variable_id_reg[4]_i_45 ;
  wire \implication_variable_id_reg[4]_i_45_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[6] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__48 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_assignment_reg[1]_4 ;
  wire \variable_1_id[4]_i_1__44_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_108 
       (.I0(\implication_variable_id[4]_i_284_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_130 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_65 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_32 ),
        .I2(\FSM_onehot_state_reg[3]_i_32_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    clause_in_use_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\slv_reg0_reg[6] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    clause_in_use_i_2__20
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_43 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_116 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_116_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_78 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_116_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_31 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_31 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_116 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_116_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_78 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_116_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_31 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_31 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_105 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_195_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_31 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_31_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_195 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_181 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_181_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_89 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_181_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_45 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_33 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_115 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_269_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_45 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_45_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[4]_i_138 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[4]_i_283_n_0 ),
        .I4(\implication_variable_id[4]_i_284_n_0 ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_269 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_269_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[4]_i_283 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_283_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[4]_i_284 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[4]_i_284_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_20
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_4 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__25 
       (.I0(\variable_1_assignment[1]_i_2__48 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\slv_reg0_reg[6] ),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \variable_1_id[4]_i_1__44 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\slv_reg0_reg[6] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__44_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_3 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__44_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71
   (\slv_reg0_reg[8] ,
    \variable_3_id_reg[4]_0 ,
    S,
    is_unit,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[3]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    \variable_3_assignment[1]_i_2__6 ,
    \variable_3_assignment[1]_i_2__6_0 ,
    \variable_3_assignment[1]_i_2__6_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_9 ,
    \FSM_onehot_state[3]_i_21 ,
    \FSM_onehot_state[3]_i_21_0 ,
    \FSM_onehot_state[3]_i_21_1 ,
    clause_in_use_reg_2,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output \variable_3_id_reg[4]_0 ;
  output [0:0]S;
  output [0:0]is_unit;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [2:0]\variable_3_id_reg[3]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input \variable_3_assignment[1]_i_2__6 ;
  input \variable_3_assignment[1]_i_2__6_0 ;
  input \variable_3_assignment[1]_i_2__6_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [1:0]\FSM_onehot_state_reg[3]_i_9 ;
  input \FSM_onehot_state[3]_i_21 ;
  input \FSM_onehot_state[3]_i_21_0 ;
  input \FSM_onehot_state[3]_i_21_1 ;
  input clause_in_use_reg_2;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_21 ;
  wire \FSM_onehot_state[3]_i_21_0 ;
  wire \FSM_onehot_state[3]_i_21_1 ;
  wire \FSM_onehot_state[3]_i_96_n_0 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_9 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire state_i_76_n_0;
  wire state_i_77_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__6_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__6 ;
  wire \variable_3_assignment[1]_i_2__6_0 ;
  wire \variable_3_assignment[1]_i_2__6_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [2:0]\variable_3_id_reg[3]_0 ;
  wire \variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[4] ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_31 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_9 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_54 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_96_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_21 ),
        .I4(\FSM_onehot_state[3]_i_21_0 ),
        .I5(\FSM_onehot_state[3]_i_21_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_75 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_76_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_96 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[8] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    clause_in_use_i_2__1
       (.I0(Q[3]),
        .I1(clause_in_use_reg_0),
        .I2(clause_in_use_reg_1),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_36 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_111 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[3]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_111 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_190 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[3]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_176 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[3]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_264 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_35
       (.I0(state_i_76_n_0),
        .I1(state_i_77_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_76
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_77
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_77_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__6 
       (.I0(\slv_reg0_reg[8] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__6 
       (.I0(\slv_reg0_reg[8] ),
        .I1(\variable_3_assignment[1]_i_2__6 ),
        .I2(\variable_3_id_reg_n_0_[4] ),
        .I3(\variable_3_assignment[1]_i_2__6_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2__6_1 ),
        .O(\variable_3_id_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__6_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72
   (\clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[6] ,
    implication_assignments,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_30 ,
    is_unit,
    \implication_variable_id_reg[0]_i_30 ,
    \implication_variable_id_reg[1]_i_30 ,
    \implication_variable_id_reg[2]_i_30_0 ,
    \implication_variable_id_reg[4]_i_44 ,
    \implication_variable_id_reg[3]_i_32 ,
    \implication_variable_id_reg[4]_i_44_0 ,
    \variable_1_assignment[1]_i_2__47 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[6] ;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_1 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_30 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_30 ;
  input \implication_variable_id_reg[1]_i_30 ;
  input \implication_variable_id_reg[2]_i_30_0 ;
  input \implication_variable_id_reg[4]_i_44 ;
  input \implication_variable_id_reg[3]_i_32 ;
  input \implication_variable_id_reg[4]_i_44_0 ;
  input \variable_1_assignment[1]_i_2__47 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [3:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_110_n_0 ;
  wire \implication_variable_id[1]_i_110_n_0 ;
  wire \implication_variable_id[2]_i_189_n_0 ;
  wire \implication_variable_id[3]_i_175_n_0 ;
  wire \implication_variable_id[4]_i_263_n_0 ;
  wire \implication_variable_id_reg[0]_i_30 ;
  wire \implication_variable_id_reg[1]_i_30 ;
  wire \implication_variable_id_reg[2]_i_30 ;
  wire \implication_variable_id_reg[2]_i_30_0 ;
  wire \implication_variable_id_reg[3]_i_32 ;
  wire \implication_variable_id_reg[4]_i_44 ;
  wire \implication_variable_id_reg[4]_i_44_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire state_i_74_n_0;
  wire state_i_75_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__47 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__34_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_76 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_74_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_97 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_37 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_110 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_110_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_75 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_110_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_30 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_30 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_110 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_110_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_75 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_110_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_30 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_30 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_102 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_189_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_30 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_30_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_189 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_175 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_175_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_86 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_175_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_44 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_32 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_112 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_263_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_44 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_44_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_263 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_263_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_34
       (.I0(state_i_74_n_0),
        .I1(state_i_75_n_0),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_74
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_75
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_75_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \variable_1_assignment[1]_i_3__24 
       (.I0(\variable_1_assignment[1]_i_2__47 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__34 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__34_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__34_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73
   (\slv_reg0_reg[7] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \slv_reg0_reg[6] ,
    S,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    s01_axi_aresetn,
    is_unit,
    \variable_1_assignment[1]_i_2__46 ,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_5 ,
    \FSM_onehot_state_reg[3]_i_13 ,
    \FSM_onehot_state_reg[3]_i_13_0 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \slv_reg0_reg[6] ;
  output [0:0]S;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \variable_1_assignment[1]_i_2__46 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_5 ;
  input \FSM_onehot_state_reg[3]_i_13 ;
  input \FSM_onehot_state_reg[3]_i_13_0 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_53_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_13 ;
  wire \FSM_onehot_state_reg[3]_i_13_0 ;
  wire \FSM_onehot_state_reg[3]_i_5 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[6] ;
  wire \slv_reg0_reg[7] ;
  wire state_i_72_n_0;
  wire state_i_73_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__46 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__79_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_21 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_53_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_5 ),
        .O(S));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_36 
       (.I0(\FSM_onehot_state[3]_i_53_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_13 ),
        .I2(\FSM_onehot_state_reg[3]_i_13_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_53 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_72_n_0),
        .O(\FSM_onehot_state[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[6]),
        .I4(\slv_reg0_reg[7] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    clause_in_use_i_2__41
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_38 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_113 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_113 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_192 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_178 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_266 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_11
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    state_i_33
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_72_n_0),
        .I4(state_i_73_n_0),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_72
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    state_i_73
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(state_i_73_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \variable_1_assignment[1]_i_3__23 
       (.I0(\variable_1_assignment[1]_i_2__46 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(\slv_reg0_reg[7] ),
        .O(\slv_reg0_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__79 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[6]),
        .I4(\slv_reg0_reg[7] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__79_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__79_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74
   (\slv_reg0_reg[2] ,
    \clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[5] ,
    S,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    s01_axi_aresetn,
    clause_in_use_reg_0,
    \implication_variable_id_reg[2]_i_30 ,
    \FSM_onehot_state_reg[3]_i_9 ,
    \implication_variable_id_reg[0]_i_30 ,
    \implication_variable_id_reg[1]_i_30 ,
    \implication_variable_id_reg[2]_i_30_0 ,
    \implication_variable_id_reg[4]_i_44 ,
    \implication_variable_id_reg[3]_i_32 ,
    \implication_variable_id_reg[4]_i_44_0 ,
    \FSM_onehot_state[3]_i_20 ,
    \FSM_onehot_state[3]_i_20_0 ,
    \FSM_onehot_state[3]_i_20_1 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[2] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[5] ;
  output [0:0]S;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input s01_axi_aresetn;
  input [0:0]clause_in_use_reg_0;
  input \implication_variable_id_reg[2]_i_30 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_9 ;
  input \implication_variable_id_reg[0]_i_30 ;
  input \implication_variable_id_reg[1]_i_30 ;
  input \implication_variable_id_reg[2]_i_30_0 ;
  input \implication_variable_id_reg[4]_i_44 ;
  input \implication_variable_id_reg[3]_i_32 ;
  input \implication_variable_id_reg[4]_i_44_0 ;
  input \FSM_onehot_state[3]_i_20 ;
  input \FSM_onehot_state[3]_i_20_0 ;
  input \FSM_onehot_state[3]_i_20_1 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_20 ;
  wire \FSM_onehot_state[3]_i_20_0 ;
  wire \FSM_onehot_state[3]_i_20_1 ;
  wire \FSM_onehot_state[3]_i_94_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_9 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_112_n_0 ;
  wire \implication_variable_id[1]_i_112_n_0 ;
  wire \implication_variable_id[2]_i_191_n_0 ;
  wire \implication_variable_id[3]_i_177_n_0 ;
  wire \implication_variable_id[4]_i_265_n_0 ;
  wire \implication_variable_id_reg[0]_i_30 ;
  wire \implication_variable_id_reg[1]_i_30 ;
  wire \implication_variable_id_reg[2]_i_30 ;
  wire \implication_variable_id_reg[2]_i_30_0 ;
  wire \implication_variable_id_reg[3]_i_32 ;
  wire \implication_variable_id_reg[4]_i_44 ;
  wire \implication_variable_id_reg[4]_i_44_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire \slv_reg0_reg[5] ;
  wire state_i_70_n_0;
  wire state_i_71_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__66_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_30 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_9 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_9 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_52 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_94_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_20 ),
        .I4(\FSM_onehot_state[3]_i_20_0 ),
        .I5(\FSM_onehot_state[3]_i_20_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_73 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_70_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_94 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(\slv_reg0_reg[2] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hF7FF)) 
    clause_in_use_i_2__52
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_39 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_112 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_112_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_76 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_112_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_30 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[0]_i_30 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_112 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_112_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_76 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_112_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_30 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[1]_i_30 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_103 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_191_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_30 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[2]_i_30_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_191 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_191_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_177 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_177_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_87 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_177_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_44 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[3]_i_32 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_113 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_265_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_44 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[4]_i_44_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_265 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_265_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_32
       (.I0(state_i_70_n_0),
        .I1(state_i_71_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_70
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_71
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_71_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \variable_1_assignment[1]_i_3__80 
       (.I0(\slv_reg0_reg[2] ),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__66 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(\slv_reg0_reg[2] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__66_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__66_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75
   (\slv_reg0_reg[7] ,
    implication_assignments,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    clause_in_use_reg_0,
    Q,
    clause_in_use_reg_1,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__44 ,
    clause_in_use_reg_2,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input clause_in_use_reg_0;
  input [2:0]Q;
  input [0:0]clause_in_use_reg_1;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__44 ;
  input clause_in_use_reg_2;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [2:0]Q;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire [0:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire state_i_68_n_0;
  wire state_i_69_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__44 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__78_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_74 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_68_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_95 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    clause_in_use_i_1
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_1),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_32 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_107 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_107 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_186 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_172 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_260 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_31
       (.I0(state_i_68_n_0),
        .I1(state_i_69_n_0),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_68
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_0 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_69
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_69_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__22 
       (.I0(\variable_1_assignment[1]_i_2__44 ),
        .I1(clause_in_use_reg_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(clause_in_use_reg_1),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \variable_1_id[4]_i_1__78 
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(clause_in_use_reg_1),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__78_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__78_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76
   (\slv_reg0_reg[3] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \FSM_onehot_state_reg[6] ,
    S,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_29 ,
    \implication_variable_id_reg[0]_i_29 ,
    \implication_variable_id_reg[1]_i_29 ,
    \implication_variable_id_reg[2]_i_29_0 ,
    \implication_variable_id_reg[4]_i_43 ,
    \implication_variable_id_reg[3]_i_31 ,
    \implication_variable_id_reg[4]_i_43_0 ,
    \FSM_onehot_state_reg[3]_i_5 ,
    \FSM_onehot_state_reg[3]_i_13 ,
    \FSM_onehot_state_reg[3]_i_13_0 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]S;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input [0:0]clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_29 ;
  input \implication_variable_id_reg[0]_i_29 ;
  input \implication_variable_id_reg[1]_i_29 ;
  input \implication_variable_id_reg[2]_i_29_0 ;
  input \implication_variable_id_reg[4]_i_43 ;
  input \implication_variable_id_reg[3]_i_31 ;
  input \implication_variable_id_reg[4]_i_43_0 ;
  input \FSM_onehot_state_reg[3]_i_5 ;
  input \FSM_onehot_state_reg[3]_i_13 ;
  input \FSM_onehot_state_reg[3]_i_13_0 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_51_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_13 ;
  wire \FSM_onehot_state_reg[3]_i_13_0 ;
  wire \FSM_onehot_state_reg[3]_i_5 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_106_n_0 ;
  wire \implication_variable_id[1]_i_106_n_0 ;
  wire \implication_variable_id[2]_i_185_n_0 ;
  wire \implication_variable_id[3]_i_171_n_0 ;
  wire \implication_variable_id[4]_i_259_n_0 ;
  wire \implication_variable_id_reg[0]_i_29 ;
  wire \implication_variable_id_reg[1]_i_29 ;
  wire \implication_variable_id_reg[2]_i_29 ;
  wire \implication_variable_id_reg[2]_i_29_0 ;
  wire \implication_variable_id_reg[3]_i_31 ;
  wire \implication_variable_id_reg[4]_i_43 ;
  wire \implication_variable_id_reg[4]_i_43_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire state_i_66_n_0;
  wire state_i_67_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__83_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_20 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_51_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_5 ),
        .O(S));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_35 
       (.I0(\FSM_onehot_state[3]_i_51_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_13 ),
        .I2(\FSM_onehot_state_reg[3]_i_13_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_51 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_66_n_0),
        .O(\FSM_onehot_state[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[3] ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    clause_in_use_i_2__44
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[2]),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_33 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_106 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_106_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_73 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_106_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_29 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_29 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_106 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_106_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_73 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_106_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_29 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_29 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_100 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_185_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_29 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_29_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_185 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_171 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_171_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_84 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_171_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_43 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_31 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_110 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_259_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_43 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_43_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_259 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_259_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_10
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    state_i_30
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_66_n_0),
        .I4(state_i_67_n_0),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_66
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    state_i_67
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(state_i_67_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \variable_1_assignment[1]_i_3__84 
       (.I0(clause_in_use_reg_0),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\slv_reg0_reg[3] ),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \variable_1_id[4]_i_1__83 
       (.I0(\slv_reg0_reg[3] ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__83_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__83_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77
   (\slv_reg0_reg[2] ,
    \FSM_onehot_state_reg[6] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    is_unit,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    Q,
    clause_in_use_i_2__10,
    \FSM_onehot_state[3]_i_19 ,
    \FSM_onehot_state[3]_i_19_0 ,
    \FSM_onehot_state[3]_i_19_1 ,
    \FSM_onehot_state_reg[3]_i_9 ,
    clause_in_use_reg_0,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[2] ;
  output \FSM_onehot_state_reg[6] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]is_unit;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [6:0]Q;
  input [0:0]clause_in_use_i_2__10;
  input \FSM_onehot_state[3]_i_19 ;
  input \FSM_onehot_state[3]_i_19_0 ;
  input \FSM_onehot_state[3]_i_19_1 ;
  input [1:0]\FSM_onehot_state_reg[3]_i_9 ;
  input clause_in_use_reg_0;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_19 ;
  wire \FSM_onehot_state[3]_i_19_0 ;
  wire \FSM_onehot_state[3]_i_19_1 ;
  wire \FSM_onehot_state[3]_i_92_n_0 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_9 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_i_2__10;
  wire clause_in_use_i_3__16_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire state_i_64_n_0;
  wire state_i_65_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__75_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_29 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_9 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_50 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_92_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_19 ),
        .I4(\FSM_onehot_state[3]_i_19_0 ),
        .I5(\FSM_onehot_state[3]_i_19_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_72 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_64_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_92 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clause_in_use_i_2__39
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(clause_in_use_i_3__16_n_0),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\slv_reg0_reg[2] ));
  LUT2 #(
    .INIT(4'hB)) 
    clause_in_use_i_3__16
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(clause_in_use_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__4
       (.I0(clause_in_use_i_2__10),
        .I1(Q[2]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_34 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_109 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_109 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_188 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_174 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_262 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_29
       (.I0(state_i_64_n_0),
        .I1(state_i_65_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_64
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_65
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_65_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__75 
       (.I0(\slv_reg0_reg[2] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__75_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__75_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78
   (\slv_reg0_reg[5] ,
    \clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_3_id_reg[0]_0 ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_29 ,
    is_unit,
    \implication_variable_id_reg[0]_i_29 ,
    \implication_variable_id_reg[1]_i_29 ,
    \implication_variable_id_reg[2]_i_29_0 ,
    \implication_variable_id_reg[4]_i_43 ,
    \implication_variable_id_reg[3]_i_31 ,
    \implication_variable_id_reg[4]_i_43_0 ,
    \variable_3_assignment[1]_i_2__10 ,
    \variable_3_assignment[1]_i_2__10_0 ,
    \variable_3_assignment[1]_i_2__10_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_5 ,
    clause_in_use_reg_2,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_3_id_reg[0]_0 ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_29 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_29 ;
  input \implication_variable_id_reg[1]_i_29 ;
  input \implication_variable_id_reg[2]_i_29_0 ;
  input \implication_variable_id_reg[4]_i_43 ;
  input \implication_variable_id_reg[3]_i_31 ;
  input \implication_variable_id_reg[4]_i_43_0 ;
  input \variable_3_assignment[1]_i_2__10 ;
  input \variable_3_assignment[1]_i_2__10_0 ;
  input \variable_3_assignment[1]_i_2__10_1 ;
  input [3:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_5 ;
  input clause_in_use_reg_2;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_5 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_108_n_0 ;
  wire \implication_variable_id[1]_i_108_n_0 ;
  wire \implication_variable_id[2]_i_187_n_0 ;
  wire \implication_variable_id[3]_i_173_n_0 ;
  wire \implication_variable_id[4]_i_261_n_0 ;
  wire \implication_variable_id_reg[0]_i_29 ;
  wire \implication_variable_id_reg[1]_i_29 ;
  wire \implication_variable_id_reg[2]_i_29 ;
  wire \implication_variable_id_reg[2]_i_29_0 ;
  wire \implication_variable_id_reg[3]_i_31 ;
  wire \implication_variable_id_reg[4]_i_43 ;
  wire \implication_variable_id_reg[4]_i_43_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire state_i_62_n_0;
  wire state_i_63_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__10_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__10 ;
  wire \variable_3_assignment[1]_i_2__10_0 ;
  wire \variable_3_assignment[1]_i_2__10_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[0]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[0] ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_19 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_5 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_49 
       (.I0(state_i_63_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    clause_in_use_i_2__3
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_1),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_35 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_108 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg_n_0_[0] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_108_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_74 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_108_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_29 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_29 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_108 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_108_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_74 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_108_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_29 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_29 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_101 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_187_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_29 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_29_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_187 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_173 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_173_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_85 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_173_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_43 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_31 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_111 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_261_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_43 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_43_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_261 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_261_n_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    state_i_28
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_62_n_0),
        .I4(state_i_63_n_0),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_62
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_62_n_0));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_63
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_63_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__10 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__10 
       (.I0(\slv_reg0_reg[5] ),
        .I1(\variable_3_assignment[1]_i_2__10 ),
        .I2(\variable_3_id_reg_n_0_[0] ),
        .I3(\variable_3_assignment[1]_i_2__10_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2__10_1 ),
        .O(\variable_3_id_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__10_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79
   (\variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \slv_reg0_reg[7] ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    is_unit,
    \FSM_onehot_state_reg[3]_i_13 ,
    \FSM_onehot_state_reg[3]_i_13_0 ,
    clause_in_use_reg_1,
    \variable_2_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_3 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \slv_reg0_reg[7] ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \FSM_onehot_state_reg[3]_i_13 ;
  input \FSM_onehot_state_reg[3]_i_13_0 ;
  input clause_in_use_reg_1;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_3 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_13 ;
  wire \FSM_onehot_state_reg[3]_i_13_0 ;
  wire [3:0]Q;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire state_i_60_n_0;
  wire state_i_61_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__3_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg[1]_3 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_34 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_13 ),
        .I2(\FSM_onehot_state_reg[3]_i_13_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_71 
       (.I0(state_i_61_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_93 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    clause_in_use_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(clause_in_use_reg_0),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_54 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_130 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_130 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_209 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_168 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_256 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    state_i_27
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_60_n_0),
        .I4(state_i_61_n_0),
        .O(\variable_1_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_60
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_60_n_0));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_61
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_61_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_9
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \variable_1_assignment[1]_i_3__1 
       (.I0(clause_in_use_reg_0),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \variable_1_id[4]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(clause_in_use_reg_0),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_3 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_2 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__3_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8
   (\FSM_onehot_state_reg[6] ,
    \clause_count_reg[0]_rep__1 ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep ,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_id_reg[4]_0 ,
    s01_axi_aresetn_0,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \FSM_onehot_state[3]_i_12 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[2]_i_8 ,
    is_unit,
    \implication_variable_id[2]_i_8_0 ,
    \implication_variable_id[3]_i_27 ,
    \implication_variable_id[4]_i_39 ,
    \implication_variable_id[4]_i_39_0 ,
    \implication_variable_id[3]_i_23 ,
    \implication_variable_id[3]_i_23_0 ,
    \implication_variable_id[4]_i_35 ,
    \output_status_reg[0] ,
    Q,
    \output_status_reg[0]_0 ,
    top_status,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_194_0 ,
    S,
    \FSM_onehot_state_reg[3]_i_137_0 ,
    \FSM_onehot_state_reg[3]_i_98_0 ,
    \FSM_onehot_state_reg[3]_i_59_0 ,
    \FSM_onehot_state_reg[3]_i_27_0 ,
    \FSM_onehot_state_reg[3]_i_9_0 ,
    \FSM_onehot_state_reg[3]_i_3_0 ,
    \output_status_reg[2] ,
    \FSM_onehot_state_reg[3]_i_155_0 ,
    \FSM_onehot_state_reg[3]_i_116_0 ,
    \FSM_onehot_state_reg[3]_i_77_0 ,
    \FSM_onehot_state_reg[3]_i_42_0 ,
    \FSM_onehot_state_reg[3]_i_17_0 ,
    \FSM_onehot_state_reg[3]_i_5_0 ,
    \FSM_onehot_state_reg[3]_i_2_0 ,
    \output_status_reg[0]_1 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output \FSM_onehot_state_reg[6] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep ;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_2_id_reg[4]_0 ;
  output s01_axi_aresetn_0;
  output [0:0]\variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [0:0]\FSM_onehot_state[3]_i_12 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[2]_i_8 ;
  input [2:0]is_unit;
  input \implication_variable_id[2]_i_8_0 ;
  input \implication_variable_id[3]_i_27 ;
  input \implication_variable_id[4]_i_39 ;
  input \implication_variable_id[4]_i_39_0 ;
  input \implication_variable_id[3]_i_23 ;
  input \implication_variable_id[3]_i_23_0 ;
  input \implication_variable_id[4]_i_35 ;
  input \output_status_reg[0] ;
  input [1:0]Q;
  input \output_status_reg[0]_0 ;
  input [0:0]top_status;
  input clause_in_use_reg_0;
  input [4:0]clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_194_0 ;
  input [2:0]S;
  input [3:0]\FSM_onehot_state_reg[3]_i_137_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_98_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_59_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_27_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_9_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_3_0 ;
  input [2:0]\output_status_reg[2] ;
  input [2:0]\FSM_onehot_state_reg[3]_i_155_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_116_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_77_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_42_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_17_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_5_0 ;
  input [3:0]\FSM_onehot_state_reg[3]_i_2_0 ;
  input [2:0]\output_status_reg[0]_1 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [0:0]\FSM_onehot_state[3]_i_12 ;
  wire \FSM_onehot_state[3]_i_233_n_0 ;
  wire \FSM_onehot_state[3]_i_253_n_0 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_116_0 ;
  wire \FSM_onehot_state_reg[3]_i_116_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_116_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_116_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_116_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_137_0 ;
  wire \FSM_onehot_state_reg[3]_i_137_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_137_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_137_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_137_n_3 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_155_0 ;
  wire \FSM_onehot_state_reg[3]_i_155_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_155_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_155_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_155_n_3 ;
  wire \FSM_onehot_state_reg[3]_i_176_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_176_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_176_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_176_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_17_0 ;
  wire \FSM_onehot_state_reg[3]_i_17_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_17_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_17_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_17_n_3 ;
  wire \FSM_onehot_state_reg[3]_i_194_0 ;
  wire \FSM_onehot_state_reg[3]_i_194_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_194_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_194_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_194_n_3 ;
  wire \FSM_onehot_state_reg[3]_i_215_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_215_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_215_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_215_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_27_0 ;
  wire \FSM_onehot_state_reg[3]_i_27_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_27_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_27_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_27_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_2_0 ;
  wire \FSM_onehot_state_reg[3]_i_2_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_2_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_3_0 ;
  wire \FSM_onehot_state_reg[3]_i_3_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_3_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_42_0 ;
  wire \FSM_onehot_state_reg[3]_i_42_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_42_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_42_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_42_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_59_0 ;
  wire \FSM_onehot_state_reg[3]_i_59_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_59_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_59_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_59_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_5_0 ;
  wire \FSM_onehot_state_reg[3]_i_5_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_5_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_5_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_5_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_77_0 ;
  wire \FSM_onehot_state_reg[3]_i_77_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_77_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_77_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_77_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_98_0 ;
  wire \FSM_onehot_state_reg[3]_i_98_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_98_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_98_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_98_n_3 ;
  wire [3:0]\FSM_onehot_state_reg[3]_i_9_0 ;
  wire \FSM_onehot_state_reg[3]_i_9_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_9_n_1 ;
  wire \FSM_onehot_state_reg[3]_i_9_n_2 ;
  wire \FSM_onehot_state_reg[3]_i_9_n_3 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [1:0]Q;
  wire [2:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_3__2_n_0;
  wire clause_in_use_reg_0;
  wire [4:0]clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[2]_i_165_n_0 ;
  wire \implication_variable_id[2]_i_166_n_0 ;
  wire \implication_variable_id[2]_i_8 ;
  wire \implication_variable_id[2]_i_81_n_0 ;
  wire \implication_variable_id[2]_i_8_0 ;
  wire \implication_variable_id[3]_i_152_n_0 ;
  wire \implication_variable_id[3]_i_23 ;
  wire \implication_variable_id[3]_i_23_0 ;
  wire \implication_variable_id[3]_i_27 ;
  wire \implication_variable_id[4]_i_240_n_0 ;
  wire \implication_variable_id[4]_i_35 ;
  wire \implication_variable_id[4]_i_39 ;
  wire \implication_variable_id[4]_i_39_0 ;
  wire [2:0]is_unit;
  wire \output_status_reg[0] ;
  wire \output_status_reg[0]_0 ;
  wire [2:0]\output_status_reg[0]_1 ;
  wire [2:0]\output_status_reg[2] ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire s01_axi_aresetn_0;
  wire [0:0]top_status;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__56_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire [0:0]\variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_116_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_137_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_155_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_176_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_194_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_onehot_state_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_215_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_onehot_state_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_59_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_77_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_state_reg[3]_i_98_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \FSM_onehot_state[3]_i_233 
       (.I0(\FSM_onehot_state_reg[3]_i_194_0 ),
        .I1(\variable_1_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(\variable_3_assignment_reg_n_0_[1] ),
        .I4(\variable_2_assignment_reg[1]_0 ),
        .O(\FSM_onehot_state[3]_i_233_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_253 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(is_unit[1]),
        .I2(is_unit[2]),
        .O(\FSM_onehot_state[3]_i_253_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_270 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(\implication_variable_id[2]_i_165_n_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_116 
       (.CI(\FSM_onehot_state_reg[3]_i_155_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_116_n_0 ,\FSM_onehot_state_reg[3]_i_116_n_1 ,\FSM_onehot_state_reg[3]_i_116_n_2 ,\FSM_onehot_state_reg[3]_i_116_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_116_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_77_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_137 
       (.CI(\FSM_onehot_state_reg[3]_i_176_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_137_n_0 ,\FSM_onehot_state_reg[3]_i_137_n_1 ,\FSM_onehot_state_reg[3]_i_137_n_2 ,\FSM_onehot_state_reg[3]_i_137_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_137_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_98_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_155 
       (.CI(\FSM_onehot_state_reg[3]_i_194_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_155_n_0 ,\FSM_onehot_state_reg[3]_i_155_n_1 ,\FSM_onehot_state_reg[3]_i_155_n_2 ,\FSM_onehot_state_reg[3]_i_155_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_155_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_116_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_17 
       (.CI(\FSM_onehot_state_reg[3]_i_42_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_17_n_0 ,\FSM_onehot_state_reg[3]_i_17_n_1 ,\FSM_onehot_state_reg[3]_i_17_n_2 ,\FSM_onehot_state_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_5_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_176 
       (.CI(\FSM_onehot_state_reg[3]_i_215_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_176_n_0 ,\FSM_onehot_state_reg[3]_i_176_n_1 ,\FSM_onehot_state_reg[3]_i_176_n_2 ,\FSM_onehot_state_reg[3]_i_176_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_176_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_137_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_194 
       (.CI(1'b0),
        .CO({\FSM_onehot_state_reg[3]_i_194_n_0 ,\FSM_onehot_state_reg[3]_i_194_n_1 ,\FSM_onehot_state_reg[3]_i_194_n_2 ,\FSM_onehot_state_reg[3]_i_194_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_194_O_UNCONNECTED [3:0]),
        .S({\FSM_onehot_state[3]_i_233_n_0 ,\FSM_onehot_state_reg[3]_i_155_0 }));
  CARRY4 \FSM_onehot_state_reg[3]_i_2 
       (.CI(\FSM_onehot_state_reg[3]_i_5_n_0 ),
        .CO({\NLW_FSM_onehot_state_reg[3]_i_2_CO_UNCONNECTED [3],\variable_3_assignment_reg[1]_0 ,\FSM_onehot_state_reg[3]_i_2_n_2 ,\FSM_onehot_state_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\output_status_reg[0]_1 }));
  CARRY4 \FSM_onehot_state_reg[3]_i_215 
       (.CI(1'b0),
        .CO({\FSM_onehot_state_reg[3]_i_215_n_0 ,\FSM_onehot_state_reg[3]_i_215_n_1 ,\FSM_onehot_state_reg[3]_i_215_n_2 ,\FSM_onehot_state_reg[3]_i_215_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_215_O_UNCONNECTED [3:0]),
        .S({\FSM_onehot_state[3]_i_253_n_0 ,S}));
  CARRY4 \FSM_onehot_state_reg[3]_i_27 
       (.CI(\FSM_onehot_state_reg[3]_i_59_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_27_n_0 ,\FSM_onehot_state_reg[3]_i_27_n_1 ,\FSM_onehot_state_reg[3]_i_27_n_2 ,\FSM_onehot_state_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_9_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_3 
       (.CI(\FSM_onehot_state_reg[3]_i_9_n_0 ),
        .CO({\NLW_FSM_onehot_state_reg[3]_i_3_CO_UNCONNECTED [3],\FSM_onehot_state[3]_i_12 ,\FSM_onehot_state_reg[3]_i_3_n_2 ,\FSM_onehot_state_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\output_status_reg[2] }));
  CARRY4 \FSM_onehot_state_reg[3]_i_42 
       (.CI(\FSM_onehot_state_reg[3]_i_77_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_42_n_0 ,\FSM_onehot_state_reg[3]_i_42_n_1 ,\FSM_onehot_state_reg[3]_i_42_n_2 ,\FSM_onehot_state_reg[3]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_42_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_17_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_5 
       (.CI(\FSM_onehot_state_reg[3]_i_17_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_5_n_0 ,\FSM_onehot_state_reg[3]_i_5_n_1 ,\FSM_onehot_state_reg[3]_i_5_n_2 ,\FSM_onehot_state_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_5_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_2_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_59 
       (.CI(\FSM_onehot_state_reg[3]_i_98_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_59_n_0 ,\FSM_onehot_state_reg[3]_i_59_n_1 ,\FSM_onehot_state_reg[3]_i_59_n_2 ,\FSM_onehot_state_reg[3]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_59_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_27_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_77 
       (.CI(\FSM_onehot_state_reg[3]_i_116_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_77_n_0 ,\FSM_onehot_state_reg[3]_i_77_n_1 ,\FSM_onehot_state_reg[3]_i_77_n_2 ,\FSM_onehot_state_reg[3]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_77_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_42_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_9 
       (.CI(\FSM_onehot_state_reg[3]_i_27_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_9_n_0 ,\FSM_onehot_state_reg[3]_i_9_n_1 ,\FSM_onehot_state_reg[3]_i_9_n_2 ,\FSM_onehot_state_reg[3]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_9_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_3_0 ));
  CARRY4 \FSM_onehot_state_reg[3]_i_98 
       (.CI(\FSM_onehot_state_reg[3]_i_137_n_0 ),
        .CO({\FSM_onehot_state_reg[3]_i_98_n_0 ,\FSM_onehot_state_reg[3]_i_98_n_1 ,\FSM_onehot_state_reg[3]_i_98_n_2 ,\FSM_onehot_state_reg[3]_i_98_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_FSM_onehot_state_reg[3]_i_98_O_UNCONNECTED [3:0]),
        .S(\FSM_onehot_state_reg[3]_i_59_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    clause_in_use_i_2__26
       (.I0(Q[1]),
        .I1(clause_in_use_i_3__2_n_0),
        .I2(clause_in_use_reg_0),
        .I3(clause_in_use_reg_1[4]),
        .I4(clause_in_use_reg_1[3]),
        .I5(clause_in_use_reg_1[0]),
        .O(\FSM_onehot_state_reg[6] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__2
       (.I0(clause_in_use_reg_1[2]),
        .I1(clause_in_use_reg_1[1]),
        .O(clause_in_use_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_109 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_63 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_63 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_165 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_165_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_166 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_166_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_24 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_81_n_0 ),
        .I2(\implication_variable_id[2]_i_8 ),
        .I3(is_unit[0]),
        .I4(\implication_variable_id[2]_i_8_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT5 #(
    .INIT(32'h04404000)) 
    \implication_variable_id[2]_i_80 
       (.I0(\implication_variable_id[2]_i_165_n_0 ),
        .I1(\implication_variable_id[2]_i_166_n_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_81 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[2]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_152 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[3]_i_152_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_64 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[3]_i_23 ),
        .I3(is_unit[0]),
        .I4(\implication_variable_id[3]_i_23_0 ),
        .O(\clause_count_reg[0]_rep ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_74 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_152_n_0 ),
        .I2(\implication_variable_id[2]_i_8 ),
        .I3(is_unit[0]),
        .I4(\implication_variable_id[3]_i_27 ),
        .O(\clause_count_reg[0]_rep__1_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_100 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_240_n_0 ),
        .I2(\implication_variable_id[4]_i_39 ),
        .I3(is_unit[0]),
        .I4(\implication_variable_id[4]_i_39_0 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_240 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[4]_i_240_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_90 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[4]_i_39 ),
        .I3(is_unit[0]),
        .I4(\implication_variable_id[4]_i_35 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFF2000F0F0)) 
    \output_status[0]_i_1 
       (.I0(\output_status_reg[0] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(Q[0]),
        .I4(\output_status_reg[0]_0 ),
        .I5(top_status),
        .O(s01_axi_aresetn_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__56 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__56_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__56_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80
   (\clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \slv_reg0_reg[5] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    clause_in_use_reg_0,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_35 ,
    \FSM_onehot_state_reg[3]_i_9 ,
    \implication_variable_id_reg[0]_i_35 ,
    \implication_variable_id_reg[1]_i_35 ,
    \implication_variable_id_reg[2]_i_35_0 ,
    \implication_variable_id_reg[4]_i_42 ,
    \implication_variable_id_reg[3]_i_30 ,
    \implication_variable_id_reg[4]_i_42_0 ,
    \variable_1_assignment[1]_i_2__41 ,
    \FSM_onehot_state[3]_i_18 ,
    \FSM_onehot_state[3]_i_18_0 ,
    \FSM_onehot_state[3]_i_18_1 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \slv_reg0_reg[5] ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [3:0]Q;
  input clause_in_use_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_35 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_9 ;
  input \implication_variable_id_reg[0]_i_35 ;
  input \implication_variable_id_reg[1]_i_35 ;
  input \implication_variable_id_reg[2]_i_35_0 ;
  input \implication_variable_id_reg[4]_i_42 ;
  input \implication_variable_id_reg[3]_i_30 ;
  input \implication_variable_id_reg[4]_i_42_0 ;
  input \variable_1_assignment[1]_i_2__41 ;
  input \FSM_onehot_state[3]_i_18 ;
  input \FSM_onehot_state[3]_i_18_0 ;
  input \FSM_onehot_state[3]_i_18_1 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_18 ;
  wire \FSM_onehot_state[3]_i_18_0 ;
  wire \FSM_onehot_state[3]_i_18_1 ;
  wire \FSM_onehot_state[3]_i_90_n_0 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_9 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_129_n_0 ;
  wire \implication_variable_id[1]_i_129_n_0 ;
  wire \implication_variable_id[2]_i_208_n_0 ;
  wire \implication_variable_id[3]_i_167_n_0 ;
  wire \implication_variable_id[4]_i_255_n_0 ;
  wire \implication_variable_id_reg[0]_i_35 ;
  wire \implication_variable_id_reg[1]_i_35 ;
  wire \implication_variable_id_reg[2]_i_35 ;
  wire \implication_variable_id_reg[2]_i_35_0 ;
  wire \implication_variable_id_reg[3]_i_30 ;
  wire \implication_variable_id_reg[4]_i_42 ;
  wire \implication_variable_id_reg[4]_i_42_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire state_i_58_n_0;
  wire state_i_59_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__41 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__54_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_28 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_9 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_9 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_48 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_90_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_18 ),
        .I4(\FSM_onehot_state[3]_i_18_0 ),
        .I5(\FSM_onehot_state[3]_i_18_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_70 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_58_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_90 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    clause_in_use_i_1
       (.I0(Q[1]),
        .I1(clause_in_use_reg_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_55 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_129 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_85 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_129_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_35 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[0]_i_35 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_129 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_85 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_129_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_35 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[1]_i_35 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_112 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_208_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_35 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[2]_i_35_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_208 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_208_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_167 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_167_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_82 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_167_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_42 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[3]_i_30 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_108 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_255_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_42 ),
        .I3(\FSM_onehot_state_reg[3]_i_9 [0]),
        .I4(\implication_variable_id_reg[4]_i_42_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_255 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_255_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_26
       (.I0(state_i_58_n_0),
        .I1(state_i_59_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_58
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_59
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_59_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \variable_1_assignment[1]_i_3__21 
       (.I0(\variable_1_assignment[1]_i_2__41 ),
        .I1(Q[1]),
        .I2(clause_in_use_reg_0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \variable_1_id[4]_i_1__54 
       (.I0(Q[1]),
        .I1(clause_in_use_reg_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__54_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__54_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81
   (\slv_reg0_reg[5] ,
    \variable_3_id_reg[4]_0 ,
    \FSM_onehot_state_reg[6] ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_3_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    \variable_3_assignment[1]_i_2__37 ,
    \variable_3_assignment[1]_i_2__37_0 ,
    \variable_3_assignment[1]_i_2__37_1 ,
    Q,
    clause_in_use_i_2__11,
    \FSM_onehot_state_reg[3]_i_5 ,
    clause_in_use_reg_0,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output \variable_3_id_reg[4]_0 ;
  output \FSM_onehot_state_reg[6] ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output [2:0]\variable_3_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input \variable_3_assignment[1]_i_2__37 ;
  input \variable_3_assignment[1]_i_2__37_0 ;
  input \variable_3_assignment[1]_i_2__37_1 ;
  input [6:0]Q;
  input [0:0]clause_in_use_i_2__11;
  input \FSM_onehot_state_reg[3]_i_5 ;
  input clause_in_use_reg_0;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_5 ;
  wire \FSM_onehot_state_reg[6] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_i_2__11;
  wire clause_in_use_i_3__5_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire state_i_56_n_0;
  wire state_i_57_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__68_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__37 ;
  wire \variable_3_assignment[1]_i_2__37_0 ;
  wire \variable_3_assignment[1]_i_2__37_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [2:0]\variable_3_id_reg[3]_0 ;
  wire \variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[4] ;
  wire variable_3_polarity_reg_n_0;

  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_18 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_5 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_47 
       (.I0(state_i_57_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    clause_in_use_i_2__32
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(Q[1]),
        .I5(clause_in_use_i_3__5_n_0),
        .O(\slv_reg0_reg[5] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__5
       (.I0(Q[0]),
        .I1(Q[5]),
        .O(clause_in_use_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__8
       (.I0(clause_in_use_i_2__11),
        .I1(Q[4]),
        .O(\FSM_onehot_state_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_52 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_132 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[3]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_132 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_211 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[3]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_170 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[3]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_258 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg_n_0_[4] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    state_i_25
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_56_n_0),
        .I4(state_i_57_n_0),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_56
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_56_n_0));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_57
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_57_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__68 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__68_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__33 
       (.I0(\slv_reg0_reg[5] ),
        .I1(\variable_3_assignment[1]_i_2__37 ),
        .I2(\variable_3_id_reg_n_0_[4] ),
        .I3(\variable_3_assignment[1]_i_2__37_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2__37_1 ),
        .O(\variable_3_id_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__68_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82
   (\slv_reg0_reg[7] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_35 ,
    \implication_variable_id_reg[0]_i_35 ,
    \implication_variable_id_reg[1]_i_35 ,
    \implication_variable_id_reg[2]_i_35_0 ,
    \implication_variable_id_reg[4]_i_42 ,
    \implication_variable_id_reg[3]_i_30 ,
    \implication_variable_id_reg[4]_i_42_0 ,
    Q,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_13 ,
    \FSM_onehot_state_reg[3]_i_13_0 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_35 ;
  input \implication_variable_id_reg[0]_i_35 ;
  input \implication_variable_id_reg[1]_i_35 ;
  input \implication_variable_id_reg[2]_i_35_0 ;
  input \implication_variable_id_reg[4]_i_42 ;
  input \implication_variable_id_reg[3]_i_30 ;
  input \implication_variable_id_reg[4]_i_42_0 ;
  input [5:0]Q;
  input clause_in_use_reg_0;
  input \FSM_onehot_state_reg[3]_i_13 ;
  input \FSM_onehot_state_reg[3]_i_13_0 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_13 ;
  wire \FSM_onehot_state_reg[3]_i_13_0 ;
  wire [5:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_3__3_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_131_n_0 ;
  wire \implication_variable_id[1]_i_131_n_0 ;
  wire \implication_variable_id[2]_i_210_n_0 ;
  wire \implication_variable_id[3]_i_169_n_0 ;
  wire \implication_variable_id[4]_i_257_n_0 ;
  wire \implication_variable_id_reg[0]_i_35 ;
  wire \implication_variable_id_reg[1]_i_35 ;
  wire \implication_variable_id_reg[2]_i_35 ;
  wire \implication_variable_id_reg[2]_i_35_0 ;
  wire \implication_variable_id_reg[3]_i_30 ;
  wire \implication_variable_id_reg[4]_i_42 ;
  wire \implication_variable_id_reg[4]_i_42_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[7] ;
  wire state_i_54_n_0;
  wire state_i_55_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__67_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_33 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_13 ),
        .I2(\FSM_onehot_state_reg[3]_i_13_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_69 
       (.I0(state_i_55_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_91 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    clause_in_use_i_2__31
       (.I0(clause_in_use_i_3__3_n_0),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[7] ));
  LUT2 #(
    .INIT(4'h7)) 
    clause_in_use_i_3__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(clause_in_use_i_3__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_53 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_131 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_131_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_86 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_131_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_35 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_35 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_131 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_131_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_86 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_131_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_35 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_35 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_113 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_210_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_35 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_35_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_210 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_210_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_169 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_169_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_83 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_169_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_42 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_30 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_109 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_257_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_42 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_42_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_257 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_257_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    state_i_24
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_54_n_0),
        .I4(state_i_55_n_0),
        .O(\variable_1_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_54
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_54_n_0));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_55
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_55_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_8
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__67 
       (.I0(\slv_reg0_reg[7] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__67_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__67_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83
   (\slv_reg0_reg[3] ,
    \slv_reg0_reg[7] ,
    S,
    is_unit,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    implication_assignments,
    \variable_2_id_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    Q,
    s01_axi_aresetn,
    \variable_1_assignment[1]_i_2__38 ,
    clause_in_use_reg_0,
    \FSM_onehot_state_reg[3]_i_3 ,
    \FSM_onehot_state[3]_i_8 ,
    \FSM_onehot_state[3]_i_8_0 ,
    \FSM_onehot_state[3]_i_8_1 ,
    clause_in_use_reg_1,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \slv_reg0_reg[7] ;
  output [0:0]S;
  output [0:0]is_unit;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]implication_assignments;
  output \variable_2_id_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[4]_1 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input [6:0]Q;
  input s01_axi_aresetn;
  input \variable_1_assignment[1]_i_2__38 ;
  input [0:0]clause_in_use_reg_0;
  input [1:0]\FSM_onehot_state_reg[3]_i_3 ;
  input \FSM_onehot_state[3]_i_8 ;
  input \FSM_onehot_state[3]_i_8_0 ;
  input \FSM_onehot_state[3]_i_8_1 ;
  input clause_in_use_reg_1;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_57_n_0 ;
  wire \FSM_onehot_state[3]_i_8 ;
  wire \FSM_onehot_state[3]_i_8_0 ;
  wire \FSM_onehot_state[3]_i_8_1 ;
  wire [1:0]\FSM_onehot_state_reg[3]_i_3 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[7] ;
  wire state_i_47_n_0;
  wire state_i_48_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment[1]_i_2__38 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__76_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire \variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_12 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_3 [0]),
        .I2(\FSM_onehot_state_reg[3]_i_3 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \FSM_onehot_state[3]_i_26 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_57_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_8 ),
        .I4(\FSM_onehot_state[3]_i_8_0 ),
        .I5(\FSM_onehot_state[3]_i_8_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_40 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_47_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_57 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    clause_in_use_i_1
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(\slv_reg0_reg[3] ),
        .I5(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    clause_in_use_i_2__40
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(clause_in_use_reg_0),
        .O(\slv_reg0_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_50 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_126 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_126 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_205 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_164 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_252 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_18
       (.I0(state_i_47_n_0),
        .I1(state_i_48_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_47
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_48
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_48_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \variable_1_assignment[1]_i_3__20 
       (.I0(\variable_1_assignment[1]_i_2__38 ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(\slv_reg0_reg[3] ),
        .O(\slv_reg0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \variable_1_id[4]_i_1__76 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(\slv_reg0_reg[3] ),
        .I5(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__76_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_1_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__76_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84
   (\slv_reg0_reg[5] ,
    \clause_count_reg[0]_rep ,
    \variable_1_assignment_reg[1]_0 ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_3_id_reg[1]_0 ,
    implication_assignments,
    \variable_1_assignment_reg[1]_1 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    \implication_variable_id_reg[2]_i_34 ,
    is_unit,
    \implication_variable_id_reg[0]_i_34 ,
    \implication_variable_id_reg[1]_i_34 ,
    \implication_variable_id_reg[2]_i_34_0 ,
    \implication_variable_id_reg[4]_i_41 ,
    \implication_variable_id_reg[3]_i_29 ,
    \implication_variable_id_reg[4]_i_41_0 ,
    \variable_3_assignment[1]_i_2__13 ,
    \variable_3_assignment[1]_i_2__13_0 ,
    \variable_3_assignment[1]_i_2__13_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[5] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_3_id_reg[1]_0 ;
  output [0:0]implication_assignments;
  output \variable_1_assignment_reg[1]_1 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[2]_i_34 ;
  input [0:0]is_unit;
  input \implication_variable_id_reg[0]_i_34 ;
  input \implication_variable_id_reg[1]_i_34 ;
  input \implication_variable_id_reg[2]_i_34_0 ;
  input \implication_variable_id_reg[4]_i_41 ;
  input \implication_variable_id_reg[3]_i_29 ;
  input \implication_variable_id_reg[4]_i_41_0 ;
  input \variable_3_assignment[1]_i_2__13 ;
  input \variable_3_assignment[1]_i_2__13_0 ;
  input \variable_3_assignment[1]_i_2__13_1 ;
  input [4:0]Q;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire [4:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_125_n_0 ;
  wire \implication_variable_id[1]_i_125_n_0 ;
  wire \implication_variable_id[2]_i_204_n_0 ;
  wire \implication_variable_id[3]_i_163_n_0 ;
  wire \implication_variable_id[4]_i_251_n_0 ;
  wire \implication_variable_id_reg[0]_i_34 ;
  wire \implication_variable_id_reg[1]_i_34 ;
  wire \implication_variable_id_reg[2]_i_34 ;
  wire \implication_variable_id_reg[2]_i_34_0 ;
  wire \implication_variable_id_reg[3]_i_29 ;
  wire \implication_variable_id_reg[4]_i_41 ;
  wire \implication_variable_id_reg[4]_i_41_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[5] ;
  wire state_i_45_n_0;
  wire state_i_46_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_id[4]_i_1__13_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__13 ;
  wire \variable_3_assignment[1]_i_2__13_0 ;
  wire \variable_3_assignment[1]_i_2__13_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[1]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[3] ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_41 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_45_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_58 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[5] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clause_in_use_i_2__6
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(clause_in_use_reg_0),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_51 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_125 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_125_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_83 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[0]_i_125_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_34 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[0]_i_34 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_125 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_125_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_83 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[1]_i_125_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_34 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[1]_i_34 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_110 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[2]_i_204_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_34 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[2]_i_34_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_204 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_204_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_163 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg_n_0_[3] ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_163_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_80 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[3]_i_163_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_41 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[3]_i_29 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_106 
       (.I0(\variable_1_assignment_reg[1]_0 ),
        .I1(\implication_variable_id[4]_i_251_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_41 ),
        .I3(is_unit),
        .I4(\implication_variable_id_reg[4]_i_41_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_251 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_251_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_17
       (.I0(state_i_45_n_0),
        .I1(state_i_46_n_0),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_45
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_1 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_46
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_46_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__13 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__13 
       (.I0(\slv_reg0_reg[5] ),
        .I1(\variable_3_assignment[1]_i_2__13 ),
        .I2(\variable_3_id_reg_n_0_[1] ),
        .I3(\variable_3_assignment[1]_i_2__13_0 ),
        .I4(\variable_3_id_reg_n_0_[3] ),
        .I5(\variable_3_assignment[1]_i_2__13_1 ),
        .O(\variable_3_id_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__13_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85
   (\slv_reg0_reg[7] ,
    \slv_reg0_reg[4] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    S,
    \variable_2_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    Q,
    clause_in_use_i_2__5,
    is_unit,
    \FSM_onehot_state_reg[3]_i_2 ,
    \FSM_onehot_state_reg[3]_i_4 ,
    \FSM_onehot_state_reg[3]_i_4_0 ,
    clause_in_use_reg_0,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[7] ;
  output \slv_reg0_reg[4] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output [0:0]S;
  output [0:0]\variable_2_assignment_reg[0]_0 ;
  output \variable_2_assignment_reg[0]_1 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [6:0]Q;
  input [0:0]clause_in_use_i_2__5;
  input [1:0]is_unit;
  input \FSM_onehot_state_reg[3]_i_2 ;
  input \FSM_onehot_state_reg[3]_i_4 ;
  input \FSM_onehot_state_reg[3]_i_4_0 ;
  input clause_in_use_reg_0;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_2 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_25_n_0 ;
  wire \FSM_onehot_state_reg[3]_i_2 ;
  wire \FSM_onehot_state_reg[3]_i_4 ;
  wire \FSM_onehot_state_reg[3]_i_4_0 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_i_2__5;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[4] ;
  wire \slv_reg0_reg[7] ;
  wire state_i_43_n_0;
  wire state_i_44_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__74_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_state[3]_i_16 
       (.I0(\FSM_onehot_state[3]_i_25_n_0 ),
        .I1(\FSM_onehot_state_reg[3]_i_4 ),
        .I2(\FSM_onehot_state_reg[3]_i_4_0 ),
        .O(\variable_2_assignment_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_25 
       (.I0(\variable_2_assignment_reg[0]_1 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_43_n_0),
        .O(\FSM_onehot_state[3]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_8 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\FSM_onehot_state[3]_i_25_n_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_2 ),
        .O(S));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[7] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    clause_in_use_i_2__38
       (.I0(\slv_reg0_reg[4] ),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[7] ));
  LUT3 #(
    .INIT(8'h7F)) 
    clause_in_use_i_3__17
       (.I0(Q[2]),
        .I1(clause_in_use_i_2__5),
        .I2(Q[6]),
        .O(\slv_reg0_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_0));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_48 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_128 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_128 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_207 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_166 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_254 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00000068)) 
    state_i_16
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_43_n_0),
        .I4(state_i_44_n_0),
        .O(\variable_1_assignment_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_43
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    state_i_44
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_1 ),
        .O(state_i_44_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_6
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_2 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__74 
       (.I0(\slv_reg0_reg[7] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__74_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__74_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86
   (\slv_reg0_reg[3] ,
    \slv_reg0_reg[8] ,
    \clause_count_reg[0]_rep ,
    is_unit,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    S,
    implication_assignments,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    Q,
    \implication_variable_id_reg[2]_i_34 ,
    \FSM_onehot_state_reg[3]_i_3 ,
    \implication_variable_id_reg[0]_i_34 ,
    \implication_variable_id_reg[1]_i_34 ,
    \implication_variable_id_reg[2]_i_34_0 ,
    \implication_variable_id_reg[4]_i_41 ,
    \implication_variable_id_reg[3]_i_29 ,
    \implication_variable_id_reg[4]_i_41_0 ,
    clause_in_use_reg_0,
    \FSM_onehot_state[3]_i_7 ,
    \FSM_onehot_state[3]_i_7_0 ,
    \FSM_onehot_state[3]_i_7_1 ,
    clause_in_use_reg_1,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \slv_reg0_reg[8] ;
  output \clause_count_reg[0]_rep ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]S;
  output [0:0]implication_assignments;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [6:0]Q;
  input \implication_variable_id_reg[2]_i_34 ;
  input [2:0]\FSM_onehot_state_reg[3]_i_3 ;
  input \implication_variable_id_reg[0]_i_34 ;
  input \implication_variable_id_reg[1]_i_34 ;
  input \implication_variable_id_reg[2]_i_34_0 ;
  input \implication_variable_id_reg[4]_i_41 ;
  input \implication_variable_id_reg[3]_i_29 ;
  input \implication_variable_id_reg[4]_i_41_0 ;
  input [0:0]clause_in_use_reg_0;
  input \FSM_onehot_state[3]_i_7 ;
  input \FSM_onehot_state[3]_i_7_0 ;
  input \FSM_onehot_state[3]_i_7_1 ;
  input clause_in_use_reg_1;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_55_n_0 ;
  wire \FSM_onehot_state[3]_i_7 ;
  wire \FSM_onehot_state[3]_i_7_0 ;
  wire \FSM_onehot_state[3]_i_7_1 ;
  wire [2:0]\FSM_onehot_state_reg[3]_i_3 ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_127_n_0 ;
  wire \implication_variable_id[1]_i_127_n_0 ;
  wire \implication_variable_id[2]_i_206_n_0 ;
  wire \implication_variable_id[3]_i_165_n_0 ;
  wire \implication_variable_id[4]_i_253_n_0 ;
  wire \implication_variable_id_reg[0]_i_34 ;
  wire \implication_variable_id_reg[1]_i_34 ;
  wire \implication_variable_id_reg[2]_i_34 ;
  wire \implication_variable_id_reg[2]_i_34_0 ;
  wire \implication_variable_id_reg[3]_i_29 ;
  wire \implication_variable_id_reg[4]_i_41 ;
  wire \implication_variable_id_reg[4]_i_41_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \slv_reg0_reg[8] ;
  wire state_i_41_n_0;
  wire state_i_42_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__89_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[3]_i_11 
       (.I0(is_unit),
        .I1(\FSM_onehot_state_reg[3]_i_3 [1]),
        .I2(\FSM_onehot_state_reg[3]_i_3 [2]),
        .O(S));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \FSM_onehot_state[3]_i_24 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_55_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_7 ),
        .I4(\FSM_onehot_state[3]_i_7_0 ),
        .I5(\FSM_onehot_state[3]_i_7_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00007D00)) 
    \FSM_onehot_state[3]_i_39 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[0]_0 ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(clause_in_use_reg_n_0),
        .I4(state_i_41_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_55 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[3] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    clause_in_use_i_2__48
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\slv_reg0_reg[8] ),
        .I4(Q[3]),
        .I5(clause_in_use_reg_0),
        .O(\slv_reg0_reg[3] ));
  LUT3 #(
    .INIT(8'hDF)) 
    clause_in_use_i_3__19
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[0]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_1));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_49 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_127 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_127_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_84 
       (.I0(is_unit),
        .I1(\implication_variable_id[0]_i_127_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_34 ),
        .I3(\FSM_onehot_state_reg[3]_i_3 [0]),
        .I4(\implication_variable_id_reg[0]_i_34 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_127 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_127_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_84 
       (.I0(is_unit),
        .I1(\implication_variable_id[1]_i_127_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_34 ),
        .I3(\FSM_onehot_state_reg[3]_i_3 [0]),
        .I4(\implication_variable_id_reg[1]_i_34 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_111 
       (.I0(is_unit),
        .I1(\implication_variable_id[2]_i_206_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_34 ),
        .I3(\FSM_onehot_state_reg[3]_i_3 [0]),
        .I4(\implication_variable_id_reg[2]_i_34_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_206 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_206_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_165 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_165_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_81 
       (.I0(is_unit),
        .I1(\implication_variable_id[3]_i_165_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_41 ),
        .I3(\FSM_onehot_state_reg[3]_i_3 [0]),
        .I4(\implication_variable_id_reg[3]_i_29 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_107 
       (.I0(is_unit),
        .I1(\implication_variable_id[4]_i_253_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_41 ),
        .I3(\FSM_onehot_state_reg[3]_i_3 [0]),
        .I4(\implication_variable_id_reg[4]_i_41_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_253 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_253_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h04404000)) 
    state_i_15
       (.I0(state_i_41_n_0),
        .I1(state_i_42_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_41
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_42
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_42_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__89 
       (.I0(\slv_reg0_reg[3] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__89_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__89_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87
   (\slv_reg0_reg[8] ,
    \variable_3_id_reg[2]_0 ,
    S,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[3]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    \variable_3_assignment[1]_i_2__2 ,
    \variable_3_assignment[1]_i_2__2_0 ,
    \variable_3_assignment[1]_i_2__2_1 ,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    Q,
    \FSM_onehot_state_reg[3]_i_2 ,
    clause_in_use_reg_2,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output \variable_3_id_reg[2]_0 ;
  output [0:0]S;
  output \variable_2_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output \variable_2_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [2:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[3]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input \variable_3_assignment[1]_i_2__2 ;
  input \variable_3_assignment[1]_i_2__2_0 ;
  input \variable_3_assignment[1]_i_2__2_1 ;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [3:0]Q;
  input \FSM_onehot_state_reg[3]_i_2 ;
  input clause_in_use_reg_2;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_2 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[8] ;
  wire state_i_39_n_0;
  wire state_i_40_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__2_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment[1]_i_2__2 ;
  wire \variable_3_assignment[1]_i_2__2_0 ;
  wire \variable_3_assignment[1]_i_2__2_1 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire \variable_3_id_reg[2]_0 ;
  wire [2:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire \variable_3_id_reg_n_0_[1] ;
  wire \variable_3_id_reg_n_0_[2] ;
  wire variable_3_polarity_reg_n_0;

  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_23 
       (.I0(state_i_40_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \FSM_onehot_state[3]_i_7 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg[1]_0 ),
        .I4(\FSM_onehot_state_reg[3]_i_2 ),
        .O(S));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[8] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    clause_in_use_i_2__0
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_25 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_123 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_123 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg_n_0_[1] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_202 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg_n_0_[2] ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_161 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_249 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00006800)) 
    state_i_14
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_39_n_0),
        .I4(state_i_40_n_0),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_39
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_39_n_0));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_40
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_40_n_0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__2 
       (.I0(\slv_reg0_reg[8] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__2 
       (.I0(\slv_reg0_reg[8] ),
        .I1(\variable_3_assignment[1]_i_2__2 ),
        .I2(\variable_3_id_reg_n_0_[2] ),
        .I3(\variable_3_assignment[1]_i_2__2_0 ),
        .I4(\variable_3_id_reg_n_0_[1] ),
        .I5(\variable_3_assignment[1]_i_2__2_1 ),
        .O(\variable_3_id_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__2_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88
   (\slv_reg0_reg[2] ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    \clause_count_reg[0]_rep__0 ,
    \clause_count_reg[0]_rep__0_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    is_unit,
    \implication_variable_id_reg[2]_i_33 ,
    \implication_variable_id_reg[0]_i_33 ,
    \implication_variable_id_reg[1]_i_33 ,
    \implication_variable_id_reg[2]_i_33_0 ,
    \implication_variable_id_reg[4]_i_40 ,
    \implication_variable_id_reg[3]_i_28 ,
    \implication_variable_id_reg[4]_i_40_0 ,
    clause_in_use_reg_0,
    Q,
    clause_in_use_reg_1,
    \FSM_onehot_state_reg[3]_i_4 ,
    \FSM_onehot_state_reg[3]_i_4_0 ,
    clause_in_use_reg_2,
    \variable_3_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[1]_3 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_2 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_2 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[2] ;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_1_assignment_reg[1]_1 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output \clause_count_reg[0]_rep__0 ;
  output \clause_count_reg[0]_rep__0_0 ;
  output [0:0]\variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_1 ;
  output \variable_1_assignment_reg[1]_2 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output \variable_3_assignment_reg[1]_0 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input [1:0]is_unit;
  input \implication_variable_id_reg[2]_i_33 ;
  input \implication_variable_id_reg[0]_i_33 ;
  input \implication_variable_id_reg[1]_i_33 ;
  input \implication_variable_id_reg[2]_i_33_0 ;
  input \implication_variable_id_reg[4]_i_40 ;
  input \implication_variable_id_reg[3]_i_28 ;
  input \implication_variable_id_reg[4]_i_40_0 ;
  input clause_in_use_reg_0;
  input [3:0]Q;
  input clause_in_use_reg_1;
  input \FSM_onehot_state_reg[3]_i_4 ;
  input \FSM_onehot_state_reg[3]_i_4_0 ;
  input clause_in_use_reg_2;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[1]_3 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_2 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_2 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state_reg[3]_i_4 ;
  wire \FSM_onehot_state_reg[3]_i_4_0 ;
  wire [3:0]Q;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_122_n_0 ;
  wire \implication_variable_id[1]_i_122_n_0 ;
  wire \implication_variable_id[2]_i_201_n_0 ;
  wire \implication_variable_id[3]_i_160_n_0 ;
  wire \implication_variable_id[4]_i_248_n_0 ;
  wire \implication_variable_id_reg[0]_i_33 ;
  wire \implication_variable_id_reg[1]_i_33 ;
  wire \implication_variable_id_reg[2]_i_33 ;
  wire \implication_variable_id_reg[2]_i_33_0 ;
  wire \implication_variable_id_reg[3]_i_28 ;
  wire \implication_variable_id_reg[4]_i_40 ;
  wire \implication_variable_id_reg[4]_i_40_0 ;
  wire [1:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[2] ;
  wire state_i_37_n_0;
  wire state_i_38_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire [0:0]\variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg[1]_2 ;
  wire \variable_1_assignment_reg[1]_3 ;
  wire \variable_1_id[4]_i_1__52_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire [0:0]\variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg[1]_2 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg[1]_2 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[3]_i_15 
       (.I0(\variable_2_assignment_reg[1]_1 ),
        .I1(\FSM_onehot_state_reg[3]_i_4 ),
        .I2(\FSM_onehot_state_reg[3]_i_4_0 ),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_38 
       (.I0(state_i_38_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_56 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[2] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    clause_in_use_i_2__23
       (.I0(clause_in_use_reg_0),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(clause_in_use_reg_1),
        .O(\slv_reg0_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_26 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_122 
       (.I0(\variable_2_id_reg[4]_0 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_122_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_81 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[0]_i_122_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_33 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[0]_i_33 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_122 
       (.I0(\variable_2_id_reg[4]_0 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_122_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_81 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[1]_i_122_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_33 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[1]_i_33 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[2]_i_108 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[2]_i_201_n_0 ),
        .I2(\implication_variable_id_reg[2]_i_33 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[2]_i_33_0 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_201 
       (.I0(\variable_2_id_reg[4]_0 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_201_n_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_160 
       (.I0(\variable_2_id_reg[4]_0 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_160_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[3]_i_78 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[3]_i_160_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_40 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[3]_i_28 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[4]_i_104 
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(\implication_variable_id[4]_i_248_n_0 ),
        .I2(\implication_variable_id_reg[4]_i_40 ),
        .I3(is_unit[1]),
        .I4(\implication_variable_id_reg[4]_i_40_0 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_248 
       (.I0(\variable_2_id_reg[4]_0 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_248_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    state_i_13
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(state_i_37_n_0),
        .I4(state_i_38_n_0),
        .O(\variable_1_assignment_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    state_i_37
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(state_i_37_n_0));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    state_i_38
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg[1]_2 ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(state_i_38_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    state_i_5
       (.I0(\variable_1_assignment_reg[1]_1 ),
        .I1(is_unit[1]),
        .I2(is_unit[0]),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg[1]_2 ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_3 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg[1]_2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__52 
       (.I0(\slv_reg0_reg[2] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__52_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_2 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_1 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_2 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__52_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89
   (\slv_reg0_reg[8] ,
    \clause_count_reg[0]_rep__0 ,
    is_unit,
    \clause_count_reg[0]_rep__0_0 ,
    \clause_count_reg[0]_rep ,
    \clause_count_reg[0]_rep_0 ,
    \clause_count_reg[0]_rep_1 ,
    s01_axi_aresetn_0,
    S,
    \variable_1_assignment_reg[1]_0 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_3_id_reg[4]_0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    implication_assignments,
    \variable_2_assignment_reg[0]_1 ,
    \variable_2_id_reg[4]_1 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    \variable_1_id_reg[4]_1 ,
    s01_axi_aresetn,
    \implication_variable_id_reg[4]_i_40 ,
    \implication_variable_id_reg[2]_i_33 ,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    Q,
    \variable_2_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[8] ;
  output \clause_count_reg[0]_rep__0 ;
  output [0:0]is_unit;
  output \clause_count_reg[0]_rep__0_0 ;
  output \clause_count_reg[0]_rep ;
  output \clause_count_reg[0]_rep_0 ;
  output \clause_count_reg[0]_rep_1 ;
  output s01_axi_aresetn_0;
  output [0:0]S;
  output [0:0]\variable_1_assignment_reg[1]_0 ;
  output [0:0]\variable_3_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_2_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output [0:0]implication_assignments;
  output [0:0]\variable_2_assignment_reg[0]_1 ;
  input [5:0]\variable_2_id_reg[4]_1 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input [5:0]\variable_1_id_reg[4]_1 ;
  input s01_axi_aresetn;
  input \implication_variable_id_reg[4]_i_40 ;
  input \implication_variable_id_reg[2]_i_33 ;
  input clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input [3:0]Q;
  input \variable_2_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_37_n_0 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire SAT;
  wire \clause_count_reg[0]_rep ;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep_1 ;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_124_n_0 ;
  wire \implication_variable_id[1]_i_124_n_0 ;
  wire \implication_variable_id[2]_i_203_n_0 ;
  wire \implication_variable_id[3]_i_162_n_0 ;
  wire \implication_variable_id[4]_i_250_n_0 ;
  wire \implication_variable_id_reg[2]_i_33 ;
  wire \implication_variable_id_reg[4]_i_40 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire s01_axi_aresetn_0;
  wire \slv_reg0_reg[8] ;
  wire state_i_36_n_0;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire [0:0]\variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__1_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [5:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire [0:0]\variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_2_id_reg[4]_0 ;
  wire [5:0]\variable_2_id_reg[4]_1 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire [0:0]\variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_state[3]_i_10 
       (.I0(is_unit),
        .O(S));
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_14 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\FSM_onehot_state[3]_i_37_n_0 ),
        .O(\variable_2_assignment_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFF90FF)) 
    \FSM_onehot_state[3]_i_22 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(clause_in_use_reg_n_0),
        .I4(\FSM_onehot_state[3]_i_37_n_0 ),
        .O(SAT));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \FSM_onehot_state[3]_i_37 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \FSM_onehot_state[3]_i_6 
       (.I0(SAT),
        .I1(\variable_3_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg_n_0_[1] ),
        .I3(\variable_1_assignment_reg_n_0_[1] ),
        .O(\variable_3_assignment_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[8] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    clause_in_use_i_2
       (.I0(clause_in_use_reg_0),
        .I1(clause_in_use_reg_1),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\slv_reg0_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(s01_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_27 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT6 #(
    .INIT(64'hF03F5FFFFF3F5FFF)) 
    \implication_variable_id[0]_i_124 
       (.I0(\variable_3_id_reg[4]_0 [0]),
        .I1(\variable_2_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\implication_variable_id[0]_i_124_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \implication_variable_id[0]_i_82 
       (.I0(\implication_variable_id[0]_i_124_n_0 ),
        .I1(is_unit),
        .I2(\implication_variable_id_reg[2]_i_33 ),
        .O(\clause_count_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hF03F5FFFFF3F5FFF)) 
    \implication_variable_id[1]_i_124 
       (.I0(\variable_3_id_reg[4]_0 [1]),
        .I1(\variable_2_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\implication_variable_id[1]_i_124_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \implication_variable_id[1]_i_82 
       (.I0(\implication_variable_id[1]_i_124_n_0 ),
        .I1(is_unit),
        .I2(\implication_variable_id_reg[2]_i_33 ),
        .O(\clause_count_reg[0]_rep_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \implication_variable_id[2]_i_109 
       (.I0(\implication_variable_id[2]_i_203_n_0 ),
        .I1(is_unit),
        .I2(\implication_variable_id_reg[2]_i_33 ),
        .O(\clause_count_reg[0]_rep ));
  LUT6 #(
    .INIT(64'hF03F5FFFFF3F5FFF)) 
    \implication_variable_id[2]_i_203 
       (.I0(\variable_3_id_reg[4]_0 [2]),
        .I1(\variable_2_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\implication_variable_id[2]_i_203_n_0 ));
  LUT6 #(
    .INIT(64'hF03F5FFFFF3F5FFF)) 
    \implication_variable_id[3]_i_162 
       (.I0(\variable_3_id_reg[4]_0 [3]),
        .I1(\variable_2_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\implication_variable_id[3]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \implication_variable_id[3]_i_79 
       (.I0(\implication_variable_id[3]_i_162_n_0 ),
        .I1(is_unit),
        .I2(\implication_variable_id_reg[4]_i_40 ),
        .O(\clause_count_reg[0]_rep__0_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \implication_variable_id[4]_i_105 
       (.I0(\implication_variable_id[4]_i_250_n_0 ),
        .I1(is_unit),
        .I2(\implication_variable_id_reg[4]_i_40 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF03F5FFFFF3F5FFF)) 
    \implication_variable_id[4]_i_250 
       (.I0(\variable_3_id_reg[4]_0 [4]),
        .I1(\variable_2_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\implication_variable_id[4]_i_250_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg1[3]_i_1 
       (.I0(s01_axi_aresetn),
        .O(s01_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h01101000)) 
    state_i_12
       (.I0(\FSM_onehot_state[3]_i_37_n_0 ),
        .I1(state_i_36_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .O(is_unit));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hD55D)) 
    state_i_36
       (.I0(clause_in_use_reg_n_0),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(variable_2_polarity_reg_n_0),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .O(state_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    state_i_4
       (.I0(is_unit),
        .O(\variable_1_assignment_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__1 
       (.I0(\slv_reg0_reg[8] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [5]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_2 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_2_id_reg[4]_1 [1]),
        .Q(\variable_2_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_2_id_reg[4]_1 [2]),
        .Q(\variable_2_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_2_id_reg[4]_1 [3]),
        .Q(\variable_2_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_2_id_reg[4]_1 [4]),
        .Q(\variable_2_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_2_id_reg[4]_1 [5]),
        .Q(\variable_2_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_2_id_reg[4]_1 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__1_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ClauseModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9
   (\slv_reg0_reg[3] ,
    \clause_count_reg[0]_rep__1 ,
    is_unit,
    \variable_2_id_reg[3]_0 ,
    \clause_count_reg[0]_rep__0 ,
    \variable_2_id_reg[4]_0 ,
    \variable_1_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[1]_0 ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_1_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_id_reg[4]_1 ,
    \variable_3_id_reg[4]_0 ,
    \variable_1_id_reg[4]_0 ,
    \variable_2_id_reg[2]_0 ,
    \variable_2_id_reg[1]_0 ,
    \variable_2_id_reg[0]_0 ,
    implication_assignments,
    \variable_2_id_reg[4]_2 ,
    s01_axi_aclk,
    \variable_3_id_reg[4]_1 ,
    variable_1_polarity_reg_0,
    s01_axi_aresetn,
    \implication_variable_id[0]_i_7 ,
    \implication_variable_id[1]_i_7 ,
    \implication_variable_id[0]_i_7_0 ,
    \implication_variable_id[1]_i_7_0 ,
    \implication_variable_id[1]_i_7_1 ,
    Q,
    clause_in_use_reg_0,
    clause_in_use_reg_1,
    \FSM_onehot_state[3]_i_233 ,
    \FSM_onehot_state[3]_i_233_0 ,
    \FSM_onehot_state[3]_i_233_1 ,
    clause_in_use_reg_2,
    \variable_1_id_reg[4]_1 ,
    \variable_3_assignment_reg[1]_0 ,
    \variable_1_assignment_reg[1]_1 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[1]_1 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[1]_1 ,
    \variable_3_assignment_reg[0]_1 );
  output \slv_reg0_reg[3] ;
  output \clause_count_reg[0]_rep__1 ;
  output [0:0]is_unit;
  output \variable_2_id_reg[3]_0 ;
  output \clause_count_reg[0]_rep__0 ;
  output \variable_2_id_reg[4]_0 ;
  output \variable_1_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[1]_0 ;
  output \variable_2_assignment_reg[0]_0 ;
  output \variable_1_assignment_reg[0]_0 ;
  output \variable_3_assignment_reg[0]_0 ;
  output [4:0]\variable_2_id_reg[4]_1 ;
  output [4:0]\variable_3_id_reg[4]_0 ;
  output [4:0]\variable_1_id_reg[4]_0 ;
  output \variable_2_id_reg[2]_0 ;
  output \variable_2_id_reg[1]_0 ;
  output \variable_2_id_reg[0]_0 ;
  output [0:0]implication_assignments;
  input [5:0]\variable_2_id_reg[4]_2 ;
  input s01_axi_aclk;
  input [5:0]\variable_3_id_reg[4]_1 ;
  input variable_1_polarity_reg_0;
  input s01_axi_aresetn;
  input \implication_variable_id[0]_i_7 ;
  input [0:0]\implication_variable_id[1]_i_7 ;
  input \implication_variable_id[0]_i_7_0 ;
  input \implication_variable_id[1]_i_7_0 ;
  input \implication_variable_id[1]_i_7_1 ;
  input [4:0]Q;
  input [0:0]clause_in_use_reg_0;
  input clause_in_use_reg_1;
  input \FSM_onehot_state[3]_i_233 ;
  input \FSM_onehot_state[3]_i_233_0 ;
  input \FSM_onehot_state[3]_i_233_1 ;
  input clause_in_use_reg_2;
  input [4:0]\variable_1_id_reg[4]_1 ;
  input \variable_3_assignment_reg[1]_0 ;
  input \variable_1_assignment_reg[1]_1 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[1]_1 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[1]_1 ;
  input \variable_3_assignment_reg[0]_1 ;

  wire \FSM_onehot_state[3]_i_233 ;
  wire \FSM_onehot_state[3]_i_233_0 ;
  wire \FSM_onehot_state[3]_i_233_1 ;
  wire \FSM_onehot_state[3]_i_293_n_0 ;
  wire [4:0]Q;
  wire \clause_count_reg[0]_rep__0 ;
  wire \clause_count_reg[0]_rep__1 ;
  wire clause_in_use_i_1_n_0;
  wire clause_in_use_i_3__6_n_0;
  wire [0:0]clause_in_use_reg_0;
  wire clause_in_use_reg_1;
  wire clause_in_use_reg_2;
  wire clause_in_use_reg_n_0;
  wire [0:0]implication_assignments;
  wire \implication_variable_id[0]_i_7 ;
  wire \implication_variable_id[0]_i_7_0 ;
  wire [0:0]\implication_variable_id[1]_i_7 ;
  wire \implication_variable_id[1]_i_7_0 ;
  wire \implication_variable_id[1]_i_7_1 ;
  wire \implication_variable_id[2]_i_163_n_0 ;
  wire \implication_variable_id[2]_i_164_n_0 ;
  wire [0:0]is_unit;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire \slv_reg0_reg[3] ;
  wire \variable_1_assignment[1]_i_1_n_0 ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[1]_0 ;
  wire \variable_1_assignment_reg[1]_1 ;
  wire \variable_1_assignment_reg_n_0_[1] ;
  wire \variable_1_id[4]_i_1__40_n_0 ;
  wire [4:0]\variable_1_id_reg[4]_0 ;
  wire [4:0]\variable_1_id_reg[4]_1 ;
  wire variable_1_polarity_reg_0;
  wire variable_1_polarity_reg_n_0;
  wire \variable_2_assignment[1]_i_1_n_0 ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[1]_0 ;
  wire \variable_2_assignment_reg[1]_1 ;
  wire \variable_2_assignment_reg_n_0_[1] ;
  wire \variable_2_id_reg[0]_0 ;
  wire \variable_2_id_reg[1]_0 ;
  wire \variable_2_id_reg[2]_0 ;
  wire \variable_2_id_reg[3]_0 ;
  wire \variable_2_id_reg[4]_0 ;
  wire [4:0]\variable_2_id_reg[4]_1 ;
  wire [5:0]\variable_2_id_reg[4]_2 ;
  wire variable_2_polarity_reg_n_0;
  wire \variable_3_assignment[1]_i_1_n_0 ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[1]_0 ;
  wire \variable_3_assignment_reg[1]_1 ;
  wire \variable_3_assignment_reg_n_0_[1] ;
  wire [4:0]\variable_3_id_reg[4]_0 ;
  wire [5:0]\variable_3_id_reg[4]_1 ;
  wire variable_3_polarity_reg_n_0;

  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    \FSM_onehot_state[3]_i_269 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\FSM_onehot_state[3]_i_293_n_0 ),
        .I2(\variable_2_assignment_reg[1]_0 ),
        .I3(\FSM_onehot_state[3]_i_233 ),
        .I4(\FSM_onehot_state[3]_i_233_0 ),
        .I5(\FSM_onehot_state[3]_i_233_1 ),
        .O(\variable_1_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hEAAEFFFF)) 
    \FSM_onehot_state[3]_i_286 
       (.I0(\implication_variable_id[2]_i_164_n_0 ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(variable_2_polarity_reg_n_0),
        .I4(clause_in_use_reg_n_0),
        .O(\variable_2_assignment_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_293 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_293_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_1
       (.I0(\slv_reg0_reg[3] ),
        .I1(clause_in_use_reg_n_0),
        .O(clause_in_use_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    clause_in_use_i_2__17
       (.I0(clause_in_use_i_3__6_n_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(clause_in_use_reg_0),
        .I4(Q[0]),
        .I5(clause_in_use_reg_1),
        .O(\slv_reg0_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    clause_in_use_i_3__6
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(clause_in_use_i_3__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clause_in_use_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clause_in_use_i_1_n_0),
        .Q(clause_in_use_reg_n_0),
        .R(clause_in_use_reg_2));
  LUT6 #(
    .INIT(64'h0FC0A00000C0A000)) 
    \implication_assignment[0]_i_110 
       (.I0(variable_3_polarity_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(variable_1_polarity_reg_n_0),
        .O(implication_assignments));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[0]_i_23 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[3]_0 ),
        .I2(\implication_variable_id[0]_i_7 ),
        .I3(\implication_variable_id[1]_i_7 ),
        .I4(\implication_variable_id[0]_i_7_0 ),
        .O(\clause_count_reg[0]_rep__1 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[0]_i_62 
       (.I0(\variable_2_id_reg[4]_1 [3]),
        .I1(\variable_3_id_reg[4]_0 [3]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [3]),
        .O(\variable_2_id_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \implication_variable_id[1]_i_23 
       (.I0(is_unit),
        .I1(\variable_2_id_reg[4]_0 ),
        .I2(\implication_variable_id[1]_i_7_0 ),
        .I3(\implication_variable_id[1]_i_7 ),
        .I4(\implication_variable_id[1]_i_7_1 ),
        .O(\clause_count_reg[0]_rep__0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[1]_i_62 
       (.I0(\variable_2_id_reg[4]_1 [4]),
        .I1(\variable_3_id_reg[4]_0 [4]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [4]),
        .O(\variable_2_id_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \implication_variable_id[2]_i_163 
       (.I0(clause_in_use_reg_n_0),
        .I1(variable_2_polarity_reg_n_0),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'hFF9090FF90909090)) 
    \implication_variable_id[2]_i_164 
       (.I0(variable_1_polarity_reg_n_0),
        .I1(\variable_1_assignment_reg[0]_0 ),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(variable_3_polarity_reg_n_0),
        .I4(\variable_3_assignment_reg[0]_0 ),
        .I5(\variable_3_assignment_reg_n_0_[1] ),
        .O(\implication_variable_id[2]_i_164_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00006800)) 
    \implication_variable_id[2]_i_78 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_2_assignment_reg_n_0_[1] ),
        .I2(\variable_3_assignment_reg_n_0_[1] ),
        .I3(\implication_variable_id[2]_i_163_n_0 ),
        .I4(\implication_variable_id[2]_i_164_n_0 ),
        .O(is_unit));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[2]_i_79 
       (.I0(\variable_2_id_reg[4]_1 [0]),
        .I1(\variable_3_id_reg[4]_0 [0]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [0]),
        .O(\variable_2_id_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[3]_i_141 
       (.I0(\variable_2_id_reg[4]_1 [1]),
        .I1(\variable_3_id_reg[4]_0 [1]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [1]),
        .O(\variable_2_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF05F3FFFFF5F3FFF)) 
    \implication_variable_id[4]_i_229 
       (.I0(\variable_2_id_reg[4]_1 [2]),
        .I1(\variable_3_id_reg[4]_0 [2]),
        .I2(\variable_1_assignment_reg_n_0_[1] ),
        .I3(\variable_2_assignment_reg_n_0_[1] ),
        .I4(\variable_3_assignment_reg_n_0_[1] ),
        .I5(\variable_1_id_reg[4]_0 [2]),
        .O(\variable_2_id_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_1_assignment[1]_i_1 
       (.I0(\variable_1_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_1_assignment_reg[1]_1 ),
        .O(\variable_1_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment_reg[0]_1 ),
        .Q(\variable_1_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_1_assignment[1]_i_1_n_0 ),
        .Q(\variable_1_assignment_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \variable_1_id[4]_i_1__40 
       (.I0(\slv_reg0_reg[3] ),
        .I1(s01_axi_aresetn),
        .O(\variable_1_id[4]_i_1__40_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[4]_1 [0]),
        .Q(\variable_1_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[4]_1 [1]),
        .Q(\variable_1_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[4]_1 [2]),
        .Q(\variable_1_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[4]_1 [3]),
        .Q(\variable_1_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_1_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_1_id_reg[4]_1 [4]),
        .Q(\variable_1_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_1_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(variable_1_polarity_reg_0),
        .Q(variable_1_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_2_assignment[1]_i_1 
       (.I0(\variable_2_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_2_assignment_reg[1]_1 ),
        .O(\variable_2_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment_reg[0]_1 ),
        .Q(\variable_2_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_2_assignment[1]_i_1_n_0 ),
        .Q(\variable_2_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_2_id_reg[4]_2 [1]),
        .Q(\variable_2_id_reg[4]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_2_id_reg[4]_2 [2]),
        .Q(\variable_2_id_reg[4]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_2_id_reg[4]_2 [3]),
        .Q(\variable_2_id_reg[4]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_2_id_reg[4]_2 [4]),
        .Q(\variable_2_id_reg[4]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_2_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_2_id_reg[4]_2 [5]),
        .Q(\variable_2_id_reg[4]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    variable_2_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_2_id_reg[4]_2 [0]),
        .Q(variable_2_polarity_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \variable_3_assignment[1]_i_1 
       (.I0(\variable_3_assignment_reg_n_0_[1] ),
        .I1(\variable_3_assignment_reg[1]_0 ),
        .I2(s01_axi_aresetn),
        .I3(\variable_3_assignment_reg[1]_1 ),
        .O(\variable_3_assignment[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment_reg[0]_1 ),
        .Q(\variable_3_assignment_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_assignment_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\variable_3_assignment[1]_i_1_n_0 ),
        .Q(\variable_3_assignment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_3_id_reg[4]_1 [1]),
        .Q(\variable_3_id_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_3_id_reg[4]_1 [2]),
        .Q(\variable_3_id_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_3_id_reg[4]_1 [3]),
        .Q(\variable_3_id_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_3_id_reg[4]_1 [4]),
        .Q(\variable_3_id_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \variable_3_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_3_id_reg[4]_1 [5]),
        .Q(\variable_3_id_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    variable_3_polarity_reg
       (.C(s01_axi_aclk),
        .CE(\variable_1_id[4]_i_1__40_n_0 ),
        .D(\variable_3_id_reg[4]_1 [0]),
        .Q(variable_3_polarity_reg_n_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationFIFO
   (D,
    E,
    s01_axi_aclk,
    implication_o,
    s01_axi_aresetn,
    op_code_read,
    \writeCounter_reg[0]_0 ,
    \readCounter_reg[0]_0 ,
    fifo_wr_en);
  output [5:0]D;
  output [0:0]E;
  input s01_axi_aclk;
  input [5:0]implication_o;
  input s01_axi_aresetn;
  input op_code_read;
  input \writeCounter_reg[0]_0 ;
  input \readCounter_reg[0]_0 ;
  input fifo_wr_en;

  wire [5:0]D;
  wire [0:0]E;
  wire FIFO_reg_0_15_0_5_i_1_n_0;
  wire [3:1]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[3]_i_3_n_0 ;
  wire \count[3]_i_4_n_0 ;
  wire \count[3]_i_5_n_0 ;
  wire \count[3]_i_6_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire fifo_wr_en;
  wire [5:0]implication_o;
  wire op_code_read;
  wire readCounter;
  wire [3:0]readCounter0_in;
  wire \readCounter[0]_i_3_n_0 ;
  wire \readCounter[0]_i_4_n_0 ;
  wire \readCounter_reg[0]_0 ;
  wire \readCounter_reg_n_0_[0] ;
  wire \readCounter_reg_n_0_[1] ;
  wire \readCounter_reg_n_0_[2] ;
  wire \readCounter_reg_n_0_[3] ;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire [3:0]writeCounter;
  wire \writeCounter[0]_i_1_n_0 ;
  wire \writeCounter[1]_i_1_n_0 ;
  wire \writeCounter[2]_i_1_n_0 ;
  wire \writeCounter[3]_i_1_n_0 ;
  wire \writeCounter[3]_i_2_n_0 ;
  wire \writeCounter[3]_i_3_n_0 ;
  wire \writeCounter[3]_i_4_n_0 ;
  wire \writeCounter_reg[0]_0 ;
  wire [1:0]NLW_FIFO_reg_0_15_0_5_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "inst/BCP_accelerator_v2_0_S01_AXI_inst/implicationFIFO/FIFO_reg_0_15_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M FIFO_reg_0_15_0_5
       (.ADDRA({1'b0,\readCounter_reg_n_0_[3] ,\readCounter_reg_n_0_[2] ,\readCounter_reg_n_0_[1] ,\readCounter_reg_n_0_[0] }),
        .ADDRB({1'b0,\readCounter_reg_n_0_[3] ,\readCounter_reg_n_0_[2] ,\readCounter_reg_n_0_[1] ,\readCounter_reg_n_0_[0] }),
        .ADDRC({1'b0,\readCounter_reg_n_0_[3] ,\readCounter_reg_n_0_[2] ,\readCounter_reg_n_0_[1] ,\readCounter_reg_n_0_[0] }),
        .ADDRD({1'b0,writeCounter}),
        .DIA(implication_o[1:0]),
        .DIB(implication_o[3:2]),
        .DIC(implication_o[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(D[1:0]),
        .DOB(D[3:2]),
        .DOC(D[5:4]),
        .DOD(NLW_FIFO_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(s01_axi_aclk),
        .WE(FIFO_reg_0_15_0_5_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    FIFO_reg_0_15_0_5_i_1
       (.I0(\writeCounter[3]_i_4_n_0 ),
        .I1(s01_axi_aresetn),
        .I2(op_code_read),
        .O(FIFO_reg_0_15_0_5_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[0]_i_1 
       (.I0(writeCounter[0]),
        .I1(\readCounter_reg_n_0_[0] ),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h4BB42DD2)) 
    \count[1]_i_1 
       (.I0(\readCounter_reg_n_0_[0] ),
        .I1(writeCounter[0]),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(writeCounter[1]),
        .I4(\count[3]_i_3_n_0 ),
        .O(count[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \count[2]_i_1 
       (.I0(\count[3]_i_5_n_0 ),
        .I1(\readCounter_reg_n_0_[2] ),
        .I2(writeCounter[2]),
        .O(count[2]));
  LUT4 #(
    .INIT(16'hEFAE)) 
    \count[3]_i_1 
       (.I0(\count[3]_i_3_n_0 ),
        .I1(writeCounter[3]),
        .I2(\readCounter_reg_n_0_[3] ),
        .I3(\count[3]_i_4_n_0 ),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4DB2B24D718E8E71)) 
    \count[3]_i_2 
       (.I0(\count[3]_i_5_n_0 ),
        .I1(writeCounter[2]),
        .I2(\readCounter_reg_n_0_[2] ),
        .I3(\readCounter_reg_n_0_[3] ),
        .I4(writeCounter[3]),
        .I5(\count[3]_i_3_n_0 ),
        .O(count[3]));
  LUT3 #(
    .INIT(8'hB2)) 
    \count[3]_i_3 
       (.I0(\count[3]_i_6_n_0 ),
        .I1(writeCounter[3]),
        .I2(\readCounter_reg_n_0_[3] ),
        .O(\count[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F02FFFF00002F02)) 
    \count[3]_i_4 
       (.I0(writeCounter[0]),
        .I1(\readCounter_reg_n_0_[0] ),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(writeCounter[1]),
        .I4(\readCounter_reg_n_0_[2] ),
        .I5(writeCounter[2]),
        .O(\count[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hDB599ADB)) 
    \count[3]_i_5 
       (.I0(\count[3]_i_3_n_0 ),
        .I1(\readCounter_reg_n_0_[1] ),
        .I2(writeCounter[1]),
        .I3(\readCounter_reg_n_0_[0] ),
        .I4(writeCounter[0]),
        .O(\count[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDF0DFFFF0000DF0D)) 
    \count[3]_i_6 
       (.I0(writeCounter[0]),
        .I1(\readCounter_reg_n_0_[0] ),
        .I2(writeCounter[1]),
        .I3(\readCounter_reg_n_0_[1] ),
        .I4(writeCounter[2]),
        .I5(\readCounter_reg_n_0_[2] ),
        .O(\count[3]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1_n_0 ),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1_n_0 ),
        .D(count[1]),
        .Q(\count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1_n_0 ),
        .D(count[2]),
        .Q(\count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\count[3]_i_1_n_0 ),
        .D(count[3]),
        .Q(\count_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCCC)) 
    \readCounter[0]_i_1 
       (.I0(\readCounter[0]_i_3_n_0 ),
        .I1(\readCounter[0]_i_4_n_0 ),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(\readCounter_reg_n_0_[0] ),
        .I4(\readCounter_reg_n_0_[2] ),
        .I5(\readCounter_reg_n_0_[3] ),
        .O(readCounter));
  LUT6 #(
    .INIT(64'h0000333300003233)) 
    \readCounter[0]_i_2 
       (.I0(\readCounter[0]_i_3_n_0 ),
        .I1(\writeCounter_reg[0]_0 ),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(\readCounter_reg_n_0_[3] ),
        .I4(\readCounter_reg_n_0_[0] ),
        .I5(\readCounter_reg_n_0_[2] ),
        .O(readCounter0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \readCounter[0]_i_3 
       (.I0(writeCounter[0]),
        .I1(writeCounter[3]),
        .I2(writeCounter[2]),
        .I3(writeCounter[1]),
        .O(\readCounter[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \readCounter[0]_i_4 
       (.I0(\writeCounter_reg[0]_0 ),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[1] ),
        .I5(\readCounter_reg[0]_0 ),
        .O(\readCounter[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \readCounter[1]_i_1 
       (.I0(\writeCounter_reg[0]_0 ),
        .I1(\readCounter_reg_n_0_[1] ),
        .I2(\readCounter_reg_n_0_[0] ),
        .O(readCounter0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \readCounter[2]_i_1 
       (.I0(\writeCounter_reg[0]_0 ),
        .I1(\readCounter_reg_n_0_[1] ),
        .I2(\readCounter_reg_n_0_[0] ),
        .I3(\readCounter_reg_n_0_[2] ),
        .O(readCounter0_in[2]));
  LUT6 #(
    .INIT(64'h0330330033003200)) 
    \readCounter[3]_i_1 
       (.I0(\readCounter[0]_i_3_n_0 ),
        .I1(\writeCounter_reg[0]_0 ),
        .I2(\readCounter_reg_n_0_[1] ),
        .I3(\readCounter_reg_n_0_[3] ),
        .I4(\readCounter_reg_n_0_[0] ),
        .I5(\readCounter_reg_n_0_[2] ),
        .O(readCounter0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \readCounter_reg[0] 
       (.C(s01_axi_aclk),
        .CE(readCounter),
        .D(readCounter0_in[0]),
        .Q(\readCounter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \readCounter_reg[1] 
       (.C(s01_axi_aclk),
        .CE(readCounter),
        .D(readCounter0_in[1]),
        .Q(\readCounter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \readCounter_reg[2] 
       (.C(s01_axi_aclk),
        .CE(readCounter),
        .D(readCounter0_in[2]),
        .Q(\readCounter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \readCounter_reg[3] 
       (.C(s01_axi_aclk),
        .CE(readCounter),
        .D(readCounter0_in[3]),
        .Q(\readCounter_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg5[5]_i_1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[3] ),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \writeCounter[0]_i_1 
       (.I0(writeCounter[0]),
        .I1(s01_axi_aresetn),
        .I2(op_code_read),
        .O(\writeCounter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \writeCounter[1]_i_1 
       (.I0(writeCounter[1]),
        .I1(writeCounter[0]),
        .I2(s01_axi_aresetn),
        .I3(op_code_read),
        .O(\writeCounter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00006A00)) 
    \writeCounter[2]_i_1 
       (.I0(writeCounter[2]),
        .I1(writeCounter[1]),
        .I2(writeCounter[0]),
        .I3(s01_axi_aresetn),
        .I4(op_code_read),
        .O(\writeCounter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \writeCounter[3]_i_1 
       (.I0(writeCounter[0]),
        .I1(writeCounter[3]),
        .I2(writeCounter[2]),
        .I3(writeCounter[1]),
        .O(\writeCounter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEFEE)) 
    \writeCounter[3]_i_2 
       (.I0(\writeCounter[3]_i_4_n_0 ),
        .I1(\writeCounter_reg[0]_0 ),
        .I2(writeCounter[0]),
        .I3(writeCounter[3]),
        .I4(writeCounter[2]),
        .I5(writeCounter[1]),
        .O(\writeCounter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAA0000)) 
    \writeCounter[3]_i_3 
       (.I0(writeCounter[3]),
        .I1(writeCounter[2]),
        .I2(writeCounter[0]),
        .I3(writeCounter[1]),
        .I4(s01_axi_aresetn),
        .I5(op_code_read),
        .O(\writeCounter[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \writeCounter[3]_i_4 
       (.I0(fifo_wr_en),
        .I1(\count_reg_n_0_[3] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[1] ),
        .I5(\readCounter_reg[0]_0 ),
        .O(\writeCounter[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \writeCounter_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\writeCounter[3]_i_2_n_0 ),
        .D(\writeCounter[0]_i_1_n_0 ),
        .Q(writeCounter[0]),
        .R(\writeCounter[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \writeCounter_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\writeCounter[3]_i_2_n_0 ),
        .D(\writeCounter[1]_i_1_n_0 ),
        .Q(writeCounter[1]),
        .R(\writeCounter[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \writeCounter_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\writeCounter[3]_i_2_n_0 ),
        .D(\writeCounter[2]_i_1_n_0 ),
        .Q(writeCounter[2]),
        .R(\writeCounter[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \writeCounter_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\writeCounter[3]_i_2_n_0 ),
        .D(\writeCounter[3]_i_3_n_0 ),
        .Q(writeCounter[3]),
        .R(\writeCounter[3]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector
   (D,
    \clause_count_reg[0]_rep__0_0 ,
    \clause_count_reg[1]_0 ,
    E,
    s01_axi_aresetn_0,
    s01_axi_aresetn_1,
    \FSM_onehot_state_reg[5] ,
    \FSM_onehot_state_reg[5]_0 ,
    s01_axi_aresetn_2,
    \FSM_onehot_state_reg[5]_1 ,
    \FSM_onehot_state_reg[5]_2 ,
    \FSM_onehot_state_reg[5]_3 ,
    \FSM_onehot_state_reg[5]_4 ,
    \FSM_onehot_state_reg[5]_5 ,
    s01_axi_aresetn_3,
    \FSM_onehot_state_reg[5]_6 ,
    \FSM_onehot_state_reg[5]_7 ,
    \FSM_onehot_state_reg[5]_8 ,
    \FSM_onehot_state_reg[5]_9 ,
    \FSM_onehot_state_reg[5]_10 ,
    s01_axi_aresetn_4,
    s01_axi_aresetn_5,
    s01_axi_aresetn_6,
    s01_axi_aresetn_7,
    \FSM_onehot_state_reg[5]_11 ,
    \FSM_onehot_state_reg[5]_12 ,
    s01_axi_aresetn_8,
    \FSM_onehot_state_reg[5]_13 ,
    \FSM_onehot_state_reg[5]_14 ,
    s01_axi_aresetn_9,
    \FSM_onehot_state_reg[5]_15 ,
    \FSM_onehot_state_reg[5]_16 ,
    s01_axi_aresetn_10,
    \FSM_onehot_state_reg[5]_17 ,
    \FSM_onehot_state_reg[5]_18 ,
    s01_axi_aresetn_11,
    \FSM_onehot_state_reg[5]_19 ,
    \FSM_onehot_state_reg[5]_20 ,
    s01_axi_aresetn_12,
    \FSM_onehot_state_reg[5]_21 ,
    \FSM_onehot_state_reg[5]_22 ,
    \FSM_onehot_state_reg[5]_23 ,
    \FSM_onehot_state_reg[5]_24 ,
    \FSM_onehot_state_reg[5]_25 ,
    s01_axi_aresetn_13,
    \FSM_onehot_state_reg[5]_26 ,
    \FSM_onehot_state_reg[5]_27 ,
    s01_axi_aresetn_14,
    \FSM_onehot_state_reg[5]_28 ,
    \FSM_onehot_state_reg[5]_29 ,
    \FSM_onehot_state_reg[5]_30 ,
    \FSM_onehot_state_reg[5]_31 ,
    \FSM_onehot_state_reg[5]_32 ,
    \FSM_onehot_state_reg[5]_33 ,
    \FSM_onehot_state_reg[5]_34 ,
    \FSM_onehot_state_reg[5]_35 ,
    s01_axi_aresetn_15,
    s01_axi_aresetn_16,
    s01_axi_aresetn_17,
    \FSM_onehot_state_reg[5]_36 ,
    \FSM_onehot_state_reg[5]_37 ,
    \FSM_onehot_state_reg[5]_38 ,
    \FSM_onehot_state_reg[5]_39 ,
    \FSM_onehot_state_reg[5]_40 ,
    \FSM_onehot_state_reg[5]_41 ,
    \FSM_onehot_state_reg[5]_42 ,
    \FSM_onehot_state_reg[5]_43 ,
    \FSM_onehot_state_reg[5]_44 ,
    s01_axi_aresetn_18,
    \FSM_onehot_state_reg[5]_45 ,
    \FSM_onehot_state_reg[5]_46 ,
    s01_axi_aresetn_19,
    s01_axi_aresetn_20,
    s01_axi_aresetn_21,
    s01_axi_aresetn_22,
    s01_axi_aresetn_23,
    s01_axi_aresetn_24,
    s01_axi_aresetn_25,
    \FSM_onehot_state_reg[5]_47 ,
    \FSM_onehot_state_reg[5]_48 ,
    s01_axi_aresetn_26,
    \FSM_onehot_state_reg[5]_49 ,
    \FSM_onehot_state_reg[5]_50 ,
    \FSM_onehot_state_reg[5]_51 ,
    \FSM_onehot_state_reg[5]_52 ,
    s01_axi_aresetn_27,
    \FSM_onehot_state_reg[5]_53 ,
    \FSM_onehot_state_reg[5]_54 ,
    \FSM_onehot_state_reg[5]_55 ,
    \FSM_onehot_state_reg[5]_56 ,
    \FSM_onehot_state_reg[5]_57 ,
    s01_axi_aresetn_28,
    \FSM_onehot_state_reg[5]_58 ,
    \FSM_onehot_state_reg[5]_59 ,
    s01_axi_aresetn_29,
    s01_axi_aresetn_30,
    s01_axi_aresetn_31,
    s01_axi_aresetn_32,
    s01_axi_aresetn_33,
    s01_axi_aresetn_34,
    s01_axi_aresetn_35,
    s01_axi_aresetn_36,
    s01_axi_aresetn_37,
    s01_axi_aresetn_38,
    s01_axi_aresetn_39,
    s01_axi_aresetn_40,
    \FSM_onehot_state_reg[5]_60 ,
    \FSM_onehot_state_reg[5]_61 ,
    \FSM_onehot_state_reg[5]_62 ,
    \FSM_onehot_state_reg[5]_63 ,
    \FSM_onehot_state_reg[5]_64 ,
    \FSM_onehot_state_reg[5]_65 ,
    \FSM_onehot_state_reg[5]_66 ,
    \FSM_onehot_state_reg[5]_67 ,
    \FSM_onehot_state_reg[5]_68 ,
    s01_axi_aresetn_41,
    s01_axi_aresetn_42,
    s01_axi_aresetn_43,
    \FSM_onehot_state_reg[5]_69 ,
    \FSM_onehot_state_reg[5]_70 ,
    \FSM_onehot_state_reg[5]_71 ,
    s01_axi_aresetn_44,
    \FSM_onehot_state_reg[5]_72 ,
    \FSM_onehot_state_reg[5]_73 ,
    s01_axi_aresetn_45,
    s01_axi_aresetn_46,
    s01_axi_aresetn_47,
    s01_axi_aresetn_48,
    \FSM_onehot_state_reg[5]_74 ,
    \FSM_onehot_state_reg[5]_75 ,
    \FSM_onehot_state_reg[5]_76 ,
    \FSM_onehot_state_reg[5]_77 ,
    \FSM_onehot_state_reg[5]_78 ,
    s01_axi_aresetn_49,
    s01_axi_aresetn_50,
    s01_axi_aresetn_51,
    \FSM_onehot_state_reg[5]_79 ,
    \FSM_onehot_state_reg[5]_80 ,
    \FSM_onehot_state_reg[5]_81 ,
    s01_axi_aresetn_52,
    s01_axi_aresetn_53,
    s01_axi_aresetn_54,
    s01_axi_aresetn_55,
    s01_axi_aresetn_56,
    s01_axi_aresetn_57,
    s01_axi_aresetn_58,
    s01_axi_aresetn_59,
    s01_axi_aresetn_60,
    s01_axi_aresetn_61,
    s01_axi_aresetn_62,
    s01_axi_aresetn_63,
    \FSM_onehot_state_reg[5]_82 ,
    \FSM_onehot_state_reg[5]_83 ,
    \FSM_onehot_state_reg[5]_84 ,
    s01_axi_aresetn_64,
    s01_axi_aresetn_65,
    s01_axi_aresetn_66,
    s01_axi_aresetn_67,
    \FSM_onehot_state_reg[5]_85 ,
    \FSM_onehot_state_reg[5]_86 ,
    s01_axi_aresetn_68,
    s01_axi_aresetn_69,
    s01_axi_aresetn_70,
    \FSM_onehot_state_reg[5]_87 ,
    \FSM_onehot_state_reg[5]_88 ,
    \FSM_onehot_state_reg[5]_89 ,
    \FSM_onehot_state_reg[5]_90 ,
    s01_axi_aresetn_71,
    \FSM_onehot_state_reg[5]_91 ,
    \FSM_onehot_state_reg[5]_92 ,
    s01_axi_aresetn_72,
    s01_axi_aresetn_73,
    s01_axi_aresetn_74,
    s01_axi_aresetn_75,
    \FSM_onehot_state_reg[5]_93 ,
    \FSM_onehot_state_reg[5]_94 ,
    s01_axi_aresetn_76,
    s01_axi_aresetn_77,
    s01_axi_aresetn_78,
    \FSM_onehot_state_reg[5]_95 ,
    \FSM_onehot_state_reg[5]_96 ,
    \FSM_onehot_state_reg[5]_97 ,
    s01_axi_aresetn_79,
    s01_axi_aresetn_80,
    s01_axi_aresetn_81,
    s01_axi_aresetn_82,
    \FSM_onehot_state_reg[5]_98 ,
    \FSM_onehot_state_reg[5]_99 ,
    s01_axi_aresetn_83,
    s01_axi_aresetn_84,
    s01_axi_aresetn_85,
    s01_axi_aresetn_86,
    \FSM_onehot_state_reg[5]_100 ,
    \FSM_onehot_state_reg[5]_101 ,
    s01_axi_aresetn_87,
    \FSM_onehot_state_reg[5]_102 ,
    \FSM_onehot_state_reg[5]_103 ,
    s01_axi_aresetn_88,
    \FSM_onehot_state_reg[5]_104 ,
    \FSM_onehot_state_reg[5]_105 ,
    s01_axi_aresetn_89,
    \FSM_onehot_state_reg[5]_106 ,
    \FSM_onehot_state_reg[5]_107 ,
    s01_axi_aresetn_90,
    s01_axi_aresetn_91,
    s01_axi_aresetn_92,
    s01_axi_aresetn_93,
    \FSM_onehot_state_reg[5]_108 ,
    \FSM_onehot_state_reg[5]_109 ,
    \FSM_onehot_state_reg[5]_110 ,
    \FSM_onehot_state_reg[5]_111 ,
    \FSM_onehot_state_reg[5]_112 ,
    \FSM_onehot_state_reg[5]_113 ,
    \FSM_onehot_state_reg[5]_114 ,
    \FSM_onehot_state_reg[5]_115 ,
    s01_axi_aresetn_94,
    s01_axi_aresetn_95,
    s01_axi_aresetn_96,
    s01_axi_aresetn_97,
    s01_axi_aresetn_98,
    s01_axi_aresetn_99,
    \FSM_onehot_state_reg[5]_116 ,
    \FSM_onehot_state_reg[5]_117 ,
    \FSM_onehot_state_reg[5]_118 ,
    s01_axi_aresetn_100,
    s01_axi_aresetn_101,
    s01_axi_aresetn_102,
    s01_axi_aresetn_103,
    \FSM_onehot_state_reg[5]_119 ,
    \FSM_onehot_state_reg[5]_120 ,
    \FSM_onehot_state_reg[5]_121 ,
    \FSM_onehot_state_reg[5]_122 ,
    \FSM_onehot_state_reg[5]_123 ,
    \FSM_onehot_state_reg[5]_124 ,
    \FSM_onehot_state_reg[5]_125 ,
    \FSM_onehot_state_reg[5]_126 ,
    s01_axi_aresetn_104,
    s01_axi_aresetn_105,
    s01_axi_aresetn_106,
    s01_axi_aresetn_107,
    s01_axi_aresetn_108,
    s01_axi_aresetn_109,
    \FSM_onehot_state_reg[5]_127 ,
    \FSM_onehot_state_reg[5]_128 ,
    \FSM_onehot_state_reg[5]_129 ,
    s01_axi_aresetn_110,
    \FSM_onehot_state_reg[5]_130 ,
    \FSM_onehot_state_reg[5]_131 ,
    \FSM_onehot_state_reg[5]_132 ,
    \FSM_onehot_state_reg[5]_133 ,
    \FSM_onehot_state_reg[5]_134 ,
    s01_axi_aresetn_111,
    s01_axi_aresetn_112,
    s01_axi_aresetn_113,
    s01_axi_aresetn_114,
    \FSM_onehot_state_reg[5]_135 ,
    \FSM_onehot_state_reg[5]_136 ,
    \FSM_onehot_state_reg[5]_137 ,
    \FSM_onehot_state_reg[5]_138 ,
    \FSM_onehot_state_reg[5]_139 ,
    \FSM_onehot_state_reg[5]_140 ,
    \FSM_onehot_state_reg[5]_141 ,
    \FSM_onehot_state_reg[5]_142 ,
    s01_axi_aresetn_115,
    s01_axi_aresetn_116,
    s01_axi_aresetn_117,
    s01_axi_aresetn_118,
    s01_axi_aresetn_119,
    s01_axi_aresetn_120,
    s01_axi_aresetn_121,
    \FSM_onehot_state_reg[5]_143 ,
    \FSM_onehot_state_reg[5]_144 ,
    s01_axi_aresetn_122,
    s01_axi_aresetn_123,
    s01_axi_aresetn_124,
    \FSM_onehot_state_reg[5]_145 ,
    \FSM_onehot_state_reg[5]_146 ,
    \FSM_onehot_state_reg[5]_147 ,
    \implication_assignment_reg[0]_rep__1_0 ,
    \implication_assignment_reg[0]_rep__1_1 ,
    \implication_assignment_reg[0]_rep__1_2 ,
    \implication_assignment_reg[0]_rep__1_3 ,
    \implication_assignment_reg[0]_rep__1_4 ,
    \implication_assignment_reg[0]_rep__1_5 ,
    \implication_assignment_reg[0]_rep__1_6 ,
    \implication_assignment_reg[0]_rep__1_7 ,
    \implication_assignment_reg[0]_rep__1_8 ,
    \implication_assignment_reg[0]_rep__1_9 ,
    \implication_assignment_reg[0]_rep__1_10 ,
    \implication_assignment_reg[0]_rep__1_11 ,
    \implication_assignment_reg[0]_rep__1_12 ,
    \implication_assignment_reg[0]_rep__1_13 ,
    \implication_assignment_reg[0]_rep__1_14 ,
    \implication_assignment_reg[0]_rep__1_15 ,
    \implication_assignment_reg[0]_rep__1_16 ,
    \implication_assignment_reg[0]_rep__1_17 ,
    \implication_assignment_reg[0]_rep__1_18 ,
    \implication_assignment_reg[0]_rep__1_19 ,
    \implication_assignment_reg[0]_rep__1_20 ,
    \implication_assignment_reg[0]_rep__0_0 ,
    \implication_assignment_reg[0]_rep__0_1 ,
    \implication_assignment_reg[0]_rep__0_2 ,
    \implication_assignment_reg[0]_rep__0_3 ,
    \implication_assignment_reg[0]_rep__0_4 ,
    \implication_assignment_reg[0]_rep__0_5 ,
    \implication_assignment_reg[0]_rep__0_6 ,
    \implication_assignment_reg[0]_rep__0_7 ,
    \implication_assignment_reg[0]_rep__0_8 ,
    \implication_assignment_reg[0]_rep__0_9 ,
    \implication_assignment_reg[0]_rep__0_10 ,
    \implication_assignment_reg[0]_rep__0_11 ,
    \implication_assignment_reg[0]_rep__0_12 ,
    \implication_assignment_reg[0]_rep__0_13 ,
    \implication_assignment_reg[0]_rep__0_14 ,
    \implication_assignment_reg[0]_rep__0_15 ,
    \implication_assignment_reg[0]_rep__0_16 ,
    \implication_assignment_reg[0]_rep__0_17 ,
    \implication_assignment_reg[0]_rep__0_18 ,
    \implication_assignment_reg[0]_rep__0_19 ,
    \implication_assignment_reg[0]_rep__0_20 ,
    \implication_assignment_reg[0]_rep__0_21 ,
    \implication_assignment_reg[0]_rep__0_22 ,
    \implication_assignment_reg[0]_rep__0_23 ,
    \implication_assignment_reg[0]_rep__0_24 ,
    \implication_assignment_reg[0]_rep__0_25 ,
    \implication_assignment_reg[0]_rep__0_26 ,
    \implication_assignment_reg[0]_rep__0_27 ,
    \implication_assignment_reg[0]_rep__0_28 ,
    \implication_assignment_reg[0]_rep__0_29 ,
    \implication_assignment_reg[0]_rep__0_30 ,
    \implication_assignment_reg[0]_rep__0_31 ,
    \implication_assignment_reg[0]_rep__0_32 ,
    \implication_assignment_reg[0]_rep__0_33 ,
    \implication_assignment_reg[0]_rep__0_34 ,
    \implication_assignment_reg[0]_rep__0_35 ,
    \implication_assignment_reg[0]_rep__0_36 ,
    \implication_assignment_reg[0]_rep__0_37 ,
    \implication_assignment_reg[0]_rep__0_38 ,
    \implication_assignment_reg[0]_rep__0_39 ,
    \implication_assignment_reg[0]_rep__0_40 ,
    \implication_assignment_reg[0]_rep__0_41 ,
    \implication_assignment_reg[0]_rep__0_42 ,
    \implication_assignment_reg[0]_rep__0_43 ,
    \implication_assignment_reg[0]_rep__0_44 ,
    \implication_assignment_reg[0]_rep__0_45 ,
    \implication_assignment_reg[0]_rep__0_46 ,
    \implication_assignment_reg[0]_rep__0_47 ,
    \implication_assignment_reg[0]_rep__0_48 ,
    \implication_assignment_reg[0]_rep__0_49 ,
    \implication_assignment_reg[0]_rep__0_50 ,
    \implication_assignment_reg[0]_rep__0_51 ,
    \implication_assignment_reg[0]_rep__0_52 ,
    \implication_assignment_reg[0]_rep__0_53 ,
    \implication_assignment_reg[0]_rep__0_54 ,
    \implication_assignment_reg[0]_rep__0_55 ,
    \implication_assignment_reg[0]_rep__0_56 ,
    \implication_assignment_reg[0]_rep__0_57 ,
    \implication_assignment_reg[0]_rep__0_58 ,
    \implication_assignment_reg[0]_rep__0_59 ,
    \implication_assignment_reg[0]_rep__0_60 ,
    \implication_assignment_reg[0]_rep__0_61 ,
    \implication_assignment_reg[0]_rep__0_62 ,
    \implication_assignment_reg[0]_rep__0_63 ,
    \implication_assignment_reg[0]_rep__0_64 ,
    \implication_assignment_reg[0]_rep__0_65 ,
    \implication_assignment_reg[0]_rep__0_66 ,
    \implication_assignment_reg[0]_rep__0_67 ,
    \implication_assignment_reg[0]_rep__0_68 ,
    \implication_assignment_reg[0]_rep__0_69 ,
    \implication_assignment_reg[0]_rep__0_70 ,
    \implication_assignment_reg[0]_rep__0_71 ,
    \implication_assignment_reg[0]_rep_0 ,
    \implication_assignment_reg[0]_rep_1 ,
    \implication_assignment_reg[0]_rep_2 ,
    \implication_assignment_reg[0]_rep_3 ,
    \implication_assignment_reg[0]_rep_4 ,
    \implication_assignment_reg[0]_rep_5 ,
    \implication_assignment_reg[0]_rep_6 ,
    \implication_assignment_reg[0]_rep_7 ,
    \implication_assignment_reg[0]_rep_8 ,
    \implication_assignment_reg[0]_rep_9 ,
    \implication_assignment_reg[0]_rep_10 ,
    \implication_assignment_reg[0]_rep_11 ,
    \implication_assignment_reg[0]_rep_12 ,
    \implication_assignment_reg[0]_rep_13 ,
    \implication_assignment_reg[0]_rep_14 ,
    \implication_assignment_reg[0]_rep_15 ,
    \implication_assignment_reg[0]_rep_16 ,
    \implication_assignment_reg[0]_rep_17 ,
    \implication_assignment_reg[0]_rep_18 ,
    \implication_assignment_reg[0]_rep_19 ,
    \implication_assignment_reg[0]_rep_20 ,
    \implication_assignment_reg[0]_rep_21 ,
    \implication_assignment_reg[0]_rep_22 ,
    \implication_assignment_reg[0]_rep_23 ,
    \implication_assignment_reg[0]_rep_24 ,
    \implication_assignment_reg[0]_rep_25 ,
    \implication_assignment_reg[0]_rep_26 ,
    \implication_assignment_reg[0]_rep_27 ,
    \implication_assignment_reg[0]_rep_28 ,
    \implication_assignment_reg[0]_rep_29 ,
    \implication_assignment_reg[0]_rep_30 ,
    \implication_assignment_reg[0]_rep_31 ,
    \implication_assignment_reg[0]_rep_32 ,
    \implication_assignment_reg[0]_rep_33 ,
    \implication_assignment_reg[0]_rep_34 ,
    \implication_assignment_reg[0]_rep_35 ,
    \implication_assignment_reg[0]_rep_36 ,
    \implication_assignment_reg[0]_rep_37 ,
    \implication_assignment_reg[0]_rep_38 ,
    \implication_assignment_reg[0]_rep_39 ,
    \implication_assignment_reg[0]_rep_40 ,
    \implication_assignment_reg[0]_rep_41 ,
    \implication_assignment_reg[0]_rep_42 ,
    \implication_assignment_reg[0]_rep_43 ,
    \implication_assignment_reg[0]_rep_44 ,
    \implication_assignment_reg[0]_rep_45 ,
    \implication_assignment_reg[0]_rep_46 ,
    \implication_assignment_reg[0]_rep_47 ,
    \implication_assignment_reg[0]_rep_48 ,
    \implication_assignment_reg[0]_rep_49 ,
    \implication_assignment_reg[0]_rep_50 ,
    \implication_assignment_reg[0]_rep_51 ,
    \implication_assignment_reg[0]_rep_52 ,
    \implication_assignment_reg[0]_rep_53 ,
    \implication_assignment_reg[0]_rep_54 ,
    \implication_assignment_reg[0]_rep_55 ,
    \implication_assignment_reg[0]_rep_56 ,
    \implication_assignment_reg[0]_rep_57 ,
    \implication_assignment_reg[0]_rep_58 ,
    \implication_assignment_reg[0]_rep_59 ,
    \implication_assignment_reg[0]_rep_60 ,
    \implication_assignment_reg[0]_rep_61 ,
    \implication_assignment_reg[0]_rep_62 ,
    \implication_assignment_reg[0]_rep_63 ,
    \implication_assignment_reg[0]_rep_64 ,
    \implication_assignment_reg[0]_rep_65 ,
    \implication_assignment_reg[0]_rep_66 ,
    \implication_assignment_reg[0]_rep_67 ,
    \implication_assignment_reg[0]_rep_68 ,
    \implication_assignment_reg[0]_rep_69 ,
    \implication_assignment_reg[0]_rep_70 ,
    \implication_assignment_reg[0]_rep_71 ,
    \implication_assignment_reg[0]_0 ,
    \implication_assignment_reg[0]_1 ,
    \implication_assignment_reg[0]_2 ,
    \implication_assignment_reg[0]_3 ,
    \implication_assignment_reg[0]_4 ,
    \implication_assignment_reg[0]_5 ,
    \implication_assignment_reg[0]_6 ,
    \implication_assignment_reg[0]_7 ,
    \implication_assignment_reg[0]_8 ,
    \implication_assignment_reg[0]_9 ,
    \implication_assignment_reg[0]_10 ,
    \implication_assignment_reg[0]_11 ,
    \implication_assignment_reg[0]_12 ,
    \implication_assignment_reg[0]_13 ,
    \implication_assignment_reg[0]_14 ,
    \implication_assignment_reg[0]_15 ,
    \implication_assignment_reg[0]_16 ,
    \implication_assignment_reg[0]_17 ,
    \implication_assignment_reg[0]_18 ,
    \implication_assignment_reg[0]_19 ,
    \implication_assignment_reg[0]_20 ,
    \implication_assignment_reg[0]_21 ,
    \implication_assignment_reg[0]_22 ,
    \implication_assignment_reg[0]_23 ,
    \implication_assignment_reg[0]_24 ,
    \implication_assignment_reg[0]_25 ,
    \implication_assignment_reg[0]_26 ,
    \implication_assignment_reg[0]_27 ,
    \implication_assignment_reg[0]_28 ,
    \implication_assignment_reg[0]_29 ,
    \implication_assignment_reg[0]_30 ,
    \implication_assignment_reg[0]_31 ,
    \implication_assignment_reg[0]_32 ,
    \implication_assignment_reg[0]_33 ,
    \implication_assignment_reg[0]_34 ,
    \implication_assignment_reg[0]_35 ,
    \implication_assignment_reg[0]_36 ,
    \implication_assignment_reg[0]_37 ,
    \implication_assignment_reg[0]_38 ,
    \implication_assignment_reg[0]_39 ,
    \implication_assignment_reg[0]_40 ,
    \implication_assignment_reg[0]_41 ,
    \implication_assignment_reg[0]_42 ,
    \implication_assignment_reg[0]_43 ,
    \implication_assignment_reg[0]_44 ,
    \implication_assignment_reg[0]_45 ,
    \implication_assignment_reg[0]_46 ,
    \implication_assignment_reg[0]_47 ,
    \implication_assignment_reg[0]_48 ,
    \implication_assignment_reg[0]_49 ,
    \implication_assignment_reg[0]_50 ,
    \implication_assignment_reg[0]_51 ,
    \implication_assignment_reg[0]_52 ,
    \implication_assignment_reg[0]_53 ,
    \implication_assignment_reg[0]_54 ,
    \implication_assignment_reg[0]_55 ,
    \implication_assignment_reg[0]_56 ,
    \implication_assignment_reg[0]_57 ,
    \implication_assignment_reg[0]_58 ,
    \implication_assignment_reg[0]_59 ,
    \implication_assignment_reg[0]_60 ,
    \implication_assignment_reg[0]_61 ,
    \implication_assignment_reg[0]_62 ,
    \implication_assignment_reg[0]_63 ,
    \implication_assignment_reg[0]_64 ,
    \implication_assignment_reg[0]_65 ,
    \implication_assignment_reg[0]_66 ,
    \implication_assignment_reg[0]_67 ,
    \implication_assignment_reg[0]_68 ,
    \implication_assignment_reg[0]_69 ,
    \implication_assignment_reg[0]_70 ,
    \implication_assignment_reg[0]_71 ,
    \implication_assignment_reg[0]_72 ,
    \implication_assignment_reg[0]_73 ,
    \implication_assignment_reg[0]_74 ,
    \implication_assignment_reg[0]_75 ,
    \implication_assignment_reg[0]_76 ,
    \implication_assignment_reg[0]_77 ,
    \implication_assignment_reg[0]_78 ,
    \implication_assignment_reg[0]_79 ,
    \implication_assignment_reg[0]_80 ,
    \implication_assignment_reg[0]_81 ,
    \implication_assignment_reg[0]_82 ,
    \implication_assignment_reg[0]_83 ,
    \implication_assignment_reg[0]_84 ,
    \implication_assignment_reg[0]_85 ,
    \implication_assignment_reg[0]_86 ,
    \implication_assignment_reg[0]_87 ,
    \implication_assignment_reg[0]_88 ,
    \implication_assignment_reg[0]_89 ,
    \implication_assignment_reg[0]_90 ,
    \implication_assignment_reg[0]_91 ,
    \implication_assignment_reg[0]_92 ,
    \implication_assignment_reg[0]_93 ,
    \implication_assignment_reg[0]_94 ,
    \implication_assignment_reg[0]_95 ,
    \implication_assignment_reg[0]_96 ,
    \implication_assignment_reg[0]_97 ,
    \implication_assignment_reg[0]_98 ,
    \implication_assignment_reg[0]_99 ,
    \implication_assignment_reg[0]_100 ,
    \implication_assignment_reg[0]_101 ,
    \implication_assignment_reg[0]_102 ,
    \implication_assignment_reg[0]_103 ,
    \implication_assignment_reg[0]_104 ,
    \implication_assignment_reg[0]_105 ,
    \implication_assignment_reg[0]_106 ,
    \implication_assignment_reg[0]_107 ,
    \clause_count_reg[0]_rep__1_0 ,
    \clause_count_reg[0]_rep_0 ,
    \implication_variable_id_reg[0]_0 ,
    \implication_variable_id_reg[3]_0 ,
    \implication_variable_id_reg[1]_0 ,
    \implication_variable_id_reg[2]_0 ,
    \implication_variable_id_reg[4]_0 ,
    s01_axi_aresetn_125,
    \FSM_onehot_state_reg[0] ,
    s01_axi_aresetn_126,
    s01_axi_aresetn_127,
    s01_axi_aclk,
    s01_axi_aresetn,
    Q,
    implication_assignments,
    clear_cpu_req0,
    \FSM_onehot_state_reg[6] ,
    \FSM_onehot_state_reg[6]_0 ,
    \variable_3_assignment_reg[0] ,
    \variable_2_assignment_reg[0] ,
    \variable_2_assignment_reg[0]_0 ,
    \variable_3_assignment_reg[0]_0 ,
    \variable_2_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[0]_2 ,
    \variable_2_assignment_reg[0]_3 ,
    \variable_3_assignment_reg[0]_1 ,
    \variable_2_assignment_reg[0]_4 ,
    \variable_3_assignment_reg[0]_2 ,
    \variable_2_assignment_reg[0]_5 ,
    \variable_2_assignment_reg[0]_6 ,
    \variable_2_assignment_reg[0]_7 ,
    \variable_1_assignment_reg[0] ,
    \variable_3_assignment_reg[0]_3 ,
    \variable_2_assignment_reg[0]_8 ,
    \variable_2_assignment_reg[0]_9 ,
    \variable_2_assignment_reg[0]_10 ,
    clause_in_use0,
    \variable_3_assignment_reg[0]_4 ,
    \variable_2_assignment_reg[0]_11 ,
    \variable_2_assignment_reg[0]_12 ,
    \variable_3_assignment_reg[0]_5 ,
    \variable_2_assignment_reg[0]_13 ,
    \variable_3_assignment_reg[0]_6 ,
    \variable_2_assignment_reg[0]_14 ,
    \variable_2_assignment_reg[0]_15 ,
    \variable_2_assignment_reg[0]_16 ,
    \variable_2_assignment_reg[0]_17 ,
    \variable_2_assignment_reg[0]_18 ,
    \variable_2_assignment_reg[0]_19 ,
    \variable_2_assignment_reg[0]_20 ,
    \variable_2_assignment_reg[0]_21 ,
    \variable_2_assignment_reg[0]_22 ,
    \variable_3_assignment_reg[0]_7 ,
    \variable_2_assignment_reg[0]_23 ,
    \variable_3_assignment_reg[0]_8 ,
    \variable_2_assignment_reg[0]_24 ,
    \variable_2_assignment_reg[0]_25 ,
    \variable_2_assignment_reg[0]_26 ,
    \variable_2_assignment_reg[0]_27 ,
    \variable_2_assignment_reg[0]_28 ,
    \variable_2_assignment_reg[0]_29 ,
    \variable_2_assignment_reg[0]_30 ,
    \variable_2_assignment_reg[0]_31 ,
    \variable_2_assignment_reg[0]_32 ,
    \variable_2_assignment_reg[0]_33 ,
    \variable_2_assignment_reg[0]_34 ,
    \variable_2_assignment_reg[0]_35 ,
    \variable_2_assignment_reg[0]_36 ,
    \variable_2_assignment_reg[0]_37 ,
    \variable_2_assignment_reg[0]_38 ,
    \variable_3_assignment_reg[0]_9 ,
    \variable_2_assignment_reg[0]_39 ,
    \variable_3_assignment_reg[0]_10 ,
    \variable_2_assignment_reg[0]_40 ,
    \variable_2_assignment_reg[0]_41 ,
    \variable_2_assignment_reg[0]_42 ,
    \variable_2_assignment_reg[0]_43 ,
    \variable_2_assignment_reg[0]_44 ,
    \variable_2_assignment_reg[0]_45 ,
    \variable_2_assignment_reg[0]_46 ,
    \variable_2_assignment_reg[0]_47 ,
    \variable_2_assignment_reg[0]_48 ,
    \variable_3_assignment_reg[0]_11 ,
    \variable_2_assignment_reg[0]_49 ,
    \variable_2_assignment_reg[0]_50 ,
    \variable_2_assignment_reg[0]_51 ,
    \variable_2_assignment_reg[0]_52 ,
    \variable_2_assignment_reg[0]_53 ,
    \variable_3_assignment_reg[0]_12 ,
    \variable_2_assignment_reg[0]_54 ,
    \variable_2_assignment_reg[0]_55 ,
    \variable_2_assignment_reg[0]_56 ,
    \variable_2_assignment_reg[0]_57 ,
    \variable_3_assignment_reg[0]_13 ,
    \variable_2_assignment_reg[0]_58 ,
    \variable_2_assignment_reg[0]_59 ,
    \variable_2_assignment_reg[0]_60 ,
    \variable_2_assignment_reg[0]_61 ,
    \variable_2_assignment_reg[0]_62 ,
    \variable_2_assignment_reg[0]_63 ,
    \variable_2_assignment_reg[0]_64 ,
    \variable_3_assignment_reg[0]_14 ,
    \variable_2_assignment_reg[0]_65 ,
    \variable_2_assignment_reg[0]_66 ,
    \variable_2_assignment_reg[0]_67 ,
    \variable_2_assignment_reg[0]_68 ,
    \variable_2_assignment_reg[0]_69 ,
    \variable_2_assignment_reg[0]_70 ,
    \variable_2_assignment_reg[0]_71 ,
    \variable_3_assignment_reg[0]_15 ,
    \variable_2_assignment_reg[0]_72 ,
    \variable_2_assignment_reg[0]_73 ,
    \variable_2_assignment_reg[0]_74 ,
    \variable_2_assignment_reg[0]_75 ,
    \variable_2_assignment_reg[0]_76 ,
    \variable_2_assignment_reg[0]_77 ,
    \variable_3_assignment_reg[0]_16 ,
    \variable_2_assignment_reg[0]_78 ,
    \variable_2_assignment_reg[0]_79 ,
    \variable_2_assignment_reg[0]_80 ,
    \variable_3_assignment_reg[0]_17 ,
    \variable_2_assignment_reg[0]_81 ,
    \variable_2_assignment_reg[0]_82 ,
    \variable_2_assignment_reg[0]_83 ,
    \variable_2_assignment_reg[0]_84 ,
    \variable_2_assignment_reg[0]_85 ,
    \variable_2_assignment_reg[0]_86 ,
    \variable_3_assignment_reg[0]_18 ,
    \variable_2_assignment_reg[0]_87 ,
    \variable_2_assignment_reg[0]_88 ,
    \variable_3_assignment[1]_i_3__0 ,
    \variable_3_assignment_reg[0]_19 ,
    \variable_2_assignment_reg[0]_89 ,
    \variable_1_assignment_reg[0]_0 ,
    broadcast_implication,
    \variable_3_assignment_reg[0]_20 ,
    \variable_2_assignment_reg[0]_90 ,
    \variable_1_assignment_reg[0]_1 ,
    \variable_3_assignment_reg[0]_21 ,
    \variable_2_assignment_reg[0]_91 ,
    \variable_1_assignment_reg[0]_2 ,
    \variable_3_assignment_reg[0]_22 ,
    \variable_2_assignment_reg[0]_92 ,
    \variable_1_assignment_reg[0]_3 ,
    \variable_3_assignment_reg[0]_23 ,
    \variable_3_assignment_reg[0]_24 ,
    \variable_2_assignment_reg[0]_93 ,
    \variable_1_assignment_reg[0]_4 ,
    \variable_3_assignment_reg[0]_25 ,
    \variable_2_assignment_reg[0]_94 ,
    \variable_1_assignment_reg[0]_5 ,
    \variable_3_assignment_reg[0]_26 ,
    \variable_2_assignment_reg[0]_95 ,
    \variable_1_assignment_reg[0]_6 ,
    \variable_3_assignment_reg[0]_27 ,
    \variable_2_assignment_reg[0]_96 ,
    \variable_1_assignment_reg[0]_7 ,
    \variable_3_assignment_reg[0]_28 ,
    \variable_2_assignment_reg[0]_97 ,
    \variable_1_assignment_reg[0]_8 ,
    \variable_3_assignment_reg[0]_29 ,
    \variable_2_assignment_reg[0]_98 ,
    \variable_1_assignment_reg[0]_9 ,
    \variable_3_assignment_reg[0]_30 ,
    \variable_2_assignment_reg[0]_99 ,
    \variable_1_assignment_reg[0]_10 ,
    \variable_3_assignment_reg[0]_31 ,
    \variable_2_assignment_reg[0]_100 ,
    \variable_1_assignment_reg[0]_11 ,
    \variable_3_assignment_reg[0]_32 ,
    \variable_2_assignment_reg[0]_101 ,
    \variable_1_assignment_reg[0]_12 ,
    \variable_3_assignment_reg[0]_33 ,
    \variable_2_assignment_reg[0]_102 ,
    \variable_1_assignment_reg[0]_13 ,
    \variable_3_assignment_reg[0]_34 ,
    \variable_2_assignment_reg[0]_103 ,
    \variable_1_assignment_reg[0]_14 ,
    \variable_3_assignment_reg[0]_35 ,
    \variable_2_assignment_reg[0]_104 ,
    \variable_1_assignment_reg[0]_15 ,
    \variable_3_assignment_reg[0]_36 ,
    \variable_2_assignment_reg[0]_105 ,
    \variable_1_assignment_reg[0]_16 ,
    \variable_3_assignment_reg[0]_37 ,
    \variable_2_assignment_reg[0]_106 ,
    \variable_1_assignment_reg[0]_17 ,
    \variable_3_assignment_reg[0]_38 ,
    \variable_2_assignment_reg[0]_107 ,
    \variable_1_assignment_reg[0]_18 ,
    \variable_3_assignment_reg[0]_39 ,
    \variable_2_assignment_reg[0]_108 ,
    \variable_1_assignment_reg[0]_19 ,
    \variable_3_assignment_reg[0]_40 ,
    \variable_2_assignment_reg[0]_109 ,
    \variable_1_assignment_reg[0]_20 ,
    \variable_3_assignment_reg[0]_41 ,
    \variable_2_assignment_reg[0]_110 ,
    \variable_1_assignment_reg[0]_21 ,
    \variable_3_assignment_reg[0]_42 ,
    \variable_2_assignment_reg[0]_111 ,
    \variable_1_assignment_reg[0]_22 ,
    \variable_3_assignment_reg[0]_43 ,
    \variable_2_assignment_reg[0]_112 ,
    \variable_1_assignment_reg[0]_23 ,
    \variable_3_assignment_reg[0]_44 ,
    \variable_2_assignment_reg[0]_113 ,
    \variable_1_assignment_reg[0]_24 ,
    \variable_3_assignment_reg[0]_45 ,
    \variable_2_assignment_reg[0]_114 ,
    \variable_1_assignment_reg[0]_25 ,
    \variable_3_assignment_reg[0]_46 ,
    \variable_2_assignment_reg[0]_115 ,
    \variable_1_assignment_reg[0]_26 ,
    \variable_3_assignment_reg[0]_47 ,
    \variable_2_assignment_reg[0]_116 ,
    \variable_1_assignment_reg[0]_27 ,
    \variable_3_assignment_reg[0]_48 ,
    \variable_2_assignment_reg[0]_117 ,
    \variable_1_assignment_reg[0]_28 ,
    \variable_3_assignment_reg[0]_49 ,
    \variable_2_assignment_reg[0]_118 ,
    \variable_1_assignment_reg[0]_29 ,
    \variable_3_assignment_reg[0]_50 ,
    \variable_2_assignment_reg[0]_119 ,
    \variable_1_assignment_reg[0]_30 ,
    \variable_3_assignment_reg[0]_51 ,
    \variable_2_assignment_reg[0]_120 ,
    \variable_1_assignment_reg[0]_31 ,
    \variable_3_assignment_reg[0]_52 ,
    \variable_2_assignment_reg[0]_121 ,
    \variable_1_assignment_reg[0]_32 ,
    \variable_3_assignment_reg[0]_53 ,
    \variable_2_assignment_reg[0]_122 ,
    \variable_1_assignment_reg[0]_33 ,
    \variable_3_assignment_reg[0]_54 ,
    \variable_2_assignment_reg[0]_123 ,
    \variable_1_assignment_reg[0]_34 ,
    \variable_3_assignment_reg[0]_55 ,
    \variable_2_assignment_reg[0]_124 ,
    \variable_1_assignment_reg[0]_35 ,
    \variable_3_assignment_reg[0]_56 ,
    \variable_2_assignment_reg[0]_125 ,
    \variable_1_assignment_reg[0]_36 ,
    \variable_3_assignment_reg[0]_57 ,
    \variable_2_assignment_reg[0]_126 ,
    \variable_1_assignment_reg[0]_37 ,
    \variable_3_assignment_reg[0]_58 ,
    \variable_2_assignment_reg[0]_127 ,
    \variable_1_assignment_reg[0]_38 ,
    \variable_3_assignment_reg[0]_59 ,
    \variable_2_assignment_reg[0]_128 ,
    \variable_1_assignment_reg[0]_39 ,
    \variable_3_assignment_reg[0]_60 ,
    \variable_2_assignment_reg[0]_129 ,
    \variable_1_assignment_reg[0]_40 ,
    \variable_3_assignment_reg[0]_61 ,
    \variable_2_assignment_reg[0]_130 ,
    \variable_1_assignment_reg[0]_41 ,
    \variable_3_assignment_reg[0]_62 ,
    \variable_2_assignment_reg[0]_131 ,
    \variable_1_assignment_reg[0]_42 ,
    \variable_2_assignment_reg[0]_132 ,
    \variable_3_assignment_reg[0]_63 ,
    \variable_2_assignment_reg[0]_133 ,
    \variable_1_assignment_reg[0]_43 ,
    \variable_3_assignment_reg[0]_64 ,
    \variable_2_assignment_reg[0]_134 ,
    \variable_1_assignment_reg[0]_44 ,
    \variable_3_assignment_reg[0]_65 ,
    \variable_2_assignment_reg[0]_135 ,
    \variable_1_assignment_reg[0]_45 ,
    \variable_3_assignment_reg[0]_66 ,
    \variable_2_assignment_reg[0]_136 ,
    \variable_1_assignment_reg[0]_46 ,
    \variable_3_assignment_reg[0]_67 ,
    \variable_2_assignment_reg[0]_137 ,
    \variable_1_assignment_reg[0]_47 ,
    \variable_3_assignment_reg[0]_68 ,
    \variable_2_assignment_reg[0]_138 ,
    \variable_1_assignment_reg[0]_48 ,
    \variable_3_assignment_reg[0]_69 ,
    \variable_2_assignment_reg[0]_139 ,
    \variable_1_assignment_reg[0]_49 ,
    \variable_3_assignment_reg[0]_70 ,
    \variable_2_assignment_reg[0]_140 ,
    \variable_1_assignment_reg[0]_50 ,
    \variable_3_assignment_reg[0]_71 ,
    \variable_2_assignment_reg[0]_141 ,
    \variable_1_assignment_reg[0]_51 ,
    \variable_3_assignment_reg[0]_72 ,
    \variable_2_assignment_reg[0]_142 ,
    \variable_1_assignment_reg[0]_52 ,
    \variable_3_assignment_reg[0]_73 ,
    \variable_2_assignment_reg[0]_143 ,
    \variable_1_assignment_reg[0]_53 ,
    \variable_3_assignment_reg[0]_74 ,
    \variable_2_assignment_reg[0]_144 ,
    \variable_1_assignment_reg[0]_54 ,
    \variable_3_assignment_reg[0]_75 ,
    \variable_2_assignment_reg[0]_145 ,
    \variable_1_assignment_reg[0]_55 ,
    \variable_3_assignment_reg[0]_76 ,
    \variable_2_assignment_reg[0]_146 ,
    \variable_1_assignment_reg[0]_56 ,
    \variable_3_assignment_reg[0]_77 ,
    \variable_2_assignment_reg[0]_147 ,
    \variable_1_assignment_reg[0]_57 ,
    \variable_3_assignment_reg[0]_78 ,
    \variable_2_assignment_reg[0]_148 ,
    \variable_1_assignment_reg[0]_58 ,
    \variable_3_assignment_reg[0]_79 ,
    \variable_2_assignment_reg[0]_149 ,
    \variable_1_assignment_reg[0]_59 ,
    \variable_3_assignment_reg[0]_80 ,
    \variable_2_assignment_reg[0]_150 ,
    \variable_1_assignment_reg[0]_60 ,
    \variable_3_assignment_reg[0]_81 ,
    \variable_2_assignment_reg[0]_151 ,
    \variable_1_assignment_reg[0]_61 ,
    \variable_3_assignment_reg[0]_82 ,
    \variable_2_assignment_reg[0]_152 ,
    \variable_1_assignment_reg[0]_62 ,
    \variable_3_assignment_reg[0]_83 ,
    \variable_2_assignment_reg[0]_153 ,
    \variable_1_assignment_reg[0]_63 ,
    \variable_3_assignment_reg[0]_84 ,
    \variable_2_assignment_reg[0]_154 ,
    \variable_1_assignment_reg[0]_64 ,
    \variable_3_assignment_reg[0]_85 ,
    \variable_2_assignment_reg[0]_155 ,
    \variable_1_assignment_reg[0]_65 ,
    \variable_3_assignment_reg[0]_86 ,
    \variable_2_assignment_reg[0]_156 ,
    \variable_1_assignment_reg[0]_66 ,
    \variable_2_assignment_reg[0]_157 ,
    \variable_3_assignment_reg[0]_87 ,
    \variable_2_assignment_reg[0]_158 ,
    \variable_1_assignment_reg[0]_67 ,
    \variable_3_assignment_reg[0]_88 ,
    \variable_2_assignment_reg[0]_159 ,
    \variable_1_assignment_reg[0]_68 ,
    \variable_3_assignment_reg[0]_89 ,
    \variable_2_assignment_reg[0]_160 ,
    \variable_1_assignment_reg[0]_69 ,
    \variable_3_assignment_reg[0]_90 ,
    \variable_2_assignment_reg[0]_161 ,
    \variable_1_assignment_reg[0]_70 ,
    \variable_3_assignment_reg[0]_91 ,
    \variable_2_assignment_reg[0]_162 ,
    \variable_1_assignment_reg[0]_71 ,
    \variable_3_assignment_reg[0]_92 ,
    \variable_2_assignment_reg[0]_163 ,
    \variable_1_assignment_reg[0]_72 ,
    \variable_3_assignment_reg[0]_93 ,
    \variable_2_assignment_reg[0]_164 ,
    \variable_1_assignment_reg[0]_73 ,
    \variable_3_assignment_reg[0]_94 ,
    \variable_2_assignment_reg[0]_165 ,
    \variable_1_assignment_reg[0]_74 ,
    \variable_3_assignment_reg[0]_95 ,
    \variable_2_assignment_reg[0]_166 ,
    \variable_1_assignment_reg[0]_75 ,
    \variable_3_assignment_reg[0]_96 ,
    \variable_2_assignment_reg[0]_167 ,
    \variable_1_assignment_reg[0]_76 ,
    \variable_3_assignment_reg[0]_97 ,
    \variable_2_assignment_reg[0]_168 ,
    \variable_1_assignment_reg[0]_77 ,
    \variable_3_assignment_reg[0]_98 ,
    \variable_2_assignment_reg[0]_169 ,
    \variable_1_assignment_reg[0]_78 ,
    \variable_3_assignment_reg[0]_99 ,
    \variable_2_assignment_reg[0]_170 ,
    \variable_1_assignment_reg[0]_79 ,
    \variable_3_assignment_reg[0]_100 ,
    \variable_2_assignment_reg[0]_171 ,
    \variable_1_assignment_reg[0]_80 ,
    \variable_3_assignment_reg[0]_101 ,
    \variable_2_assignment_reg[0]_172 ,
    \variable_1_assignment_reg[0]_81 ,
    \variable_3_assignment_reg[0]_102 ,
    \variable_2_assignment_reg[0]_173 ,
    \variable_1_assignment_reg[0]_82 ,
    \variable_3_assignment_reg[0]_103 ,
    \variable_2_assignment_reg[0]_174 ,
    \variable_1_assignment_reg[0]_83 ,
    \variable_3_assignment_reg[0]_104 ,
    \variable_2_assignment_reg[0]_175 ,
    \variable_1_assignment_reg[0]_84 ,
    \variable_3_assignment_reg[0]_105 ,
    \variable_2_assignment_reg[0]_176 ,
    \variable_1_assignment_reg[0]_85 ,
    \variable_3_assignment_reg[0]_106 ,
    \variable_2_assignment_reg[0]_177 ,
    \variable_1_assignment_reg[0]_86 ,
    \variable_3_assignment_reg[0]_107 ,
    \variable_2_assignment_reg[0]_178 ,
    \variable_1_assignment_reg[0]_87 ,
    \variable_3_assignment_reg[0]_108 ,
    \variable_2_assignment_reg[0]_179 ,
    \variable_1_assignment_reg[0]_88 ,
    \variable_3_assignment_reg[0]_109 ,
    \variable_2_assignment_reg[0]_180 ,
    \variable_1_assignment_reg[0]_89 ,
    \variable_3_assignment_reg[0]_110 ,
    \variable_2_assignment_reg[0]_181 ,
    \variable_1_assignment_reg[0]_90 ,
    is_unit,
    \implication_variable_id[2]_i_2_0 ,
    \implication_variable_id[2]_i_2_1 ,
    \implication_variable_id[2]_i_2_2 ,
    \implication_variable_id[2]_i_2_3 ,
    \implication_variable_id[2]_i_2_4 ,
    \implication_variable_id[2]_i_2_5 ,
    \implication_variable_id[2]_i_2_6 ,
    \implication_variable_id[2]_i_2_7 ,
    \implication_variable_id_reg[0]_i_15_0 ,
    \implication_variable_id[2]_i_2_8 ,
    \implication_variable_id[2]_i_2_9 ,
    \implication_variable_id[2]_i_2_10 ,
    \implication_variable_id_reg[0]_i_15_1 ,
    \implication_variable_id_reg[0]_i_15_2 ,
    \implication_variable_id_reg[0]_i_15_3 ,
    \implication_variable_id[2]_i_2_11 ,
    \implication_variable_id[0]_i_12_0 ,
    \implication_variable_id[0]_i_12_1 ,
    \implication_variable_id[0]_i_12_2 ,
    \implication_variable_id[0]_i_12_3 ,
    \implication_variable_id[0]_i_12_4 ,
    \implication_variable_id[0]_i_12_5 ,
    \implication_variable_id[0]_i_12_6 ,
    \implication_variable_id[0]_i_12_7 ,
    \implication_variable_id[0]_i_13_0 ,
    \implication_variable_id[0]_i_13_1 ,
    \implication_variable_id[0]_i_13_2 ,
    \implication_variable_id[0]_i_13_3 ,
    \implication_variable_id[0]_i_13_4 ,
    \implication_variable_id[0]_i_13_5 ,
    \implication_variable_id[0]_i_13_6 ,
    \implication_variable_id[0]_i_13_7 ,
    \implication_variable_id[0]_i_10_0 ,
    \implication_variable_id[0]_i_10_1 ,
    \implication_variable_id[0]_i_10_2 ,
    \implication_variable_id[0]_i_10_3 ,
    \implication_variable_id[0]_i_10_4 ,
    \implication_variable_id[0]_i_10_5 ,
    \implication_variable_id[0]_i_10_6 ,
    \implication_variable_id[0]_i_10_7 ,
    \implication_variable_id[0]_i_11_0 ,
    \implication_variable_id[0]_i_11_1 ,
    \implication_variable_id[0]_i_11_2 ,
    \implication_variable_id[0]_i_11_3 ,
    \implication_variable_id[0]_i_11_4 ,
    \implication_variable_id[0]_i_11_5 ,
    \implication_variable_id[0]_i_2_0 ,
    \implication_variable_id[0]_i_2_1 ,
    \implication_variable_id[0]_i_2_2 ,
    \implication_variable_id[0]_i_2_3 ,
    \implication_variable_id[0]_i_2_4 ,
    \implication_variable_id[0]_i_2_5 ,
    \implication_variable_id[0]_i_2_6 ,
    \implication_variable_id[0]_i_2_7 ,
    \implication_variable_id[0]_i_2_8 ,
    \implication_variable_id[0]_i_2_9 ,
    \implication_variable_id[0]_i_2_10 ,
    \implication_variable_id[0]_i_2_11 ,
    \implication_variable_id_reg[3]_i_9_0 ,
    \implication_variable_id_reg[3]_i_9_1 ,
    \implication_variable_id_reg[3]_i_9_2 ,
    \implication_variable_id_reg[3]_i_9_3 ,
    \implication_variable_id_reg[3]_i_8_0 ,
    \implication_variable_id_reg[3]_i_8_1 ,
    \implication_variable_id_reg[3]_i_8_2 ,
    \implication_variable_id_reg[3]_i_9_4 ,
    \implication_variable_id_reg[1]_i_15_0 ,
    \implication_variable_id_reg[3]_i_8_3 ,
    \implication_variable_id_reg[3]_i_8_4 ,
    \implication_variable_id_reg[3]_i_8_5 ,
    \implication_variable_id_reg[1]_i_15_1 ,
    \implication_variable_id_reg[1]_i_15_2 ,
    \implication_variable_id_reg[1]_i_15_3 ,
    \implication_variable_id_reg[3]_i_8_6 ,
    \implication_variable_id[1]_i_12_0 ,
    \implication_variable_id[1]_i_12_1 ,
    \implication_variable_id[1]_i_12_2 ,
    \implication_variable_id[1]_i_12_3 ,
    \implication_variable_id[1]_i_12_4 ,
    \implication_variable_id[1]_i_12_5 ,
    \implication_variable_id[1]_i_12_6 ,
    \implication_variable_id[1]_i_12_7 ,
    \implication_variable_id[1]_i_13_0 ,
    \implication_variable_id[1]_i_13_1 ,
    \implication_variable_id[1]_i_13_2 ,
    \implication_variable_id[1]_i_13_3 ,
    \implication_variable_id[1]_i_13_4 ,
    \implication_variable_id[1]_i_13_5 ,
    \implication_variable_id[1]_i_13_6 ,
    \implication_variable_id[1]_i_13_7 ,
    \implication_variable_id[1]_i_10_0 ,
    \implication_variable_id[1]_i_10_1 ,
    \implication_variable_id[1]_i_10_2 ,
    \implication_variable_id[1]_i_10_3 ,
    \implication_variable_id[1]_i_10_4 ,
    \implication_variable_id[1]_i_10_5 ,
    \implication_variable_id[1]_i_10_6 ,
    \implication_variable_id[1]_i_10_7 ,
    \implication_variable_id[1]_i_11_0 ,
    \implication_variable_id[1]_i_11_1 ,
    \implication_variable_id[1]_i_11_2 ,
    \implication_variable_id[1]_i_11_3 ,
    \implication_variable_id[1]_i_11_4 ,
    \implication_variable_id[1]_i_11_5 ,
    \implication_variable_id[1]_i_2_0 ,
    \implication_variable_id[1]_i_2_1 ,
    \implication_variable_id[1]_i_2_2 ,
    \implication_variable_id[1]_i_2_3 ,
    \implication_variable_id[1]_i_2_4 ,
    \implication_variable_id[1]_i_2_5 ,
    \implication_variable_id[1]_i_2_6 ,
    \implication_variable_id[1]_i_2_7 ,
    \implication_variable_id[1]_i_2_8 ,
    \implication_variable_id[1]_i_2_9 ,
    \implication_variable_id[1]_i_2_10 ,
    \implication_variable_id[1]_i_2_11 ,
    \implication_variable_id_reg[4]_i_13_0 ,
    \implication_variable_id_reg[4]_i_13_1 ,
    \implication_variable_id_reg[4]_i_13_2 ,
    \implication_variable_id_reg[4]_i_13_3 ,
    \implication_variable_id_reg[4]_i_12_0 ,
    \implication_variable_id_reg[4]_i_12_1 ,
    \implication_variable_id_reg[4]_i_12_2 ,
    \implication_variable_id_reg[4]_i_13_4 ,
    \implication_variable_id_reg[2]_i_15_0 ,
    \implication_variable_id_reg[4]_i_12_3 ,
    \implication_variable_id_reg[4]_i_12_4 ,
    \implication_variable_id_reg[4]_i_12_5 ,
    \implication_variable_id_reg[2]_i_15_1 ,
    \implication_variable_id_reg[2]_i_15_2 ,
    \implication_variable_id_reg[2]_i_15_3 ,
    \implication_variable_id_reg[4]_i_12_6 ,
    \implication_variable_id[2]_i_12_0 ,
    \implication_variable_id[2]_i_12_1 ,
    \implication_variable_id[2]_i_12_2 ,
    \implication_variable_id[2]_i_12_3 ,
    \implication_variable_id[2]_i_12_4 ,
    \implication_variable_id[2]_i_12_5 ,
    \implication_variable_id[2]_i_12_6 ,
    \implication_variable_id[2]_i_12_7 ,
    \implication_variable_id[2]_i_13_0 ,
    \implication_variable_id[2]_i_13_1 ,
    \implication_variable_id[2]_i_13_2 ,
    \implication_variable_id[2]_i_13_3 ,
    \implication_variable_id[2]_i_13_4 ,
    \implication_variable_id[2]_i_13_5 ,
    \implication_variable_id[2]_i_13_6 ,
    \implication_variable_id[2]_i_13_7 ,
    \implication_variable_id[2]_i_10_0 ,
    \implication_variable_id[2]_i_10_1 ,
    \implication_variable_id[2]_i_10_2 ,
    \implication_variable_id[2]_i_10_3 ,
    \implication_variable_id[2]_i_10_4 ,
    \implication_variable_id[2]_i_10_5 ,
    \implication_variable_id[2]_i_10_6 ,
    \implication_variable_id[2]_i_10_7 ,
    \implication_variable_id[2]_i_11_0 ,
    \implication_variable_id[2]_i_11_1 ,
    \implication_variable_id[2]_i_11_2 ,
    \implication_variable_id[2]_i_11_3 ,
    \implication_variable_id[2]_i_11_4 ,
    \implication_variable_id[2]_i_11_5 ,
    \implication_variable_id[3]_i_7_0 ,
    \implication_variable_id[3]_i_7_1 ,
    \implication_variable_id[3]_i_7_2 ,
    \implication_variable_id[3]_i_7_3 ,
    \implication_variable_id[3]_i_7_4 ,
    \implication_variable_id_reg[3]_i_22_0 ,
    \implication_variable_id_reg[3]_i_22_1 ,
    implication_variable_ids,
    \implication_variable_id_reg[3]_i_6_0 ,
    \implication_variable_id_reg[3]_i_6_1 ,
    \implication_variable_id_reg[3]_i_6_2 ,
    \implication_variable_id_reg[3]_i_6_3 ,
    \implication_variable_id_reg[3]_i_6_4 ,
    \implication_variable_id_reg[3]_i_6_5 ,
    \implication_variable_id_reg[3]_i_6_6 ,
    \implication_variable_id_reg[3]_i_6_7 ,
    \implication_variable_id[3]_i_5_0 ,
    \implication_variable_id[3]_i_5_1 ,
    \implication_variable_id[3]_i_5_2 ,
    \implication_variable_id[3]_i_5_3 ,
    \implication_variable_id[3]_i_5_4 ,
    \implication_variable_id[3]_i_5_5 ,
    \implication_variable_id[3]_i_5_6 ,
    \implication_variable_id[3]_i_5_7 ,
    \implication_variable_id[3]_i_4_0 ,
    \implication_variable_id[3]_i_4_1 ,
    \implication_variable_id[3]_i_4_2 ,
    \implication_variable_id[3]_i_4_3 ,
    \implication_variable_id[3]_i_4_4 ,
    \implication_variable_id[3]_i_4_5 ,
    \implication_variable_id[3]_i_4_6 ,
    \implication_variable_id[3]_i_4_7 ,
    \implication_variable_id[3]_i_11_0 ,
    \implication_variable_id[3]_i_11_1 ,
    \implication_variable_id[3]_i_11_2 ,
    \implication_variable_id[3]_i_11_3 ,
    \implication_variable_id[3]_i_11_4 ,
    \implication_variable_id[3]_i_11_5 ,
    \implication_variable_id[3]_i_11_6 ,
    \implication_variable_id[3]_i_11_7 ,
    \implication_variable_id[3]_i_10_0 ,
    \implication_variable_id[3]_i_10_1 ,
    \implication_variable_id[3]_i_10_2 ,
    \implication_variable_id[3]_i_10_3 ,
    \implication_variable_id[3]_i_10_4 ,
    \implication_variable_id[3]_i_10_5 ,
    \implication_variable_id[4]_i_11_0 ,
    \implication_variable_id[4]_i_11_1 ,
    \implication_variable_id[4]_i_11_2 ,
    \implication_variable_id[4]_i_11_3 ,
    \implication_variable_id[4]_i_11_4 ,
    \implication_variable_id_reg[4]_i_34_0 ,
    \implication_variable_id_reg[4]_i_34_1 ,
    \implication_variable_id_reg[4]_i_10_0 ,
    \implication_variable_id_reg[4]_i_10_1 ,
    \implication_variable_id_reg[4]_i_10_2 ,
    \implication_variable_id_reg[4]_i_10_3 ,
    \implication_variable_id_reg[4]_i_10_4 ,
    \implication_variable_id_reg[4]_i_10_5 ,
    \implication_variable_id_reg[4]_i_10_6 ,
    \implication_variable_id_reg[4]_i_10_7 ,
    \implication_variable_id[4]_i_9_0 ,
    \implication_variable_id[4]_i_9_1 ,
    \implication_variable_id[4]_i_9_2 ,
    \implication_variable_id[4]_i_9_3 ,
    \implication_variable_id[4]_i_9_4 ,
    \implication_variable_id[4]_i_9_5 ,
    \implication_variable_id[4]_i_9_6 ,
    \implication_variable_id[4]_i_9_7 ,
    \implication_variable_id[4]_i_8_0 ,
    \implication_variable_id[4]_i_8_1 ,
    \implication_variable_id[4]_i_8_2 ,
    \implication_variable_id[4]_i_8_3 ,
    \implication_variable_id[4]_i_8_4 ,
    \implication_variable_id[4]_i_8_5 ,
    \implication_variable_id[4]_i_8_6 ,
    \implication_variable_id[4]_i_8_7 ,
    \implication_variable_id[4]_i_15_0 ,
    \implication_variable_id[4]_i_15_1 ,
    \implication_variable_id[4]_i_15_2 ,
    \implication_variable_id[4]_i_15_3 ,
    \implication_variable_id[4]_i_15_4 ,
    \implication_variable_id[4]_i_15_5 ,
    \implication_variable_id[4]_i_15_6 ,
    \implication_variable_id[4]_i_15_7 ,
    \implication_variable_id[4]_i_14_0 ,
    \implication_variable_id[4]_i_14_1 ,
    \implication_variable_id[4]_i_14_2 ,
    \implication_variable_id[4]_i_14_3 ,
    \implication_variable_id[4]_i_14_4 ,
    \implication_variable_id[4]_i_14_5 ,
    state_reg_0,
    CO,
    \variable_3_assignment[1]_i_3__1_0 ,
    \variable_3_assignment[1]_i_3__3_0 ,
    \variable_3_assignment[1]_i_3__4_0 ,
    \variable_3_assignment[1]_i_3__5_0 ,
    \variable_3_assignment[1]_i_2__7_0 ,
    \variable_3_assignment[1]_i_2__8_0 ,
    \variable_3_assignment[1]_i_2__9_0 ,
    \variable_3_assignment[1]_i_3__11_0 ,
    \variable_3_assignment[1]_i_3__14_0 ,
    \variable_3_assignment[1]_i_3__15_0 ,
    \variable_3_assignment[1]_i_2__16_0 ,
    \variable_3_assignment[1]_i_3__17_0 ,
    \variable_3_assignment[1]_i_3__18_0 ,
    \variable_3_assignment[1]_i_3__19_0 ,
    \variable_3_assignment[1]_i_2__20_0 ,
    \variable_3_assignment[1]_i_3__21_0 ,
    \variable_3_assignment[1]_i_2__21_0 ,
    \variable_3_assignment[1]_i_3__22_0 ,
    \variable_3_assignment[1]_i_2__22_0 ,
    \variable_3_assignment[1]_i_3__23_0 ,
    \variable_3_assignment[1]_i_3__24_0 ,
    \variable_3_assignment[1]_i_2__25_0 ,
    \variable_3_assignment[1]_i_3__26_0 ,
    \variable_3_assignment[1]_i_3__27_0 ,
    \variable_3_assignment[1]_i_3__28_0 ,
    \variable_3_assignment[1]_i_2__28_0 ,
    \variable_3_assignment[1]_i_3__29_0 ,
    \variable_3_assignment[1]_i_2__29_0 ,
    \variable_3_assignment[1]_i_3__30_0 ,
    \variable_3_assignment[1]_i_2__30_0 ,
    \variable_3_assignment[1]_i_2__31_0 ,
    \variable_3_assignment[1]_i_2__31_1 ,
    \variable_3_assignment[1]_i_3__32_0 ,
    \variable_3_assignment[1]_i_3__34_0 ,
    \variable_3_assignment[1]_i_3__35_0 ,
    \variable_3_assignment[1]_i_2__43_0 ,
    \variable_3_assignment[1]_i_3__37_0 ,
    \variable_3_assignment[1]_i_3__38_0 ,
    \variable_3_assignment[1]_i_3__39_0 ,
    \variable_3_assignment[1]_i_3__40_0 ,
    \variable_3_assignment[1]_i_2__50_0 ,
    \variable_3_assignment[1]_i_2__50_1 ,
    \variable_3_assignment[1]_i_3__42_0 ,
    \variable_3_assignment[1]_i_2__54_0 ,
    \variable_3_assignment[1]_i_2__54_1 ,
    \variable_3_assignment[1]_i_3__45_0 ,
    \variable_3_assignment[1]_i_2__56_0 ,
    \variable_3_assignment[1]_i_3__46_0 ,
    \variable_3_assignment[1]_i_3__48_0 ,
    \variable_3_assignment[1]_i_2__61_0 ,
    \variable_3_assignment[1]_i_2__62_0 ,
    \variable_3_assignment[1]_i_2__63_0 ,
    \variable_3_assignment[1]_i_2__64_0 ,
    \variable_3_assignment[1]_i_3__53_0 ,
    \variable_3_assignment[1]_i_2__65_0 ,
    \variable_3_assignment[1]_i_3__54_0 ,
    \variable_3_assignment[1]_i_3__55_0 ,
    \variable_3_assignment[1]_i_3__56_0 ,
    \variable_3_assignment[1]_i_2__72_0 ,
    \variable_3_assignment[1]_i_2__76_0 ,
    \variable_3_assignment[1]_i_3__60_0 ,
    \variable_3_assignment[1]_i_3__62_0 ,
    \variable_3_assignment[1]_i_3__64_0 ,
    \variable_3_assignment[1]_i_2__85_0 ,
    \variable_3_assignment[1]_i_3__65_0 ,
    \variable_3_assignment[1]_i_2__87_0 ,
    \variable_2_assignment[1]_i_3_0 ,
    \variable_1_assignment[1]_i_3__43_0 ,
    \variable_3_assignment[1]_i_3__67_0 ,
    \variable_3_assignment[1]_i_2__32_0 ,
    \variable_1_assignment[1]_i_3__44_0 ,
    \variable_2_assignment[1]_i_3__1_0 ,
    \variable_1_assignment[1]_i_3__45_0 ,
    \variable_3_assignment[1]_i_3__68_0 ,
    \variable_2_assignment[1]_i_3__2_0 ,
    \variable_1_assignment[1]_i_3__46_0 ,
    \variable_3_assignment[1]_i_3__69_0 ,
    \variable_2_assignment[1]_i_3__3_0 ,
    \variable_1_assignment[1]_i_3__47_0 ,
    \variable_2_assignment[1]_i_3__4_0 ,
    \variable_1_assignment[1]_i_3__48_0 ,
    \variable_2_assignment[1]_i_3__5_0 ,
    \variable_1_assignment[1]_i_4_0 ,
    \variable_3_assignment[1]_i_3__70_0 ,
    \variable_2_assignment[1]_i_3__6_0 ,
    \variable_3_assignment[1]_i_2__36_0 ,
    \variable_2_assignment[1]_i_3__7_0 ,
    \variable_1_assignment[1]_i_3__50_0 ,
    \variable_3_assignment[1]_i_2__38_0 ,
    \variable_2_assignment[1]_i_3__8_0 ,
    \variable_1_assignment[1]_i_4__1_0 ,
    \variable_2_assignment[1]_i_2__3_0 ,
    \variable_1_assignment[1]_i_4__2_0 ,
    \variable_2_assignment[1]_i_3__10_0 ,
    \variable_1_assignment[1]_i_3__51_0 ,
    \variable_2_assignment[1]_i_3__11_0 ,
    \variable_1_assignment[1]_i_3__52_0 ,
    \variable_3_assignment[1]_i_3__72_0 ,
    \variable_2_assignment[1]_i_3__12_0 ,
    \variable_1_assignment[1]_i_4__3_0 ,
    \variable_2_assignment[1]_i_3__13_0 ,
    \variable_1_assignment[1]_i_4__4_0 ,
    \variable_3_assignment[1]_i_3__73_0 ,
    \variable_2_assignment[1]_i_3__14_0 ,
    \variable_1_assignment[1]_i_4__5_0 ,
    \variable_2_assignment[1]_i_3__15_0 ,
    \variable_3_assignment[1]_i_2__43_1 ,
    \variable_2_assignment[1]_i_3__16_0 ,
    \variable_1_assignment[1]_i_4__7_0 ,
    \variable_2_assignment[1]_i_3__17_0 ,
    \variable_3_assignment[1]_i_2__6_0 ,
    \variable_2_assignment[1]_i_3__18_0 ,
    \variable_1_assignment[1]_i_4__9_0 ,
    \variable_2_assignment[1]_i_3__19_0 ,
    \variable_3_assignment[1]_i_2__46_0 ,
    \variable_2_assignment[1]_i_3__20_0 ,
    \variable_1_assignment[1]_i_4__11_0 ,
    \variable_2_assignment[1]_i_3__21_0 ,
    \variable_1_assignment[1]_i_3__54_0 ,
    \variable_2_assignment[1]_i_3__22_0 ,
    \variable_1_assignment[1]_i_4__12_0 ,
    \variable_2_assignment[1]_i_3__23_0 ,
    \variable_1_assignment[1]_i_4__13_0 ,
    \variable_3_assignment[1]_i_3__74_0 ,
    \variable_2_assignment[1]_i_3__24_0 ,
    \variable_1_assignment[1]_i_4__14_0 ,
    \variable_3_assignment[1]_i_2__48_0 ,
    \variable_2_assignment[1]_i_3__25_0 ,
    \variable_1_assignment[1]_i_4__15_0 ,
    \variable_3_assignment[1]_i_2__49_0 ,
    \variable_1_assignment[1]_i_3__55_0 ,
    \variable_2_assignment[1]_i_3__27_0 ,
    \variable_1_assignment[1]_i_4__16_0 ,
    \variable_3_assignment[1]_i_2__51_0 ,
    \variable_2_assignment[1]_i_3__28_0 ,
    \variable_2_assignment[1]_i_2__25_0 ,
    \variable_3_assignment[1]_i_3__77_0 ,
    \variable_2_assignment[1]_i_3__29_0 ,
    \variable_1_assignment[1]_i_4__18_0 ,
    \variable_2_assignment[1]_i_3__30_0 ,
    \variable_1_assignment[1]_i_4__19_0 ,
    \variable_2_assignment[1]_i_3__31_0 ,
    \variable_1_assignment[1]_i_4__20_0 ,
    \variable_2_assignment[1]_i_3__32_0 ,
    \variable_1_assignment[1]_i_4__21_0 ,
    \variable_2_assignment[1]_i_3__33_0 ,
    \variable_1_assignment[1]_i_4__22_0 ,
    \variable_3_assignment[1]_i_2__55_0 ,
    \variable_1_assignment[1]_i_3__56_0 ,
    \variable_2_assignment[1]_i_3__35_0 ,
    \variable_1_assignment[1]_i_4__23_0 ,
    \variable_2_assignment[1]_i_3__36_0 ,
    \variable_1_assignment[1]_i_4__24_0 ,
    \variable_3_assignment[1]_i_3__78_0 ,
    \variable_2_assignment[1]_i_3__37_0 ,
    \variable_1_assignment[1]_i_4__25_0 ,
    \variable_2_assignment[1]_i_3__38_0 ,
    \variable_1_assignment[1]_i_4__26_0 ,
    \variable_2_assignment[1]_i_3__39_0 ,
    \variable_1_assignment[1]_i_3__57_0 ,
    \variable_3_assignment[1]_i_3__48_1 ,
    \variable_1_assignment[1]_i_4__27_0 ,
    \variable_3_assignment[1]_i_2__61_1 ,
    \variable_1_assignment[1]_i_3__58_0 ,
    \variable_2_assignment[1]_i_3__42_0 ,
    \variable_1_assignment[1]_i_3__59_0 ,
    \variable_2_assignment[1]_i_3__43_0 ,
    \variable_1_assignment[1]_i_3__60_0 ,
    \variable_2_assignment[1]_i_3__44_0 ,
    \variable_1_assignment[1]_i_3__61_0 ,
    \variable_2_assignment[1]_i_3__45_0 ,
    \variable_1_assignment[1]_i_4__28_0 ,
    \variable_2_assignment[1]_i_3__46_0 ,
    \variable_1_assignment[1]_i_4__29_0 ,
    \variable_2_assignment[1]_i_3__47_0 ,
    \variable_3_assignment[1]_i_2__66_0 ,
    \variable_2_assignment[1]_i_3__48_0 ,
    \variable_3_assignment[1]_i_2__24_0 ,
    \variable_2_assignment[1]_i_3__49_0 ,
    \variable_3_assignment[1]_i_2__29_1 ,
    \variable_3_assignment[1]_i_3__79_0 ,
    \variable_2_assignment[1]_i_3__50_0 ,
    \variable_1_assignment[1]_i_4__33_0 ,
    \variable_3_assignment[1]_i_3__80_0 ,
    \variable_2_assignment[1]_i_3__51_0 ,
    \variable_1_assignment[1]_i_4__34_0 ,
    \variable_2_assignment[1]_i_3__52_0 ,
    \variable_1_assignment[1]_i_4__35_0 ,
    \variable_2_assignment[1]_i_3__53_0 ,
    \variable_1_assignment[1]_i_4__36_0 ,
    \variable_2_assignment[1]_i_3__54_0 ,
    \variable_1_assignment[1]_i_4__37_0 ,
    \variable_2_assignment[1]_i_3__55_0 ,
    \variable_1_assignment[1]_i_4__38_0 ,
    \variable_3_assignment[1]_i_2__71_0 ,
    \variable_2_assignment[1]_i_3__56_0 ,
    \variable_1_assignment[1]_i_4__39_0 ,
    \variable_2_assignment[1]_i_3__57_0 ,
    \variable_1_assignment[1]_i_4__40_0 ,
    \variable_3_assignment[1]_i_2__73_0 ,
    \variable_1_assignment[1]_i_3__63_0 ,
    \variable_3_assignment[1]_i_3__82_0 ,
    \variable_2_assignment[1]_i_3__59_0 ,
    \variable_1_assignment[1]_i_3__64_0 ,
    \variable_2_assignment[1]_i_3__60_0 ,
    \variable_1_assignment[1]_i_4__41_0 ,
    \variable_2_assignment[1]_i_3__61_0 ,
    \variable_1_assignment[1]_i_4__42_0 ,
    \variable_3_assignment[1]_i_3__83_0 ,
    \variable_2_assignment[1]_i_3__62_0 ,
    \variable_1_assignment[1]_i_4__43_0 ,
    \variable_2_assignment[1]_i_3__63_0 ,
    \variable_1_assignment[1]_i_4__44_0 ,
    \variable_2_assignment[1]_i_3__64_0 ,
    \variable_3_assignment[1]_i_2__76_1 ,
    \variable_2_assignment[1]_i_3__65_0 ,
    \variable_1_assignment[1]_i_4__46_0 ,
    \variable_2_assignment[1]_i_3__66_0 ,
    \variable_1_assignment[1]_i_3__65_0 ,
    \variable_2_assignment[1]_i_3__67_0 ,
    \variable_2_assignment[1]_i_2__18_0 ,
    \variable_2_assignment[1]_i_3__68_0 ,
    \variable_1_assignment[1]_i_4__48_0 ,
    \variable_2_assignment[1]_i_3__69_0 ,
    \variable_1_assignment[1]_i_3__67_0 ,
    \variable_2_assignment[1]_i_3__70_0 ,
    \variable_1_assignment[1]_i_4__49_0 ,
    \variable_3_assignment[1]_i_3__84_0 ,
    \variable_2_assignment[1]_i_3__71_0 ,
    \variable_1_assignment[1]_i_3__68_0 ,
    \variable_2_assignment[1]_i_3__72_0 ,
    \variable_1_assignment[1]_i_3__69_0 ,
    \variable_2_assignment[1]_i_3__73_0 ,
    \variable_1_assignment[1]_i_4__50_0 ,
    \variable_3_assignment[1]_i_3__85_0 ,
    \variable_2_assignment[1]_i_3__74_0 ,
    \variable_1_assignment[1]_i_4__51_0 ,
    \variable_2_assignment[1]_i_2__11_0 ,
    \variable_1_assignment[1]_i_4__52_0 ,
    \variable_2_assignment[1]_i_3__76_0 ,
    \variable_1_assignment[1]_i_4__53_0 ,
    \variable_2_assignment[1]_i_3__77_0 ,
    \variable_1_assignment[1]_i_4__54_0 ,
    \variable_2_assignment[1]_i_3__78_0 ,
    \variable_1_assignment[1]_i_3__70_0 ,
    \variable_3_assignment[1]_i_3__86_0 ,
    \variable_2_assignment[1]_i_3__79_0 ,
    \variable_1_assignment[1]_i_3__71_0 ,
    \variable_3_assignment[1]_i_3__87_0 ,
    \variable_2_assignment[1]_i_3__80_0 ,
    \variable_1_assignment[1]_i_3__72_0 ,
    \variable_2_assignment[1]_i_3__81_0 ,
    \variable_1_assignment[1]_i_3__73_0 ,
    \variable_2_assignment[1]_i_3__82_0 ,
    \variable_1_assignment[1]_i_4__55_0 ,
    \variable_2_assignment[1]_i_3__83_0 ,
    \variable_1_assignment[1]_i_4__56_0 ,
    \variable_2_assignment[1]_i_3__84_0 ,
    \variable_1_assignment[1]_i_4__57_0 ,
    \variable_2_assignment[1]_i_3__85_0 ,
    \variable_1_assignment[1]_i_3__74_0 ,
    \variable_3_assignment[1]_i_2__88_0 ,
    \variable_2_assignment[1]_i_3__86_0 ,
    \variable_1_assignment[1]_i_4__58_0 ,
    \variable_2_assignment[1]_i_3__87_0 ,
    \variable_1_assignment[1]_i_4__59_0 ,
    \variable_3_assignment[1]_i_3__89_0 ,
    \variable_2_assignment[1]_i_3__88_0 ,
    \variable_1_assignment[1]_i_5__6_0 ,
    \variable_2_assignment[1]_i_3__89_0 ,
    \variable_1_assignment[1]_i_4__60_0 ,
    \variable_3_assignment[1]_i_2__13_0 ,
    \variable_3_assignment[1]_i_2__37_0 ,
    \variable_3_assignment[1]_i_2__10_0 ,
    \variable_3_assignment[1]_i_2__6_1 ,
    \variable_3_assignment[1]_i_2__12_0 ,
    \variable_3_assignment[1]_i_2_0 ,
    \variable_3_assignment[1]_i_2__55_1 ,
    \variable_3_assignment[1]_i_2__59_0 ,
    \variable_3_assignment[1]_i_2__73_1 ,
    \variable_3_assignment[1]_i_2__0_0 ,
    \variable_3_assignment[1]_i_2__79_0 ,
    \variable_3_assignment[1]_i_2__82_0 ,
    \variable_3_assignment[1]_i_2__2_0 ,
    \variable_3_assignment[1]_i_3__76_0 ,
    \variable_3_assignment[1]_i_3__76_1 ,
    \variable_3_assignment[1]_i_3__76_2 ,
    \variable_3_assignment[1]_i_3__76_3 ,
    \variable_3_assignment[1]_i_3__81_0 ,
    \variable_3_assignment[1]_i_3__81_1 ,
    implication_valid_o_reg,
    fifo_wr_en);
  output [5:0]D;
  output \clause_count_reg[0]_rep__0_0 ;
  output [0:0]\clause_count_reg[1]_0 ;
  output [0:0]E;
  output [0:0]s01_axi_aresetn_0;
  output s01_axi_aresetn_1;
  output \FSM_onehot_state_reg[5] ;
  output \FSM_onehot_state_reg[5]_0 ;
  output s01_axi_aresetn_2;
  output \FSM_onehot_state_reg[5]_1 ;
  output \FSM_onehot_state_reg[5]_2 ;
  output \FSM_onehot_state_reg[5]_3 ;
  output \FSM_onehot_state_reg[5]_4 ;
  output \FSM_onehot_state_reg[5]_5 ;
  output s01_axi_aresetn_3;
  output \FSM_onehot_state_reg[5]_6 ;
  output \FSM_onehot_state_reg[5]_7 ;
  output \FSM_onehot_state_reg[5]_8 ;
  output \FSM_onehot_state_reg[5]_9 ;
  output \FSM_onehot_state_reg[5]_10 ;
  output s01_axi_aresetn_4;
  output s01_axi_aresetn_5;
  output s01_axi_aresetn_6;
  output s01_axi_aresetn_7;
  output \FSM_onehot_state_reg[5]_11 ;
  output \FSM_onehot_state_reg[5]_12 ;
  output s01_axi_aresetn_8;
  output \FSM_onehot_state_reg[5]_13 ;
  output \FSM_onehot_state_reg[5]_14 ;
  output s01_axi_aresetn_9;
  output \FSM_onehot_state_reg[5]_15 ;
  output \FSM_onehot_state_reg[5]_16 ;
  output s01_axi_aresetn_10;
  output \FSM_onehot_state_reg[5]_17 ;
  output \FSM_onehot_state_reg[5]_18 ;
  output s01_axi_aresetn_11;
  output \FSM_onehot_state_reg[5]_19 ;
  output \FSM_onehot_state_reg[5]_20 ;
  output s01_axi_aresetn_12;
  output \FSM_onehot_state_reg[5]_21 ;
  output \FSM_onehot_state_reg[5]_22 ;
  output \FSM_onehot_state_reg[5]_23 ;
  output \FSM_onehot_state_reg[5]_24 ;
  output \FSM_onehot_state_reg[5]_25 ;
  output s01_axi_aresetn_13;
  output \FSM_onehot_state_reg[5]_26 ;
  output \FSM_onehot_state_reg[5]_27 ;
  output s01_axi_aresetn_14;
  output \FSM_onehot_state_reg[5]_28 ;
  output \FSM_onehot_state_reg[5]_29 ;
  output \FSM_onehot_state_reg[5]_30 ;
  output \FSM_onehot_state_reg[5]_31 ;
  output \FSM_onehot_state_reg[5]_32 ;
  output \FSM_onehot_state_reg[5]_33 ;
  output \FSM_onehot_state_reg[5]_34 ;
  output \FSM_onehot_state_reg[5]_35 ;
  output s01_axi_aresetn_15;
  output s01_axi_aresetn_16;
  output s01_axi_aresetn_17;
  output \FSM_onehot_state_reg[5]_36 ;
  output \FSM_onehot_state_reg[5]_37 ;
  output \FSM_onehot_state_reg[5]_38 ;
  output \FSM_onehot_state_reg[5]_39 ;
  output \FSM_onehot_state_reg[5]_40 ;
  output \FSM_onehot_state_reg[5]_41 ;
  output \FSM_onehot_state_reg[5]_42 ;
  output \FSM_onehot_state_reg[5]_43 ;
  output \FSM_onehot_state_reg[5]_44 ;
  output s01_axi_aresetn_18;
  output \FSM_onehot_state_reg[5]_45 ;
  output \FSM_onehot_state_reg[5]_46 ;
  output s01_axi_aresetn_19;
  output s01_axi_aresetn_20;
  output s01_axi_aresetn_21;
  output s01_axi_aresetn_22;
  output s01_axi_aresetn_23;
  output s01_axi_aresetn_24;
  output s01_axi_aresetn_25;
  output \FSM_onehot_state_reg[5]_47 ;
  output \FSM_onehot_state_reg[5]_48 ;
  output s01_axi_aresetn_26;
  output \FSM_onehot_state_reg[5]_49 ;
  output \FSM_onehot_state_reg[5]_50 ;
  output \FSM_onehot_state_reg[5]_51 ;
  output \FSM_onehot_state_reg[5]_52 ;
  output s01_axi_aresetn_27;
  output \FSM_onehot_state_reg[5]_53 ;
  output \FSM_onehot_state_reg[5]_54 ;
  output \FSM_onehot_state_reg[5]_55 ;
  output \FSM_onehot_state_reg[5]_56 ;
  output \FSM_onehot_state_reg[5]_57 ;
  output s01_axi_aresetn_28;
  output \FSM_onehot_state_reg[5]_58 ;
  output \FSM_onehot_state_reg[5]_59 ;
  output s01_axi_aresetn_29;
  output s01_axi_aresetn_30;
  output s01_axi_aresetn_31;
  output s01_axi_aresetn_32;
  output s01_axi_aresetn_33;
  output s01_axi_aresetn_34;
  output s01_axi_aresetn_35;
  output s01_axi_aresetn_36;
  output s01_axi_aresetn_37;
  output s01_axi_aresetn_38;
  output s01_axi_aresetn_39;
  output s01_axi_aresetn_40;
  output \FSM_onehot_state_reg[5]_60 ;
  output \FSM_onehot_state_reg[5]_61 ;
  output \FSM_onehot_state_reg[5]_62 ;
  output \FSM_onehot_state_reg[5]_63 ;
  output \FSM_onehot_state_reg[5]_64 ;
  output \FSM_onehot_state_reg[5]_65 ;
  output \FSM_onehot_state_reg[5]_66 ;
  output \FSM_onehot_state_reg[5]_67 ;
  output \FSM_onehot_state_reg[5]_68 ;
  output s01_axi_aresetn_41;
  output s01_axi_aresetn_42;
  output s01_axi_aresetn_43;
  output \FSM_onehot_state_reg[5]_69 ;
  output \FSM_onehot_state_reg[5]_70 ;
  output \FSM_onehot_state_reg[5]_71 ;
  output s01_axi_aresetn_44;
  output \FSM_onehot_state_reg[5]_72 ;
  output \FSM_onehot_state_reg[5]_73 ;
  output s01_axi_aresetn_45;
  output s01_axi_aresetn_46;
  output s01_axi_aresetn_47;
  output s01_axi_aresetn_48;
  output \FSM_onehot_state_reg[5]_74 ;
  output \FSM_onehot_state_reg[5]_75 ;
  output \FSM_onehot_state_reg[5]_76 ;
  output \FSM_onehot_state_reg[5]_77 ;
  output \FSM_onehot_state_reg[5]_78 ;
  output s01_axi_aresetn_49;
  output s01_axi_aresetn_50;
  output s01_axi_aresetn_51;
  output \FSM_onehot_state_reg[5]_79 ;
  output \FSM_onehot_state_reg[5]_80 ;
  output \FSM_onehot_state_reg[5]_81 ;
  output s01_axi_aresetn_52;
  output s01_axi_aresetn_53;
  output s01_axi_aresetn_54;
  output s01_axi_aresetn_55;
  output s01_axi_aresetn_56;
  output s01_axi_aresetn_57;
  output s01_axi_aresetn_58;
  output s01_axi_aresetn_59;
  output s01_axi_aresetn_60;
  output s01_axi_aresetn_61;
  output s01_axi_aresetn_62;
  output s01_axi_aresetn_63;
  output \FSM_onehot_state_reg[5]_82 ;
  output \FSM_onehot_state_reg[5]_83 ;
  output \FSM_onehot_state_reg[5]_84 ;
  output s01_axi_aresetn_64;
  output s01_axi_aresetn_65;
  output s01_axi_aresetn_66;
  output s01_axi_aresetn_67;
  output \FSM_onehot_state_reg[5]_85 ;
  output \FSM_onehot_state_reg[5]_86 ;
  output s01_axi_aresetn_68;
  output s01_axi_aresetn_69;
  output s01_axi_aresetn_70;
  output \FSM_onehot_state_reg[5]_87 ;
  output \FSM_onehot_state_reg[5]_88 ;
  output \FSM_onehot_state_reg[5]_89 ;
  output \FSM_onehot_state_reg[5]_90 ;
  output s01_axi_aresetn_71;
  output \FSM_onehot_state_reg[5]_91 ;
  output \FSM_onehot_state_reg[5]_92 ;
  output s01_axi_aresetn_72;
  output s01_axi_aresetn_73;
  output s01_axi_aresetn_74;
  output s01_axi_aresetn_75;
  output \FSM_onehot_state_reg[5]_93 ;
  output \FSM_onehot_state_reg[5]_94 ;
  output s01_axi_aresetn_76;
  output s01_axi_aresetn_77;
  output s01_axi_aresetn_78;
  output \FSM_onehot_state_reg[5]_95 ;
  output \FSM_onehot_state_reg[5]_96 ;
  output \FSM_onehot_state_reg[5]_97 ;
  output s01_axi_aresetn_79;
  output s01_axi_aresetn_80;
  output s01_axi_aresetn_81;
  output s01_axi_aresetn_82;
  output \FSM_onehot_state_reg[5]_98 ;
  output \FSM_onehot_state_reg[5]_99 ;
  output s01_axi_aresetn_83;
  output s01_axi_aresetn_84;
  output s01_axi_aresetn_85;
  output s01_axi_aresetn_86;
  output \FSM_onehot_state_reg[5]_100 ;
  output \FSM_onehot_state_reg[5]_101 ;
  output s01_axi_aresetn_87;
  output \FSM_onehot_state_reg[5]_102 ;
  output \FSM_onehot_state_reg[5]_103 ;
  output s01_axi_aresetn_88;
  output \FSM_onehot_state_reg[5]_104 ;
  output \FSM_onehot_state_reg[5]_105 ;
  output s01_axi_aresetn_89;
  output \FSM_onehot_state_reg[5]_106 ;
  output \FSM_onehot_state_reg[5]_107 ;
  output s01_axi_aresetn_90;
  output s01_axi_aresetn_91;
  output s01_axi_aresetn_92;
  output s01_axi_aresetn_93;
  output \FSM_onehot_state_reg[5]_108 ;
  output \FSM_onehot_state_reg[5]_109 ;
  output \FSM_onehot_state_reg[5]_110 ;
  output \FSM_onehot_state_reg[5]_111 ;
  output \FSM_onehot_state_reg[5]_112 ;
  output \FSM_onehot_state_reg[5]_113 ;
  output \FSM_onehot_state_reg[5]_114 ;
  output \FSM_onehot_state_reg[5]_115 ;
  output s01_axi_aresetn_94;
  output s01_axi_aresetn_95;
  output s01_axi_aresetn_96;
  output s01_axi_aresetn_97;
  output s01_axi_aresetn_98;
  output s01_axi_aresetn_99;
  output \FSM_onehot_state_reg[5]_116 ;
  output \FSM_onehot_state_reg[5]_117 ;
  output \FSM_onehot_state_reg[5]_118 ;
  output s01_axi_aresetn_100;
  output s01_axi_aresetn_101;
  output s01_axi_aresetn_102;
  output s01_axi_aresetn_103;
  output \FSM_onehot_state_reg[5]_119 ;
  output \FSM_onehot_state_reg[5]_120 ;
  output \FSM_onehot_state_reg[5]_121 ;
  output \FSM_onehot_state_reg[5]_122 ;
  output \FSM_onehot_state_reg[5]_123 ;
  output \FSM_onehot_state_reg[5]_124 ;
  output \FSM_onehot_state_reg[5]_125 ;
  output \FSM_onehot_state_reg[5]_126 ;
  output s01_axi_aresetn_104;
  output s01_axi_aresetn_105;
  output s01_axi_aresetn_106;
  output s01_axi_aresetn_107;
  output s01_axi_aresetn_108;
  output s01_axi_aresetn_109;
  output \FSM_onehot_state_reg[5]_127 ;
  output \FSM_onehot_state_reg[5]_128 ;
  output \FSM_onehot_state_reg[5]_129 ;
  output s01_axi_aresetn_110;
  output \FSM_onehot_state_reg[5]_130 ;
  output \FSM_onehot_state_reg[5]_131 ;
  output \FSM_onehot_state_reg[5]_132 ;
  output \FSM_onehot_state_reg[5]_133 ;
  output \FSM_onehot_state_reg[5]_134 ;
  output s01_axi_aresetn_111;
  output s01_axi_aresetn_112;
  output s01_axi_aresetn_113;
  output s01_axi_aresetn_114;
  output \FSM_onehot_state_reg[5]_135 ;
  output \FSM_onehot_state_reg[5]_136 ;
  output \FSM_onehot_state_reg[5]_137 ;
  output \FSM_onehot_state_reg[5]_138 ;
  output \FSM_onehot_state_reg[5]_139 ;
  output \FSM_onehot_state_reg[5]_140 ;
  output \FSM_onehot_state_reg[5]_141 ;
  output \FSM_onehot_state_reg[5]_142 ;
  output s01_axi_aresetn_115;
  output s01_axi_aresetn_116;
  output s01_axi_aresetn_117;
  output s01_axi_aresetn_118;
  output s01_axi_aresetn_119;
  output s01_axi_aresetn_120;
  output s01_axi_aresetn_121;
  output \FSM_onehot_state_reg[5]_143 ;
  output \FSM_onehot_state_reg[5]_144 ;
  output s01_axi_aresetn_122;
  output s01_axi_aresetn_123;
  output s01_axi_aresetn_124;
  output \FSM_onehot_state_reg[5]_145 ;
  output \FSM_onehot_state_reg[5]_146 ;
  output \FSM_onehot_state_reg[5]_147 ;
  output \implication_assignment_reg[0]_rep__1_0 ;
  output \implication_assignment_reg[0]_rep__1_1 ;
  output \implication_assignment_reg[0]_rep__1_2 ;
  output \implication_assignment_reg[0]_rep__1_3 ;
  output \implication_assignment_reg[0]_rep__1_4 ;
  output \implication_assignment_reg[0]_rep__1_5 ;
  output \implication_assignment_reg[0]_rep__1_6 ;
  output \implication_assignment_reg[0]_rep__1_7 ;
  output \implication_assignment_reg[0]_rep__1_8 ;
  output \implication_assignment_reg[0]_rep__1_9 ;
  output \implication_assignment_reg[0]_rep__1_10 ;
  output \implication_assignment_reg[0]_rep__1_11 ;
  output \implication_assignment_reg[0]_rep__1_12 ;
  output \implication_assignment_reg[0]_rep__1_13 ;
  output \implication_assignment_reg[0]_rep__1_14 ;
  output \implication_assignment_reg[0]_rep__1_15 ;
  output \implication_assignment_reg[0]_rep__1_16 ;
  output \implication_assignment_reg[0]_rep__1_17 ;
  output \implication_assignment_reg[0]_rep__1_18 ;
  output \implication_assignment_reg[0]_rep__1_19 ;
  output \implication_assignment_reg[0]_rep__1_20 ;
  output \implication_assignment_reg[0]_rep__0_0 ;
  output \implication_assignment_reg[0]_rep__0_1 ;
  output \implication_assignment_reg[0]_rep__0_2 ;
  output \implication_assignment_reg[0]_rep__0_3 ;
  output \implication_assignment_reg[0]_rep__0_4 ;
  output \implication_assignment_reg[0]_rep__0_5 ;
  output \implication_assignment_reg[0]_rep__0_6 ;
  output \implication_assignment_reg[0]_rep__0_7 ;
  output \implication_assignment_reg[0]_rep__0_8 ;
  output \implication_assignment_reg[0]_rep__0_9 ;
  output \implication_assignment_reg[0]_rep__0_10 ;
  output \implication_assignment_reg[0]_rep__0_11 ;
  output \implication_assignment_reg[0]_rep__0_12 ;
  output \implication_assignment_reg[0]_rep__0_13 ;
  output \implication_assignment_reg[0]_rep__0_14 ;
  output \implication_assignment_reg[0]_rep__0_15 ;
  output \implication_assignment_reg[0]_rep__0_16 ;
  output \implication_assignment_reg[0]_rep__0_17 ;
  output \implication_assignment_reg[0]_rep__0_18 ;
  output \implication_assignment_reg[0]_rep__0_19 ;
  output \implication_assignment_reg[0]_rep__0_20 ;
  output \implication_assignment_reg[0]_rep__0_21 ;
  output \implication_assignment_reg[0]_rep__0_22 ;
  output \implication_assignment_reg[0]_rep__0_23 ;
  output \implication_assignment_reg[0]_rep__0_24 ;
  output \implication_assignment_reg[0]_rep__0_25 ;
  output \implication_assignment_reg[0]_rep__0_26 ;
  output \implication_assignment_reg[0]_rep__0_27 ;
  output \implication_assignment_reg[0]_rep__0_28 ;
  output \implication_assignment_reg[0]_rep__0_29 ;
  output \implication_assignment_reg[0]_rep__0_30 ;
  output \implication_assignment_reg[0]_rep__0_31 ;
  output \implication_assignment_reg[0]_rep__0_32 ;
  output \implication_assignment_reg[0]_rep__0_33 ;
  output \implication_assignment_reg[0]_rep__0_34 ;
  output \implication_assignment_reg[0]_rep__0_35 ;
  output \implication_assignment_reg[0]_rep__0_36 ;
  output \implication_assignment_reg[0]_rep__0_37 ;
  output \implication_assignment_reg[0]_rep__0_38 ;
  output \implication_assignment_reg[0]_rep__0_39 ;
  output \implication_assignment_reg[0]_rep__0_40 ;
  output \implication_assignment_reg[0]_rep__0_41 ;
  output \implication_assignment_reg[0]_rep__0_42 ;
  output \implication_assignment_reg[0]_rep__0_43 ;
  output \implication_assignment_reg[0]_rep__0_44 ;
  output \implication_assignment_reg[0]_rep__0_45 ;
  output \implication_assignment_reg[0]_rep__0_46 ;
  output \implication_assignment_reg[0]_rep__0_47 ;
  output \implication_assignment_reg[0]_rep__0_48 ;
  output \implication_assignment_reg[0]_rep__0_49 ;
  output \implication_assignment_reg[0]_rep__0_50 ;
  output \implication_assignment_reg[0]_rep__0_51 ;
  output \implication_assignment_reg[0]_rep__0_52 ;
  output \implication_assignment_reg[0]_rep__0_53 ;
  output \implication_assignment_reg[0]_rep__0_54 ;
  output \implication_assignment_reg[0]_rep__0_55 ;
  output \implication_assignment_reg[0]_rep__0_56 ;
  output \implication_assignment_reg[0]_rep__0_57 ;
  output \implication_assignment_reg[0]_rep__0_58 ;
  output \implication_assignment_reg[0]_rep__0_59 ;
  output \implication_assignment_reg[0]_rep__0_60 ;
  output \implication_assignment_reg[0]_rep__0_61 ;
  output \implication_assignment_reg[0]_rep__0_62 ;
  output \implication_assignment_reg[0]_rep__0_63 ;
  output \implication_assignment_reg[0]_rep__0_64 ;
  output \implication_assignment_reg[0]_rep__0_65 ;
  output \implication_assignment_reg[0]_rep__0_66 ;
  output \implication_assignment_reg[0]_rep__0_67 ;
  output \implication_assignment_reg[0]_rep__0_68 ;
  output \implication_assignment_reg[0]_rep__0_69 ;
  output \implication_assignment_reg[0]_rep__0_70 ;
  output \implication_assignment_reg[0]_rep__0_71 ;
  output \implication_assignment_reg[0]_rep_0 ;
  output \implication_assignment_reg[0]_rep_1 ;
  output \implication_assignment_reg[0]_rep_2 ;
  output \implication_assignment_reg[0]_rep_3 ;
  output \implication_assignment_reg[0]_rep_4 ;
  output \implication_assignment_reg[0]_rep_5 ;
  output \implication_assignment_reg[0]_rep_6 ;
  output \implication_assignment_reg[0]_rep_7 ;
  output \implication_assignment_reg[0]_rep_8 ;
  output \implication_assignment_reg[0]_rep_9 ;
  output \implication_assignment_reg[0]_rep_10 ;
  output \implication_assignment_reg[0]_rep_11 ;
  output \implication_assignment_reg[0]_rep_12 ;
  output \implication_assignment_reg[0]_rep_13 ;
  output \implication_assignment_reg[0]_rep_14 ;
  output \implication_assignment_reg[0]_rep_15 ;
  output \implication_assignment_reg[0]_rep_16 ;
  output \implication_assignment_reg[0]_rep_17 ;
  output \implication_assignment_reg[0]_rep_18 ;
  output \implication_assignment_reg[0]_rep_19 ;
  output \implication_assignment_reg[0]_rep_20 ;
  output \implication_assignment_reg[0]_rep_21 ;
  output \implication_assignment_reg[0]_rep_22 ;
  output \implication_assignment_reg[0]_rep_23 ;
  output \implication_assignment_reg[0]_rep_24 ;
  output \implication_assignment_reg[0]_rep_25 ;
  output \implication_assignment_reg[0]_rep_26 ;
  output \implication_assignment_reg[0]_rep_27 ;
  output \implication_assignment_reg[0]_rep_28 ;
  output \implication_assignment_reg[0]_rep_29 ;
  output \implication_assignment_reg[0]_rep_30 ;
  output \implication_assignment_reg[0]_rep_31 ;
  output \implication_assignment_reg[0]_rep_32 ;
  output \implication_assignment_reg[0]_rep_33 ;
  output \implication_assignment_reg[0]_rep_34 ;
  output \implication_assignment_reg[0]_rep_35 ;
  output \implication_assignment_reg[0]_rep_36 ;
  output \implication_assignment_reg[0]_rep_37 ;
  output \implication_assignment_reg[0]_rep_38 ;
  output \implication_assignment_reg[0]_rep_39 ;
  output \implication_assignment_reg[0]_rep_40 ;
  output \implication_assignment_reg[0]_rep_41 ;
  output \implication_assignment_reg[0]_rep_42 ;
  output \implication_assignment_reg[0]_rep_43 ;
  output \implication_assignment_reg[0]_rep_44 ;
  output \implication_assignment_reg[0]_rep_45 ;
  output \implication_assignment_reg[0]_rep_46 ;
  output \implication_assignment_reg[0]_rep_47 ;
  output \implication_assignment_reg[0]_rep_48 ;
  output \implication_assignment_reg[0]_rep_49 ;
  output \implication_assignment_reg[0]_rep_50 ;
  output \implication_assignment_reg[0]_rep_51 ;
  output \implication_assignment_reg[0]_rep_52 ;
  output \implication_assignment_reg[0]_rep_53 ;
  output \implication_assignment_reg[0]_rep_54 ;
  output \implication_assignment_reg[0]_rep_55 ;
  output \implication_assignment_reg[0]_rep_56 ;
  output \implication_assignment_reg[0]_rep_57 ;
  output \implication_assignment_reg[0]_rep_58 ;
  output \implication_assignment_reg[0]_rep_59 ;
  output \implication_assignment_reg[0]_rep_60 ;
  output \implication_assignment_reg[0]_rep_61 ;
  output \implication_assignment_reg[0]_rep_62 ;
  output \implication_assignment_reg[0]_rep_63 ;
  output \implication_assignment_reg[0]_rep_64 ;
  output \implication_assignment_reg[0]_rep_65 ;
  output \implication_assignment_reg[0]_rep_66 ;
  output \implication_assignment_reg[0]_rep_67 ;
  output \implication_assignment_reg[0]_rep_68 ;
  output \implication_assignment_reg[0]_rep_69 ;
  output \implication_assignment_reg[0]_rep_70 ;
  output \implication_assignment_reg[0]_rep_71 ;
  output \implication_assignment_reg[0]_0 ;
  output \implication_assignment_reg[0]_1 ;
  output \implication_assignment_reg[0]_2 ;
  output \implication_assignment_reg[0]_3 ;
  output \implication_assignment_reg[0]_4 ;
  output \implication_assignment_reg[0]_5 ;
  output \implication_assignment_reg[0]_6 ;
  output \implication_assignment_reg[0]_7 ;
  output \implication_assignment_reg[0]_8 ;
  output \implication_assignment_reg[0]_9 ;
  output \implication_assignment_reg[0]_10 ;
  output \implication_assignment_reg[0]_11 ;
  output \implication_assignment_reg[0]_12 ;
  output \implication_assignment_reg[0]_13 ;
  output \implication_assignment_reg[0]_14 ;
  output \implication_assignment_reg[0]_15 ;
  output \implication_assignment_reg[0]_16 ;
  output \implication_assignment_reg[0]_17 ;
  output \implication_assignment_reg[0]_18 ;
  output \implication_assignment_reg[0]_19 ;
  output \implication_assignment_reg[0]_20 ;
  output \implication_assignment_reg[0]_21 ;
  output \implication_assignment_reg[0]_22 ;
  output \implication_assignment_reg[0]_23 ;
  output \implication_assignment_reg[0]_24 ;
  output \implication_assignment_reg[0]_25 ;
  output \implication_assignment_reg[0]_26 ;
  output \implication_assignment_reg[0]_27 ;
  output \implication_assignment_reg[0]_28 ;
  output \implication_assignment_reg[0]_29 ;
  output \implication_assignment_reg[0]_30 ;
  output \implication_assignment_reg[0]_31 ;
  output \implication_assignment_reg[0]_32 ;
  output \implication_assignment_reg[0]_33 ;
  output \implication_assignment_reg[0]_34 ;
  output \implication_assignment_reg[0]_35 ;
  output \implication_assignment_reg[0]_36 ;
  output \implication_assignment_reg[0]_37 ;
  output \implication_assignment_reg[0]_38 ;
  output \implication_assignment_reg[0]_39 ;
  output \implication_assignment_reg[0]_40 ;
  output \implication_assignment_reg[0]_41 ;
  output \implication_assignment_reg[0]_42 ;
  output \implication_assignment_reg[0]_43 ;
  output \implication_assignment_reg[0]_44 ;
  output \implication_assignment_reg[0]_45 ;
  output \implication_assignment_reg[0]_46 ;
  output \implication_assignment_reg[0]_47 ;
  output \implication_assignment_reg[0]_48 ;
  output \implication_assignment_reg[0]_49 ;
  output \implication_assignment_reg[0]_50 ;
  output \implication_assignment_reg[0]_51 ;
  output \implication_assignment_reg[0]_52 ;
  output \implication_assignment_reg[0]_53 ;
  output \implication_assignment_reg[0]_54 ;
  output \implication_assignment_reg[0]_55 ;
  output \implication_assignment_reg[0]_56 ;
  output \implication_assignment_reg[0]_57 ;
  output \implication_assignment_reg[0]_58 ;
  output \implication_assignment_reg[0]_59 ;
  output \implication_assignment_reg[0]_60 ;
  output \implication_assignment_reg[0]_61 ;
  output \implication_assignment_reg[0]_62 ;
  output \implication_assignment_reg[0]_63 ;
  output \implication_assignment_reg[0]_64 ;
  output \implication_assignment_reg[0]_65 ;
  output \implication_assignment_reg[0]_66 ;
  output \implication_assignment_reg[0]_67 ;
  output \implication_assignment_reg[0]_68 ;
  output \implication_assignment_reg[0]_69 ;
  output \implication_assignment_reg[0]_70 ;
  output \implication_assignment_reg[0]_71 ;
  output \implication_assignment_reg[0]_72 ;
  output \implication_assignment_reg[0]_73 ;
  output \implication_assignment_reg[0]_74 ;
  output \implication_assignment_reg[0]_75 ;
  output \implication_assignment_reg[0]_76 ;
  output \implication_assignment_reg[0]_77 ;
  output \implication_assignment_reg[0]_78 ;
  output \implication_assignment_reg[0]_79 ;
  output \implication_assignment_reg[0]_80 ;
  output \implication_assignment_reg[0]_81 ;
  output \implication_assignment_reg[0]_82 ;
  output \implication_assignment_reg[0]_83 ;
  output \implication_assignment_reg[0]_84 ;
  output \implication_assignment_reg[0]_85 ;
  output \implication_assignment_reg[0]_86 ;
  output \implication_assignment_reg[0]_87 ;
  output \implication_assignment_reg[0]_88 ;
  output \implication_assignment_reg[0]_89 ;
  output \implication_assignment_reg[0]_90 ;
  output \implication_assignment_reg[0]_91 ;
  output \implication_assignment_reg[0]_92 ;
  output \implication_assignment_reg[0]_93 ;
  output \implication_assignment_reg[0]_94 ;
  output \implication_assignment_reg[0]_95 ;
  output \implication_assignment_reg[0]_96 ;
  output \implication_assignment_reg[0]_97 ;
  output \implication_assignment_reg[0]_98 ;
  output \implication_assignment_reg[0]_99 ;
  output \implication_assignment_reg[0]_100 ;
  output \implication_assignment_reg[0]_101 ;
  output \implication_assignment_reg[0]_102 ;
  output \implication_assignment_reg[0]_103 ;
  output \implication_assignment_reg[0]_104 ;
  output \implication_assignment_reg[0]_105 ;
  output \implication_assignment_reg[0]_106 ;
  output \implication_assignment_reg[0]_107 ;
  output \clause_count_reg[0]_rep__1_0 ;
  output \clause_count_reg[0]_rep_0 ;
  output \implication_variable_id_reg[0]_0 ;
  output \implication_variable_id_reg[3]_0 ;
  output \implication_variable_id_reg[1]_0 ;
  output \implication_variable_id_reg[2]_0 ;
  output \implication_variable_id_reg[4]_0 ;
  output s01_axi_aresetn_125;
  output \FSM_onehot_state_reg[0] ;
  output s01_axi_aresetn_126;
  output s01_axi_aresetn_127;
  input s01_axi_aclk;
  input s01_axi_aresetn;
  input [5:0]Q;
  input [90:0]implication_assignments;
  input clear_cpu_req0;
  input \FSM_onehot_state_reg[6] ;
  input \FSM_onehot_state_reg[6]_0 ;
  input \variable_3_assignment_reg[0] ;
  input \variable_2_assignment_reg[0] ;
  input \variable_2_assignment_reg[0]_0 ;
  input \variable_3_assignment_reg[0]_0 ;
  input \variable_2_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[0]_2 ;
  input \variable_2_assignment_reg[0]_3 ;
  input \variable_3_assignment_reg[0]_1 ;
  input \variable_2_assignment_reg[0]_4 ;
  input \variable_3_assignment_reg[0]_2 ;
  input \variable_2_assignment_reg[0]_5 ;
  input \variable_2_assignment_reg[0]_6 ;
  input \variable_2_assignment_reg[0]_7 ;
  input \variable_1_assignment_reg[0] ;
  input \variable_3_assignment_reg[0]_3 ;
  input \variable_2_assignment_reg[0]_8 ;
  input \variable_2_assignment_reg[0]_9 ;
  input \variable_2_assignment_reg[0]_10 ;
  input clause_in_use0;
  input \variable_3_assignment_reg[0]_4 ;
  input \variable_2_assignment_reg[0]_11 ;
  input \variable_2_assignment_reg[0]_12 ;
  input \variable_3_assignment_reg[0]_5 ;
  input \variable_2_assignment_reg[0]_13 ;
  input \variable_3_assignment_reg[0]_6 ;
  input \variable_2_assignment_reg[0]_14 ;
  input \variable_2_assignment_reg[0]_15 ;
  input \variable_2_assignment_reg[0]_16 ;
  input \variable_2_assignment_reg[0]_17 ;
  input \variable_2_assignment_reg[0]_18 ;
  input \variable_2_assignment_reg[0]_19 ;
  input \variable_2_assignment_reg[0]_20 ;
  input \variable_2_assignment_reg[0]_21 ;
  input \variable_2_assignment_reg[0]_22 ;
  input \variable_3_assignment_reg[0]_7 ;
  input \variable_2_assignment_reg[0]_23 ;
  input \variable_3_assignment_reg[0]_8 ;
  input \variable_2_assignment_reg[0]_24 ;
  input \variable_2_assignment_reg[0]_25 ;
  input \variable_2_assignment_reg[0]_26 ;
  input \variable_2_assignment_reg[0]_27 ;
  input \variable_2_assignment_reg[0]_28 ;
  input \variable_2_assignment_reg[0]_29 ;
  input \variable_2_assignment_reg[0]_30 ;
  input \variable_2_assignment_reg[0]_31 ;
  input \variable_2_assignment_reg[0]_32 ;
  input \variable_2_assignment_reg[0]_33 ;
  input \variable_2_assignment_reg[0]_34 ;
  input \variable_2_assignment_reg[0]_35 ;
  input \variable_2_assignment_reg[0]_36 ;
  input \variable_2_assignment_reg[0]_37 ;
  input \variable_2_assignment_reg[0]_38 ;
  input \variable_3_assignment_reg[0]_9 ;
  input \variable_2_assignment_reg[0]_39 ;
  input \variable_3_assignment_reg[0]_10 ;
  input \variable_2_assignment_reg[0]_40 ;
  input \variable_2_assignment_reg[0]_41 ;
  input \variable_2_assignment_reg[0]_42 ;
  input \variable_2_assignment_reg[0]_43 ;
  input \variable_2_assignment_reg[0]_44 ;
  input \variable_2_assignment_reg[0]_45 ;
  input \variable_2_assignment_reg[0]_46 ;
  input \variable_2_assignment_reg[0]_47 ;
  input \variable_2_assignment_reg[0]_48 ;
  input \variable_3_assignment_reg[0]_11 ;
  input \variable_2_assignment_reg[0]_49 ;
  input \variable_2_assignment_reg[0]_50 ;
  input \variable_2_assignment_reg[0]_51 ;
  input \variable_2_assignment_reg[0]_52 ;
  input \variable_2_assignment_reg[0]_53 ;
  input \variable_3_assignment_reg[0]_12 ;
  input \variable_2_assignment_reg[0]_54 ;
  input \variable_2_assignment_reg[0]_55 ;
  input \variable_2_assignment_reg[0]_56 ;
  input \variable_2_assignment_reg[0]_57 ;
  input \variable_3_assignment_reg[0]_13 ;
  input \variable_2_assignment_reg[0]_58 ;
  input \variable_2_assignment_reg[0]_59 ;
  input \variable_2_assignment_reg[0]_60 ;
  input \variable_2_assignment_reg[0]_61 ;
  input \variable_2_assignment_reg[0]_62 ;
  input \variable_2_assignment_reg[0]_63 ;
  input \variable_2_assignment_reg[0]_64 ;
  input \variable_3_assignment_reg[0]_14 ;
  input \variable_2_assignment_reg[0]_65 ;
  input \variable_2_assignment_reg[0]_66 ;
  input \variable_2_assignment_reg[0]_67 ;
  input \variable_2_assignment_reg[0]_68 ;
  input \variable_2_assignment_reg[0]_69 ;
  input \variable_2_assignment_reg[0]_70 ;
  input \variable_2_assignment_reg[0]_71 ;
  input \variable_3_assignment_reg[0]_15 ;
  input \variable_2_assignment_reg[0]_72 ;
  input \variable_2_assignment_reg[0]_73 ;
  input \variable_2_assignment_reg[0]_74 ;
  input \variable_2_assignment_reg[0]_75 ;
  input \variable_2_assignment_reg[0]_76 ;
  input \variable_2_assignment_reg[0]_77 ;
  input \variable_3_assignment_reg[0]_16 ;
  input \variable_2_assignment_reg[0]_78 ;
  input \variable_2_assignment_reg[0]_79 ;
  input \variable_2_assignment_reg[0]_80 ;
  input \variable_3_assignment_reg[0]_17 ;
  input \variable_2_assignment_reg[0]_81 ;
  input \variable_2_assignment_reg[0]_82 ;
  input \variable_2_assignment_reg[0]_83 ;
  input \variable_2_assignment_reg[0]_84 ;
  input \variable_2_assignment_reg[0]_85 ;
  input \variable_2_assignment_reg[0]_86 ;
  input \variable_3_assignment_reg[0]_18 ;
  input \variable_2_assignment_reg[0]_87 ;
  input \variable_2_assignment_reg[0]_88 ;
  input [5:0]\variable_3_assignment[1]_i_3__0 ;
  input \variable_3_assignment_reg[0]_19 ;
  input \variable_2_assignment_reg[0]_89 ;
  input \variable_1_assignment_reg[0]_0 ;
  input broadcast_implication;
  input \variable_3_assignment_reg[0]_20 ;
  input \variable_2_assignment_reg[0]_90 ;
  input \variable_1_assignment_reg[0]_1 ;
  input \variable_3_assignment_reg[0]_21 ;
  input \variable_2_assignment_reg[0]_91 ;
  input \variable_1_assignment_reg[0]_2 ;
  input \variable_3_assignment_reg[0]_22 ;
  input \variable_2_assignment_reg[0]_92 ;
  input \variable_1_assignment_reg[0]_3 ;
  input \variable_3_assignment_reg[0]_23 ;
  input \variable_3_assignment_reg[0]_24 ;
  input \variable_2_assignment_reg[0]_93 ;
  input \variable_1_assignment_reg[0]_4 ;
  input \variable_3_assignment_reg[0]_25 ;
  input \variable_2_assignment_reg[0]_94 ;
  input \variable_1_assignment_reg[0]_5 ;
  input \variable_3_assignment_reg[0]_26 ;
  input \variable_2_assignment_reg[0]_95 ;
  input \variable_1_assignment_reg[0]_6 ;
  input \variable_3_assignment_reg[0]_27 ;
  input \variable_2_assignment_reg[0]_96 ;
  input \variable_1_assignment_reg[0]_7 ;
  input \variable_3_assignment_reg[0]_28 ;
  input \variable_2_assignment_reg[0]_97 ;
  input \variable_1_assignment_reg[0]_8 ;
  input \variable_3_assignment_reg[0]_29 ;
  input \variable_2_assignment_reg[0]_98 ;
  input \variable_1_assignment_reg[0]_9 ;
  input \variable_3_assignment_reg[0]_30 ;
  input \variable_2_assignment_reg[0]_99 ;
  input \variable_1_assignment_reg[0]_10 ;
  input \variable_3_assignment_reg[0]_31 ;
  input \variable_2_assignment_reg[0]_100 ;
  input \variable_1_assignment_reg[0]_11 ;
  input \variable_3_assignment_reg[0]_32 ;
  input \variable_2_assignment_reg[0]_101 ;
  input \variable_1_assignment_reg[0]_12 ;
  input \variable_3_assignment_reg[0]_33 ;
  input \variable_2_assignment_reg[0]_102 ;
  input \variable_1_assignment_reg[0]_13 ;
  input \variable_3_assignment_reg[0]_34 ;
  input \variable_2_assignment_reg[0]_103 ;
  input \variable_1_assignment_reg[0]_14 ;
  input \variable_3_assignment_reg[0]_35 ;
  input \variable_2_assignment_reg[0]_104 ;
  input \variable_1_assignment_reg[0]_15 ;
  input \variable_3_assignment_reg[0]_36 ;
  input \variable_2_assignment_reg[0]_105 ;
  input \variable_1_assignment_reg[0]_16 ;
  input \variable_3_assignment_reg[0]_37 ;
  input \variable_2_assignment_reg[0]_106 ;
  input \variable_1_assignment_reg[0]_17 ;
  input \variable_3_assignment_reg[0]_38 ;
  input \variable_2_assignment_reg[0]_107 ;
  input \variable_1_assignment_reg[0]_18 ;
  input \variable_3_assignment_reg[0]_39 ;
  input \variable_2_assignment_reg[0]_108 ;
  input \variable_1_assignment_reg[0]_19 ;
  input \variable_3_assignment_reg[0]_40 ;
  input \variable_2_assignment_reg[0]_109 ;
  input \variable_1_assignment_reg[0]_20 ;
  input \variable_3_assignment_reg[0]_41 ;
  input \variable_2_assignment_reg[0]_110 ;
  input \variable_1_assignment_reg[0]_21 ;
  input \variable_3_assignment_reg[0]_42 ;
  input \variable_2_assignment_reg[0]_111 ;
  input \variable_1_assignment_reg[0]_22 ;
  input \variable_3_assignment_reg[0]_43 ;
  input \variable_2_assignment_reg[0]_112 ;
  input \variable_1_assignment_reg[0]_23 ;
  input \variable_3_assignment_reg[0]_44 ;
  input \variable_2_assignment_reg[0]_113 ;
  input \variable_1_assignment_reg[0]_24 ;
  input \variable_3_assignment_reg[0]_45 ;
  input \variable_2_assignment_reg[0]_114 ;
  input \variable_1_assignment_reg[0]_25 ;
  input \variable_3_assignment_reg[0]_46 ;
  input \variable_2_assignment_reg[0]_115 ;
  input \variable_1_assignment_reg[0]_26 ;
  input \variable_3_assignment_reg[0]_47 ;
  input \variable_2_assignment_reg[0]_116 ;
  input \variable_1_assignment_reg[0]_27 ;
  input \variable_3_assignment_reg[0]_48 ;
  input \variable_2_assignment_reg[0]_117 ;
  input \variable_1_assignment_reg[0]_28 ;
  input \variable_3_assignment_reg[0]_49 ;
  input \variable_2_assignment_reg[0]_118 ;
  input \variable_1_assignment_reg[0]_29 ;
  input \variable_3_assignment_reg[0]_50 ;
  input \variable_2_assignment_reg[0]_119 ;
  input \variable_1_assignment_reg[0]_30 ;
  input \variable_3_assignment_reg[0]_51 ;
  input \variable_2_assignment_reg[0]_120 ;
  input \variable_1_assignment_reg[0]_31 ;
  input \variable_3_assignment_reg[0]_52 ;
  input \variable_2_assignment_reg[0]_121 ;
  input \variable_1_assignment_reg[0]_32 ;
  input \variable_3_assignment_reg[0]_53 ;
  input \variable_2_assignment_reg[0]_122 ;
  input \variable_1_assignment_reg[0]_33 ;
  input \variable_3_assignment_reg[0]_54 ;
  input \variable_2_assignment_reg[0]_123 ;
  input \variable_1_assignment_reg[0]_34 ;
  input \variable_3_assignment_reg[0]_55 ;
  input \variable_2_assignment_reg[0]_124 ;
  input \variable_1_assignment_reg[0]_35 ;
  input \variable_3_assignment_reg[0]_56 ;
  input \variable_2_assignment_reg[0]_125 ;
  input \variable_1_assignment_reg[0]_36 ;
  input \variable_3_assignment_reg[0]_57 ;
  input \variable_2_assignment_reg[0]_126 ;
  input \variable_1_assignment_reg[0]_37 ;
  input \variable_3_assignment_reg[0]_58 ;
  input \variable_2_assignment_reg[0]_127 ;
  input \variable_1_assignment_reg[0]_38 ;
  input \variable_3_assignment_reg[0]_59 ;
  input \variable_2_assignment_reg[0]_128 ;
  input \variable_1_assignment_reg[0]_39 ;
  input \variable_3_assignment_reg[0]_60 ;
  input \variable_2_assignment_reg[0]_129 ;
  input \variable_1_assignment_reg[0]_40 ;
  input \variable_3_assignment_reg[0]_61 ;
  input \variable_2_assignment_reg[0]_130 ;
  input \variable_1_assignment_reg[0]_41 ;
  input \variable_3_assignment_reg[0]_62 ;
  input \variable_2_assignment_reg[0]_131 ;
  input \variable_1_assignment_reg[0]_42 ;
  input \variable_2_assignment_reg[0]_132 ;
  input \variable_3_assignment_reg[0]_63 ;
  input \variable_2_assignment_reg[0]_133 ;
  input \variable_1_assignment_reg[0]_43 ;
  input \variable_3_assignment_reg[0]_64 ;
  input \variable_2_assignment_reg[0]_134 ;
  input \variable_1_assignment_reg[0]_44 ;
  input \variable_3_assignment_reg[0]_65 ;
  input \variable_2_assignment_reg[0]_135 ;
  input \variable_1_assignment_reg[0]_45 ;
  input \variable_3_assignment_reg[0]_66 ;
  input \variable_2_assignment_reg[0]_136 ;
  input \variable_1_assignment_reg[0]_46 ;
  input \variable_3_assignment_reg[0]_67 ;
  input \variable_2_assignment_reg[0]_137 ;
  input \variable_1_assignment_reg[0]_47 ;
  input \variable_3_assignment_reg[0]_68 ;
  input \variable_2_assignment_reg[0]_138 ;
  input \variable_1_assignment_reg[0]_48 ;
  input \variable_3_assignment_reg[0]_69 ;
  input \variable_2_assignment_reg[0]_139 ;
  input \variable_1_assignment_reg[0]_49 ;
  input \variable_3_assignment_reg[0]_70 ;
  input \variable_2_assignment_reg[0]_140 ;
  input \variable_1_assignment_reg[0]_50 ;
  input \variable_3_assignment_reg[0]_71 ;
  input \variable_2_assignment_reg[0]_141 ;
  input \variable_1_assignment_reg[0]_51 ;
  input \variable_3_assignment_reg[0]_72 ;
  input \variable_2_assignment_reg[0]_142 ;
  input \variable_1_assignment_reg[0]_52 ;
  input \variable_3_assignment_reg[0]_73 ;
  input \variable_2_assignment_reg[0]_143 ;
  input \variable_1_assignment_reg[0]_53 ;
  input \variable_3_assignment_reg[0]_74 ;
  input \variable_2_assignment_reg[0]_144 ;
  input \variable_1_assignment_reg[0]_54 ;
  input \variable_3_assignment_reg[0]_75 ;
  input \variable_2_assignment_reg[0]_145 ;
  input \variable_1_assignment_reg[0]_55 ;
  input \variable_3_assignment_reg[0]_76 ;
  input \variable_2_assignment_reg[0]_146 ;
  input \variable_1_assignment_reg[0]_56 ;
  input \variable_3_assignment_reg[0]_77 ;
  input \variable_2_assignment_reg[0]_147 ;
  input \variable_1_assignment_reg[0]_57 ;
  input \variable_3_assignment_reg[0]_78 ;
  input \variable_2_assignment_reg[0]_148 ;
  input \variable_1_assignment_reg[0]_58 ;
  input \variable_3_assignment_reg[0]_79 ;
  input \variable_2_assignment_reg[0]_149 ;
  input \variable_1_assignment_reg[0]_59 ;
  input \variable_3_assignment_reg[0]_80 ;
  input \variable_2_assignment_reg[0]_150 ;
  input \variable_1_assignment_reg[0]_60 ;
  input \variable_3_assignment_reg[0]_81 ;
  input \variable_2_assignment_reg[0]_151 ;
  input \variable_1_assignment_reg[0]_61 ;
  input \variable_3_assignment_reg[0]_82 ;
  input \variable_2_assignment_reg[0]_152 ;
  input \variable_1_assignment_reg[0]_62 ;
  input \variable_3_assignment_reg[0]_83 ;
  input \variable_2_assignment_reg[0]_153 ;
  input \variable_1_assignment_reg[0]_63 ;
  input \variable_3_assignment_reg[0]_84 ;
  input \variable_2_assignment_reg[0]_154 ;
  input \variable_1_assignment_reg[0]_64 ;
  input \variable_3_assignment_reg[0]_85 ;
  input \variable_2_assignment_reg[0]_155 ;
  input \variable_1_assignment_reg[0]_65 ;
  input \variable_3_assignment_reg[0]_86 ;
  input \variable_2_assignment_reg[0]_156 ;
  input \variable_1_assignment_reg[0]_66 ;
  input \variable_2_assignment_reg[0]_157 ;
  input \variable_3_assignment_reg[0]_87 ;
  input \variable_2_assignment_reg[0]_158 ;
  input \variable_1_assignment_reg[0]_67 ;
  input \variable_3_assignment_reg[0]_88 ;
  input \variable_2_assignment_reg[0]_159 ;
  input \variable_1_assignment_reg[0]_68 ;
  input \variable_3_assignment_reg[0]_89 ;
  input \variable_2_assignment_reg[0]_160 ;
  input \variable_1_assignment_reg[0]_69 ;
  input \variable_3_assignment_reg[0]_90 ;
  input \variable_2_assignment_reg[0]_161 ;
  input \variable_1_assignment_reg[0]_70 ;
  input \variable_3_assignment_reg[0]_91 ;
  input \variable_2_assignment_reg[0]_162 ;
  input \variable_1_assignment_reg[0]_71 ;
  input \variable_3_assignment_reg[0]_92 ;
  input \variable_2_assignment_reg[0]_163 ;
  input \variable_1_assignment_reg[0]_72 ;
  input \variable_3_assignment_reg[0]_93 ;
  input \variable_2_assignment_reg[0]_164 ;
  input \variable_1_assignment_reg[0]_73 ;
  input \variable_3_assignment_reg[0]_94 ;
  input \variable_2_assignment_reg[0]_165 ;
  input \variable_1_assignment_reg[0]_74 ;
  input \variable_3_assignment_reg[0]_95 ;
  input \variable_2_assignment_reg[0]_166 ;
  input \variable_1_assignment_reg[0]_75 ;
  input \variable_3_assignment_reg[0]_96 ;
  input \variable_2_assignment_reg[0]_167 ;
  input \variable_1_assignment_reg[0]_76 ;
  input \variable_3_assignment_reg[0]_97 ;
  input \variable_2_assignment_reg[0]_168 ;
  input \variable_1_assignment_reg[0]_77 ;
  input \variable_3_assignment_reg[0]_98 ;
  input \variable_2_assignment_reg[0]_169 ;
  input \variable_1_assignment_reg[0]_78 ;
  input \variable_3_assignment_reg[0]_99 ;
  input \variable_2_assignment_reg[0]_170 ;
  input \variable_1_assignment_reg[0]_79 ;
  input \variable_3_assignment_reg[0]_100 ;
  input \variable_2_assignment_reg[0]_171 ;
  input \variable_1_assignment_reg[0]_80 ;
  input \variable_3_assignment_reg[0]_101 ;
  input \variable_2_assignment_reg[0]_172 ;
  input \variable_1_assignment_reg[0]_81 ;
  input \variable_3_assignment_reg[0]_102 ;
  input \variable_2_assignment_reg[0]_173 ;
  input \variable_1_assignment_reg[0]_82 ;
  input \variable_3_assignment_reg[0]_103 ;
  input \variable_2_assignment_reg[0]_174 ;
  input \variable_1_assignment_reg[0]_83 ;
  input \variable_3_assignment_reg[0]_104 ;
  input \variable_2_assignment_reg[0]_175 ;
  input \variable_1_assignment_reg[0]_84 ;
  input \variable_3_assignment_reg[0]_105 ;
  input \variable_2_assignment_reg[0]_176 ;
  input \variable_1_assignment_reg[0]_85 ;
  input \variable_3_assignment_reg[0]_106 ;
  input \variable_2_assignment_reg[0]_177 ;
  input \variable_1_assignment_reg[0]_86 ;
  input \variable_3_assignment_reg[0]_107 ;
  input \variable_2_assignment_reg[0]_178 ;
  input \variable_1_assignment_reg[0]_87 ;
  input \variable_3_assignment_reg[0]_108 ;
  input \variable_2_assignment_reg[0]_179 ;
  input \variable_1_assignment_reg[0]_88 ;
  input \variable_3_assignment_reg[0]_109 ;
  input \variable_2_assignment_reg[0]_180 ;
  input \variable_1_assignment_reg[0]_89 ;
  input \variable_3_assignment_reg[0]_110 ;
  input \variable_2_assignment_reg[0]_181 ;
  input \variable_1_assignment_reg[0]_90 ;
  input [90:0]is_unit;
  input \implication_variable_id[2]_i_2_0 ;
  input \implication_variable_id[2]_i_2_1 ;
  input \implication_variable_id[2]_i_2_2 ;
  input \implication_variable_id[2]_i_2_3 ;
  input \implication_variable_id[2]_i_2_4 ;
  input \implication_variable_id[2]_i_2_5 ;
  input \implication_variable_id[2]_i_2_6 ;
  input \implication_variable_id[2]_i_2_7 ;
  input \implication_variable_id_reg[0]_i_15_0 ;
  input \implication_variable_id[2]_i_2_8 ;
  input \implication_variable_id[2]_i_2_9 ;
  input \implication_variable_id[2]_i_2_10 ;
  input \implication_variable_id_reg[0]_i_15_1 ;
  input \implication_variable_id_reg[0]_i_15_2 ;
  input \implication_variable_id_reg[0]_i_15_3 ;
  input \implication_variable_id[2]_i_2_11 ;
  input \implication_variable_id[0]_i_12_0 ;
  input \implication_variable_id[0]_i_12_1 ;
  input \implication_variable_id[0]_i_12_2 ;
  input \implication_variable_id[0]_i_12_3 ;
  input \implication_variable_id[0]_i_12_4 ;
  input \implication_variable_id[0]_i_12_5 ;
  input \implication_variable_id[0]_i_12_6 ;
  input \implication_variable_id[0]_i_12_7 ;
  input \implication_variable_id[0]_i_13_0 ;
  input \implication_variable_id[0]_i_13_1 ;
  input \implication_variable_id[0]_i_13_2 ;
  input \implication_variable_id[0]_i_13_3 ;
  input \implication_variable_id[0]_i_13_4 ;
  input \implication_variable_id[0]_i_13_5 ;
  input \implication_variable_id[0]_i_13_6 ;
  input \implication_variable_id[0]_i_13_7 ;
  input \implication_variable_id[0]_i_10_0 ;
  input \implication_variable_id[0]_i_10_1 ;
  input \implication_variable_id[0]_i_10_2 ;
  input \implication_variable_id[0]_i_10_3 ;
  input \implication_variable_id[0]_i_10_4 ;
  input \implication_variable_id[0]_i_10_5 ;
  input \implication_variable_id[0]_i_10_6 ;
  input \implication_variable_id[0]_i_10_7 ;
  input \implication_variable_id[0]_i_11_0 ;
  input \implication_variable_id[0]_i_11_1 ;
  input \implication_variable_id[0]_i_11_2 ;
  input \implication_variable_id[0]_i_11_3 ;
  input \implication_variable_id[0]_i_11_4 ;
  input \implication_variable_id[0]_i_11_5 ;
  input \implication_variable_id[0]_i_2_0 ;
  input \implication_variable_id[0]_i_2_1 ;
  input \implication_variable_id[0]_i_2_2 ;
  input \implication_variable_id[0]_i_2_3 ;
  input \implication_variable_id[0]_i_2_4 ;
  input \implication_variable_id[0]_i_2_5 ;
  input \implication_variable_id[0]_i_2_6 ;
  input \implication_variable_id[0]_i_2_7 ;
  input \implication_variable_id[0]_i_2_8 ;
  input \implication_variable_id[0]_i_2_9 ;
  input \implication_variable_id[0]_i_2_10 ;
  input \implication_variable_id[0]_i_2_11 ;
  input \implication_variable_id_reg[3]_i_9_0 ;
  input \implication_variable_id_reg[3]_i_9_1 ;
  input \implication_variable_id_reg[3]_i_9_2 ;
  input \implication_variable_id_reg[3]_i_9_3 ;
  input \implication_variable_id_reg[3]_i_8_0 ;
  input \implication_variable_id_reg[3]_i_8_1 ;
  input \implication_variable_id_reg[3]_i_8_2 ;
  input \implication_variable_id_reg[3]_i_9_4 ;
  input \implication_variable_id_reg[1]_i_15_0 ;
  input \implication_variable_id_reg[3]_i_8_3 ;
  input \implication_variable_id_reg[3]_i_8_4 ;
  input \implication_variable_id_reg[3]_i_8_5 ;
  input \implication_variable_id_reg[1]_i_15_1 ;
  input \implication_variable_id_reg[1]_i_15_2 ;
  input \implication_variable_id_reg[1]_i_15_3 ;
  input \implication_variable_id_reg[3]_i_8_6 ;
  input \implication_variable_id[1]_i_12_0 ;
  input \implication_variable_id[1]_i_12_1 ;
  input \implication_variable_id[1]_i_12_2 ;
  input \implication_variable_id[1]_i_12_3 ;
  input \implication_variable_id[1]_i_12_4 ;
  input \implication_variable_id[1]_i_12_5 ;
  input \implication_variable_id[1]_i_12_6 ;
  input \implication_variable_id[1]_i_12_7 ;
  input \implication_variable_id[1]_i_13_0 ;
  input \implication_variable_id[1]_i_13_1 ;
  input \implication_variable_id[1]_i_13_2 ;
  input \implication_variable_id[1]_i_13_3 ;
  input \implication_variable_id[1]_i_13_4 ;
  input \implication_variable_id[1]_i_13_5 ;
  input \implication_variable_id[1]_i_13_6 ;
  input \implication_variable_id[1]_i_13_7 ;
  input \implication_variable_id[1]_i_10_0 ;
  input \implication_variable_id[1]_i_10_1 ;
  input \implication_variable_id[1]_i_10_2 ;
  input \implication_variable_id[1]_i_10_3 ;
  input \implication_variable_id[1]_i_10_4 ;
  input \implication_variable_id[1]_i_10_5 ;
  input \implication_variable_id[1]_i_10_6 ;
  input \implication_variable_id[1]_i_10_7 ;
  input \implication_variable_id[1]_i_11_0 ;
  input \implication_variable_id[1]_i_11_1 ;
  input \implication_variable_id[1]_i_11_2 ;
  input \implication_variable_id[1]_i_11_3 ;
  input \implication_variable_id[1]_i_11_4 ;
  input \implication_variable_id[1]_i_11_5 ;
  input \implication_variable_id[1]_i_2_0 ;
  input \implication_variable_id[1]_i_2_1 ;
  input \implication_variable_id[1]_i_2_2 ;
  input \implication_variable_id[1]_i_2_3 ;
  input \implication_variable_id[1]_i_2_4 ;
  input \implication_variable_id[1]_i_2_5 ;
  input \implication_variable_id[1]_i_2_6 ;
  input \implication_variable_id[1]_i_2_7 ;
  input \implication_variable_id[1]_i_2_8 ;
  input \implication_variable_id[1]_i_2_9 ;
  input \implication_variable_id[1]_i_2_10 ;
  input \implication_variable_id[1]_i_2_11 ;
  input \implication_variable_id_reg[4]_i_13_0 ;
  input \implication_variable_id_reg[4]_i_13_1 ;
  input \implication_variable_id_reg[4]_i_13_2 ;
  input \implication_variable_id_reg[4]_i_13_3 ;
  input \implication_variable_id_reg[4]_i_12_0 ;
  input \implication_variable_id_reg[4]_i_12_1 ;
  input \implication_variable_id_reg[4]_i_12_2 ;
  input \implication_variable_id_reg[4]_i_13_4 ;
  input \implication_variable_id_reg[2]_i_15_0 ;
  input \implication_variable_id_reg[4]_i_12_3 ;
  input \implication_variable_id_reg[4]_i_12_4 ;
  input \implication_variable_id_reg[4]_i_12_5 ;
  input \implication_variable_id_reg[2]_i_15_1 ;
  input \implication_variable_id_reg[2]_i_15_2 ;
  input \implication_variable_id_reg[2]_i_15_3 ;
  input \implication_variable_id_reg[4]_i_12_6 ;
  input \implication_variable_id[2]_i_12_0 ;
  input \implication_variable_id[2]_i_12_1 ;
  input \implication_variable_id[2]_i_12_2 ;
  input \implication_variable_id[2]_i_12_3 ;
  input \implication_variable_id[2]_i_12_4 ;
  input \implication_variable_id[2]_i_12_5 ;
  input \implication_variable_id[2]_i_12_6 ;
  input \implication_variable_id[2]_i_12_7 ;
  input \implication_variable_id[2]_i_13_0 ;
  input \implication_variable_id[2]_i_13_1 ;
  input \implication_variable_id[2]_i_13_2 ;
  input \implication_variable_id[2]_i_13_3 ;
  input \implication_variable_id[2]_i_13_4 ;
  input \implication_variable_id[2]_i_13_5 ;
  input \implication_variable_id[2]_i_13_6 ;
  input \implication_variable_id[2]_i_13_7 ;
  input \implication_variable_id[2]_i_10_0 ;
  input \implication_variable_id[2]_i_10_1 ;
  input \implication_variable_id[2]_i_10_2 ;
  input \implication_variable_id[2]_i_10_3 ;
  input \implication_variable_id[2]_i_10_4 ;
  input \implication_variable_id[2]_i_10_5 ;
  input \implication_variable_id[2]_i_10_6 ;
  input \implication_variable_id[2]_i_10_7 ;
  input \implication_variable_id[2]_i_11_0 ;
  input \implication_variable_id[2]_i_11_1 ;
  input \implication_variable_id[2]_i_11_2 ;
  input \implication_variable_id[2]_i_11_3 ;
  input \implication_variable_id[2]_i_11_4 ;
  input \implication_variable_id[2]_i_11_5 ;
  input \implication_variable_id[3]_i_7_0 ;
  input \implication_variable_id[3]_i_7_1 ;
  input \implication_variable_id[3]_i_7_2 ;
  input \implication_variable_id[3]_i_7_3 ;
  input \implication_variable_id[3]_i_7_4 ;
  input \implication_variable_id_reg[3]_i_22_0 ;
  input \implication_variable_id_reg[3]_i_22_1 ;
  input [1:0]implication_variable_ids;
  input \implication_variable_id_reg[3]_i_6_0 ;
  input \implication_variable_id_reg[3]_i_6_1 ;
  input \implication_variable_id_reg[3]_i_6_2 ;
  input \implication_variable_id_reg[3]_i_6_3 ;
  input \implication_variable_id_reg[3]_i_6_4 ;
  input \implication_variable_id_reg[3]_i_6_5 ;
  input \implication_variable_id_reg[3]_i_6_6 ;
  input \implication_variable_id_reg[3]_i_6_7 ;
  input \implication_variable_id[3]_i_5_0 ;
  input \implication_variable_id[3]_i_5_1 ;
  input \implication_variable_id[3]_i_5_2 ;
  input \implication_variable_id[3]_i_5_3 ;
  input \implication_variable_id[3]_i_5_4 ;
  input \implication_variable_id[3]_i_5_5 ;
  input \implication_variable_id[3]_i_5_6 ;
  input \implication_variable_id[3]_i_5_7 ;
  input \implication_variable_id[3]_i_4_0 ;
  input \implication_variable_id[3]_i_4_1 ;
  input \implication_variable_id[3]_i_4_2 ;
  input \implication_variable_id[3]_i_4_3 ;
  input \implication_variable_id[3]_i_4_4 ;
  input \implication_variable_id[3]_i_4_5 ;
  input \implication_variable_id[3]_i_4_6 ;
  input \implication_variable_id[3]_i_4_7 ;
  input \implication_variable_id[3]_i_11_0 ;
  input \implication_variable_id[3]_i_11_1 ;
  input \implication_variable_id[3]_i_11_2 ;
  input \implication_variable_id[3]_i_11_3 ;
  input \implication_variable_id[3]_i_11_4 ;
  input \implication_variable_id[3]_i_11_5 ;
  input \implication_variable_id[3]_i_11_6 ;
  input \implication_variable_id[3]_i_11_7 ;
  input \implication_variable_id[3]_i_10_0 ;
  input \implication_variable_id[3]_i_10_1 ;
  input \implication_variable_id[3]_i_10_2 ;
  input \implication_variable_id[3]_i_10_3 ;
  input \implication_variable_id[3]_i_10_4 ;
  input \implication_variable_id[3]_i_10_5 ;
  input \implication_variable_id[4]_i_11_0 ;
  input \implication_variable_id[4]_i_11_1 ;
  input \implication_variable_id[4]_i_11_2 ;
  input \implication_variable_id[4]_i_11_3 ;
  input \implication_variable_id[4]_i_11_4 ;
  input \implication_variable_id_reg[4]_i_34_0 ;
  input \implication_variable_id_reg[4]_i_34_1 ;
  input \implication_variable_id_reg[4]_i_10_0 ;
  input \implication_variable_id_reg[4]_i_10_1 ;
  input \implication_variable_id_reg[4]_i_10_2 ;
  input \implication_variable_id_reg[4]_i_10_3 ;
  input \implication_variable_id_reg[4]_i_10_4 ;
  input \implication_variable_id_reg[4]_i_10_5 ;
  input \implication_variable_id_reg[4]_i_10_6 ;
  input \implication_variable_id_reg[4]_i_10_7 ;
  input \implication_variable_id[4]_i_9_0 ;
  input \implication_variable_id[4]_i_9_1 ;
  input \implication_variable_id[4]_i_9_2 ;
  input \implication_variable_id[4]_i_9_3 ;
  input \implication_variable_id[4]_i_9_4 ;
  input \implication_variable_id[4]_i_9_5 ;
  input \implication_variable_id[4]_i_9_6 ;
  input \implication_variable_id[4]_i_9_7 ;
  input \implication_variable_id[4]_i_8_0 ;
  input \implication_variable_id[4]_i_8_1 ;
  input \implication_variable_id[4]_i_8_2 ;
  input \implication_variable_id[4]_i_8_3 ;
  input \implication_variable_id[4]_i_8_4 ;
  input \implication_variable_id[4]_i_8_5 ;
  input \implication_variable_id[4]_i_8_6 ;
  input \implication_variable_id[4]_i_8_7 ;
  input \implication_variable_id[4]_i_15_0 ;
  input \implication_variable_id[4]_i_15_1 ;
  input \implication_variable_id[4]_i_15_2 ;
  input \implication_variable_id[4]_i_15_3 ;
  input \implication_variable_id[4]_i_15_4 ;
  input \implication_variable_id[4]_i_15_5 ;
  input \implication_variable_id[4]_i_15_6 ;
  input \implication_variable_id[4]_i_15_7 ;
  input \implication_variable_id[4]_i_14_0 ;
  input \implication_variable_id[4]_i_14_1 ;
  input \implication_variable_id[4]_i_14_2 ;
  input \implication_variable_id[4]_i_14_3 ;
  input \implication_variable_id[4]_i_14_4 ;
  input \implication_variable_id[4]_i_14_5 ;
  input state_reg_0;
  input [0:0]CO;
  input [4:0]\variable_3_assignment[1]_i_3__1_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__3_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__4_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__5_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__7_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__8_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__9_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__11_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__14_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__15_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__16_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__17_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__18_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__19_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__20_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__21_0 ;
  input \variable_3_assignment[1]_i_2__21_0 ;
  input [2:0]\variable_3_assignment[1]_i_3__22_0 ;
  input \variable_3_assignment[1]_i_2__22_0 ;
  input [2:0]\variable_3_assignment[1]_i_3__23_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__24_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__25_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__26_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__27_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__28_0 ;
  input \variable_3_assignment[1]_i_2__28_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__29_0 ;
  input \variable_3_assignment[1]_i_2__29_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__30_0 ;
  input \variable_3_assignment[1]_i_2__30_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__31_0 ;
  input \variable_3_assignment[1]_i_2__31_1 ;
  input [4:0]\variable_3_assignment[1]_i_3__32_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__34_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__35_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__43_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__37_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__38_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__39_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__40_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__50_0 ;
  input \variable_3_assignment[1]_i_2__50_1 ;
  input [4:0]\variable_3_assignment[1]_i_3__42_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__54_0 ;
  input \variable_3_assignment[1]_i_2__54_1 ;
  input [4:0]\variable_3_assignment[1]_i_3__45_0 ;
  input \variable_3_assignment[1]_i_2__56_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__46_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__48_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__61_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__62_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__63_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__64_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__53_0 ;
  input \variable_3_assignment[1]_i_2__65_0 ;
  input [2:0]\variable_3_assignment[1]_i_3__54_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__55_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__56_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__72_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__76_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__60_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__62_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__64_0 ;
  input \variable_3_assignment[1]_i_2__85_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__65_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__87_0 ;
  input [4:0]\variable_2_assignment[1]_i_3_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__43_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__67_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__32_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__44_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__1_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__45_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__68_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__2_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__46_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__69_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__3_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__47_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__4_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__48_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__5_0 ;
  input [4:0]\variable_1_assignment[1]_i_4_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__70_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__6_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__36_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__7_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__50_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__38_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__8_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__1_0 ;
  input [4:0]\variable_2_assignment[1]_i_2__3_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__2_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__10_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__51_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__11_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__52_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__72_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__12_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__3_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__13_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__4_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__73_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__14_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__5_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__15_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__43_1 ;
  input [4:0]\variable_2_assignment[1]_i_3__16_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__7_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__17_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__6_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__18_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__9_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__19_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__46_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__20_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__11_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__21_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__54_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__22_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__12_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__23_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__13_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__74_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__24_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__14_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__48_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__25_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__15_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__49_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__55_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__27_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__16_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__51_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__28_0 ;
  input [4:0]\variable_2_assignment[1]_i_2__25_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__77_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__29_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__18_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__30_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__19_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__31_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__20_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__32_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__21_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__33_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__22_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__55_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__56_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__35_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__23_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__36_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__24_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__78_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__37_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__25_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__38_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__26_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__39_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__57_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__48_1 ;
  input [4:0]\variable_1_assignment[1]_i_4__27_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__61_1 ;
  input [4:0]\variable_1_assignment[1]_i_3__58_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__42_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__59_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__43_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__60_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__44_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__61_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__45_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__28_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__46_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__29_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__47_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__66_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__48_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__24_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__49_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__29_1 ;
  input [4:0]\variable_3_assignment[1]_i_3__79_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__50_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__33_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__80_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__51_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__34_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__52_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__35_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__53_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__36_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__54_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__37_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__55_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__38_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__71_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__56_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__39_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__57_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__40_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__73_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__63_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__82_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__59_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__64_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__60_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__41_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__61_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__42_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__83_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__62_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__43_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__63_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__44_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__64_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__76_1 ;
  input [4:0]\variable_2_assignment[1]_i_3__65_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__46_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__66_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__65_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__67_0 ;
  input [4:0]\variable_2_assignment[1]_i_2__18_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__68_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__48_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__69_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__67_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__70_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__49_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__84_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__71_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__68_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__72_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__69_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__73_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__50_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__85_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__74_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__51_0 ;
  input [4:0]\variable_2_assignment[1]_i_2__11_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__52_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__76_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__53_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__77_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__54_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__78_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__70_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__86_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__79_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__71_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__87_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__80_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__72_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__81_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__73_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__82_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__55_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__83_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__56_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__84_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__57_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__85_0 ;
  input [4:0]\variable_1_assignment[1]_i_3__74_0 ;
  input [4:0]\variable_3_assignment[1]_i_2__88_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__86_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__58_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__87_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__59_0 ;
  input [4:0]\variable_3_assignment[1]_i_3__89_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__88_0 ;
  input [4:0]\variable_1_assignment[1]_i_5__6_0 ;
  input [4:0]\variable_2_assignment[1]_i_3__89_0 ;
  input [4:0]\variable_1_assignment[1]_i_4__60_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__13_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__37_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__10_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__6_1 ;
  input [2:0]\variable_3_assignment[1]_i_2__12_0 ;
  input [2:0]\variable_3_assignment[1]_i_2_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__55_1 ;
  input [2:0]\variable_3_assignment[1]_i_2__59_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__73_1 ;
  input [2:0]\variable_3_assignment[1]_i_2__0_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__79_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__82_0 ;
  input [2:0]\variable_3_assignment[1]_i_2__2_0 ;
  input \variable_3_assignment[1]_i_3__76_0 ;
  input \variable_3_assignment[1]_i_3__76_1 ;
  input [1:0]\variable_3_assignment[1]_i_3__76_2 ;
  input \variable_3_assignment[1]_i_3__76_3 ;
  input \variable_3_assignment[1]_i_3__81_0 ;
  input \variable_3_assignment[1]_i_3__81_1 ;
  input implication_valid_o_reg;
  input fifo_wr_en;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[5] ;
  wire \FSM_onehot_state_reg[5]_0 ;
  wire \FSM_onehot_state_reg[5]_1 ;
  wire \FSM_onehot_state_reg[5]_10 ;
  wire \FSM_onehot_state_reg[5]_100 ;
  wire \FSM_onehot_state_reg[5]_101 ;
  wire \FSM_onehot_state_reg[5]_102 ;
  wire \FSM_onehot_state_reg[5]_103 ;
  wire \FSM_onehot_state_reg[5]_104 ;
  wire \FSM_onehot_state_reg[5]_105 ;
  wire \FSM_onehot_state_reg[5]_106 ;
  wire \FSM_onehot_state_reg[5]_107 ;
  wire \FSM_onehot_state_reg[5]_108 ;
  wire \FSM_onehot_state_reg[5]_109 ;
  wire \FSM_onehot_state_reg[5]_11 ;
  wire \FSM_onehot_state_reg[5]_110 ;
  wire \FSM_onehot_state_reg[5]_111 ;
  wire \FSM_onehot_state_reg[5]_112 ;
  wire \FSM_onehot_state_reg[5]_113 ;
  wire \FSM_onehot_state_reg[5]_114 ;
  wire \FSM_onehot_state_reg[5]_115 ;
  wire \FSM_onehot_state_reg[5]_116 ;
  wire \FSM_onehot_state_reg[5]_117 ;
  wire \FSM_onehot_state_reg[5]_118 ;
  wire \FSM_onehot_state_reg[5]_119 ;
  wire \FSM_onehot_state_reg[5]_12 ;
  wire \FSM_onehot_state_reg[5]_120 ;
  wire \FSM_onehot_state_reg[5]_121 ;
  wire \FSM_onehot_state_reg[5]_122 ;
  wire \FSM_onehot_state_reg[5]_123 ;
  wire \FSM_onehot_state_reg[5]_124 ;
  wire \FSM_onehot_state_reg[5]_125 ;
  wire \FSM_onehot_state_reg[5]_126 ;
  wire \FSM_onehot_state_reg[5]_127 ;
  wire \FSM_onehot_state_reg[5]_128 ;
  wire \FSM_onehot_state_reg[5]_129 ;
  wire \FSM_onehot_state_reg[5]_13 ;
  wire \FSM_onehot_state_reg[5]_130 ;
  wire \FSM_onehot_state_reg[5]_131 ;
  wire \FSM_onehot_state_reg[5]_132 ;
  wire \FSM_onehot_state_reg[5]_133 ;
  wire \FSM_onehot_state_reg[5]_134 ;
  wire \FSM_onehot_state_reg[5]_135 ;
  wire \FSM_onehot_state_reg[5]_136 ;
  wire \FSM_onehot_state_reg[5]_137 ;
  wire \FSM_onehot_state_reg[5]_138 ;
  wire \FSM_onehot_state_reg[5]_139 ;
  wire \FSM_onehot_state_reg[5]_14 ;
  wire \FSM_onehot_state_reg[5]_140 ;
  wire \FSM_onehot_state_reg[5]_141 ;
  wire \FSM_onehot_state_reg[5]_142 ;
  wire \FSM_onehot_state_reg[5]_143 ;
  wire \FSM_onehot_state_reg[5]_144 ;
  wire \FSM_onehot_state_reg[5]_145 ;
  wire \FSM_onehot_state_reg[5]_146 ;
  wire \FSM_onehot_state_reg[5]_147 ;
  wire \FSM_onehot_state_reg[5]_15 ;
  wire \FSM_onehot_state_reg[5]_16 ;
  wire \FSM_onehot_state_reg[5]_17 ;
  wire \FSM_onehot_state_reg[5]_18 ;
  wire \FSM_onehot_state_reg[5]_19 ;
  wire \FSM_onehot_state_reg[5]_2 ;
  wire \FSM_onehot_state_reg[5]_20 ;
  wire \FSM_onehot_state_reg[5]_21 ;
  wire \FSM_onehot_state_reg[5]_22 ;
  wire \FSM_onehot_state_reg[5]_23 ;
  wire \FSM_onehot_state_reg[5]_24 ;
  wire \FSM_onehot_state_reg[5]_25 ;
  wire \FSM_onehot_state_reg[5]_26 ;
  wire \FSM_onehot_state_reg[5]_27 ;
  wire \FSM_onehot_state_reg[5]_28 ;
  wire \FSM_onehot_state_reg[5]_29 ;
  wire \FSM_onehot_state_reg[5]_3 ;
  wire \FSM_onehot_state_reg[5]_30 ;
  wire \FSM_onehot_state_reg[5]_31 ;
  wire \FSM_onehot_state_reg[5]_32 ;
  wire \FSM_onehot_state_reg[5]_33 ;
  wire \FSM_onehot_state_reg[5]_34 ;
  wire \FSM_onehot_state_reg[5]_35 ;
  wire \FSM_onehot_state_reg[5]_36 ;
  wire \FSM_onehot_state_reg[5]_37 ;
  wire \FSM_onehot_state_reg[5]_38 ;
  wire \FSM_onehot_state_reg[5]_39 ;
  wire \FSM_onehot_state_reg[5]_4 ;
  wire \FSM_onehot_state_reg[5]_40 ;
  wire \FSM_onehot_state_reg[5]_41 ;
  wire \FSM_onehot_state_reg[5]_42 ;
  wire \FSM_onehot_state_reg[5]_43 ;
  wire \FSM_onehot_state_reg[5]_44 ;
  wire \FSM_onehot_state_reg[5]_45 ;
  wire \FSM_onehot_state_reg[5]_46 ;
  wire \FSM_onehot_state_reg[5]_47 ;
  wire \FSM_onehot_state_reg[5]_48 ;
  wire \FSM_onehot_state_reg[5]_49 ;
  wire \FSM_onehot_state_reg[5]_5 ;
  wire \FSM_onehot_state_reg[5]_50 ;
  wire \FSM_onehot_state_reg[5]_51 ;
  wire \FSM_onehot_state_reg[5]_52 ;
  wire \FSM_onehot_state_reg[5]_53 ;
  wire \FSM_onehot_state_reg[5]_54 ;
  wire \FSM_onehot_state_reg[5]_55 ;
  wire \FSM_onehot_state_reg[5]_56 ;
  wire \FSM_onehot_state_reg[5]_57 ;
  wire \FSM_onehot_state_reg[5]_58 ;
  wire \FSM_onehot_state_reg[5]_59 ;
  wire \FSM_onehot_state_reg[5]_6 ;
  wire \FSM_onehot_state_reg[5]_60 ;
  wire \FSM_onehot_state_reg[5]_61 ;
  wire \FSM_onehot_state_reg[5]_62 ;
  wire \FSM_onehot_state_reg[5]_63 ;
  wire \FSM_onehot_state_reg[5]_64 ;
  wire \FSM_onehot_state_reg[5]_65 ;
  wire \FSM_onehot_state_reg[5]_66 ;
  wire \FSM_onehot_state_reg[5]_67 ;
  wire \FSM_onehot_state_reg[5]_68 ;
  wire \FSM_onehot_state_reg[5]_69 ;
  wire \FSM_onehot_state_reg[5]_7 ;
  wire \FSM_onehot_state_reg[5]_70 ;
  wire \FSM_onehot_state_reg[5]_71 ;
  wire \FSM_onehot_state_reg[5]_72 ;
  wire \FSM_onehot_state_reg[5]_73 ;
  wire \FSM_onehot_state_reg[5]_74 ;
  wire \FSM_onehot_state_reg[5]_75 ;
  wire \FSM_onehot_state_reg[5]_76 ;
  wire \FSM_onehot_state_reg[5]_77 ;
  wire \FSM_onehot_state_reg[5]_78 ;
  wire \FSM_onehot_state_reg[5]_79 ;
  wire \FSM_onehot_state_reg[5]_8 ;
  wire \FSM_onehot_state_reg[5]_80 ;
  wire \FSM_onehot_state_reg[5]_81 ;
  wire \FSM_onehot_state_reg[5]_82 ;
  wire \FSM_onehot_state_reg[5]_83 ;
  wire \FSM_onehot_state_reg[5]_84 ;
  wire \FSM_onehot_state_reg[5]_85 ;
  wire \FSM_onehot_state_reg[5]_86 ;
  wire \FSM_onehot_state_reg[5]_87 ;
  wire \FSM_onehot_state_reg[5]_88 ;
  wire \FSM_onehot_state_reg[5]_89 ;
  wire \FSM_onehot_state_reg[5]_9 ;
  wire \FSM_onehot_state_reg[5]_90 ;
  wire \FSM_onehot_state_reg[5]_91 ;
  wire \FSM_onehot_state_reg[5]_92 ;
  wire \FSM_onehot_state_reg[5]_93 ;
  wire \FSM_onehot_state_reg[5]_94 ;
  wire \FSM_onehot_state_reg[5]_95 ;
  wire \FSM_onehot_state_reg[5]_96 ;
  wire \FSM_onehot_state_reg[5]_97 ;
  wire \FSM_onehot_state_reg[5]_98 ;
  wire \FSM_onehot_state_reg[5]_99 ;
  wire \FSM_onehot_state_reg[6] ;
  wire \FSM_onehot_state_reg[6]_0 ;
  wire [5:0]Q;
  wire broadcast_implication;
  wire chosen_implication_assignment;
  wire \clause_count[0]_i_1_n_0 ;
  wire \clause_count[0]_rep_i_1__0_n_0 ;
  wire \clause_count[0]_rep_i_1__1_n_0 ;
  wire \clause_count[0]_rep_i_1_n_0 ;
  wire \clause_count[6]_i_1_n_0 ;
  wire \clause_count[6]_i_3_n_0 ;
  wire [6:0]clause_count_reg;
  wire \clause_count_reg[0]_rep_0 ;
  wire \clause_count_reg[0]_rep__0_0 ;
  wire \clause_count_reg[0]_rep__1_0 ;
  wire [0:0]\clause_count_reg[1]_0 ;
  wire clause_in_use0;
  wire clear_cpu_req0;
  wire fifo_wr_en;
  wire impl_found_i_1_n_0;
  wire \implication_assignment[0]_i_10_n_0 ;
  wire \implication_assignment[0]_i_1_n_0 ;
  wire \implication_assignment[0]_i_28_n_0 ;
  wire \implication_assignment[0]_i_29_n_0 ;
  wire \implication_assignment[0]_i_2_n_0 ;
  wire \implication_assignment[0]_i_30_n_0 ;
  wire \implication_assignment[0]_i_31_n_0 ;
  wire \implication_assignment[0]_i_9_n_0 ;
  wire \implication_assignment[0]_rep_i_1__0_n_0 ;
  wire \implication_assignment[0]_rep_i_1__1_n_0 ;
  wire \implication_assignment[0]_rep_i_1_n_0 ;
  wire \implication_assignment_reg[0]_0 ;
  wire \implication_assignment_reg[0]_1 ;
  wire \implication_assignment_reg[0]_10 ;
  wire \implication_assignment_reg[0]_100 ;
  wire \implication_assignment_reg[0]_101 ;
  wire \implication_assignment_reg[0]_102 ;
  wire \implication_assignment_reg[0]_103 ;
  wire \implication_assignment_reg[0]_104 ;
  wire \implication_assignment_reg[0]_105 ;
  wire \implication_assignment_reg[0]_106 ;
  wire \implication_assignment_reg[0]_107 ;
  wire \implication_assignment_reg[0]_11 ;
  wire \implication_assignment_reg[0]_12 ;
  wire \implication_assignment_reg[0]_13 ;
  wire \implication_assignment_reg[0]_14 ;
  wire \implication_assignment_reg[0]_15 ;
  wire \implication_assignment_reg[0]_16 ;
  wire \implication_assignment_reg[0]_17 ;
  wire \implication_assignment_reg[0]_18 ;
  wire \implication_assignment_reg[0]_19 ;
  wire \implication_assignment_reg[0]_2 ;
  wire \implication_assignment_reg[0]_20 ;
  wire \implication_assignment_reg[0]_21 ;
  wire \implication_assignment_reg[0]_22 ;
  wire \implication_assignment_reg[0]_23 ;
  wire \implication_assignment_reg[0]_24 ;
  wire \implication_assignment_reg[0]_25 ;
  wire \implication_assignment_reg[0]_26 ;
  wire \implication_assignment_reg[0]_27 ;
  wire \implication_assignment_reg[0]_28 ;
  wire \implication_assignment_reg[0]_29 ;
  wire \implication_assignment_reg[0]_3 ;
  wire \implication_assignment_reg[0]_30 ;
  wire \implication_assignment_reg[0]_31 ;
  wire \implication_assignment_reg[0]_32 ;
  wire \implication_assignment_reg[0]_33 ;
  wire \implication_assignment_reg[0]_34 ;
  wire \implication_assignment_reg[0]_35 ;
  wire \implication_assignment_reg[0]_36 ;
  wire \implication_assignment_reg[0]_37 ;
  wire \implication_assignment_reg[0]_38 ;
  wire \implication_assignment_reg[0]_39 ;
  wire \implication_assignment_reg[0]_4 ;
  wire \implication_assignment_reg[0]_40 ;
  wire \implication_assignment_reg[0]_41 ;
  wire \implication_assignment_reg[0]_42 ;
  wire \implication_assignment_reg[0]_43 ;
  wire \implication_assignment_reg[0]_44 ;
  wire \implication_assignment_reg[0]_45 ;
  wire \implication_assignment_reg[0]_46 ;
  wire \implication_assignment_reg[0]_47 ;
  wire \implication_assignment_reg[0]_48 ;
  wire \implication_assignment_reg[0]_49 ;
  wire \implication_assignment_reg[0]_5 ;
  wire \implication_assignment_reg[0]_50 ;
  wire \implication_assignment_reg[0]_51 ;
  wire \implication_assignment_reg[0]_52 ;
  wire \implication_assignment_reg[0]_53 ;
  wire \implication_assignment_reg[0]_54 ;
  wire \implication_assignment_reg[0]_55 ;
  wire \implication_assignment_reg[0]_56 ;
  wire \implication_assignment_reg[0]_57 ;
  wire \implication_assignment_reg[0]_58 ;
  wire \implication_assignment_reg[0]_59 ;
  wire \implication_assignment_reg[0]_6 ;
  wire \implication_assignment_reg[0]_60 ;
  wire \implication_assignment_reg[0]_61 ;
  wire \implication_assignment_reg[0]_62 ;
  wire \implication_assignment_reg[0]_63 ;
  wire \implication_assignment_reg[0]_64 ;
  wire \implication_assignment_reg[0]_65 ;
  wire \implication_assignment_reg[0]_66 ;
  wire \implication_assignment_reg[0]_67 ;
  wire \implication_assignment_reg[0]_68 ;
  wire \implication_assignment_reg[0]_69 ;
  wire \implication_assignment_reg[0]_7 ;
  wire \implication_assignment_reg[0]_70 ;
  wire \implication_assignment_reg[0]_71 ;
  wire \implication_assignment_reg[0]_72 ;
  wire \implication_assignment_reg[0]_73 ;
  wire \implication_assignment_reg[0]_74 ;
  wire \implication_assignment_reg[0]_75 ;
  wire \implication_assignment_reg[0]_76 ;
  wire \implication_assignment_reg[0]_77 ;
  wire \implication_assignment_reg[0]_78 ;
  wire \implication_assignment_reg[0]_79 ;
  wire \implication_assignment_reg[0]_8 ;
  wire \implication_assignment_reg[0]_80 ;
  wire \implication_assignment_reg[0]_81 ;
  wire \implication_assignment_reg[0]_82 ;
  wire \implication_assignment_reg[0]_83 ;
  wire \implication_assignment_reg[0]_84 ;
  wire \implication_assignment_reg[0]_85 ;
  wire \implication_assignment_reg[0]_86 ;
  wire \implication_assignment_reg[0]_87 ;
  wire \implication_assignment_reg[0]_88 ;
  wire \implication_assignment_reg[0]_89 ;
  wire \implication_assignment_reg[0]_9 ;
  wire \implication_assignment_reg[0]_90 ;
  wire \implication_assignment_reg[0]_91 ;
  wire \implication_assignment_reg[0]_92 ;
  wire \implication_assignment_reg[0]_93 ;
  wire \implication_assignment_reg[0]_94 ;
  wire \implication_assignment_reg[0]_95 ;
  wire \implication_assignment_reg[0]_96 ;
  wire \implication_assignment_reg[0]_97 ;
  wire \implication_assignment_reg[0]_98 ;
  wire \implication_assignment_reg[0]_99 ;
  wire \implication_assignment_reg[0]_i_100_n_0 ;
  wire \implication_assignment_reg[0]_i_101_n_0 ;
  wire \implication_assignment_reg[0]_i_102_n_0 ;
  wire \implication_assignment_reg[0]_i_103_n_0 ;
  wire \implication_assignment_reg[0]_i_11_n_0 ;
  wire \implication_assignment_reg[0]_i_12_n_0 ;
  wire \implication_assignment_reg[0]_i_13_n_0 ;
  wire \implication_assignment_reg[0]_i_14_n_0 ;
  wire \implication_assignment_reg[0]_i_15_n_0 ;
  wire \implication_assignment_reg[0]_i_16_n_0 ;
  wire \implication_assignment_reg[0]_i_17_n_0 ;
  wire \implication_assignment_reg[0]_i_18_n_0 ;
  wire \implication_assignment_reg[0]_i_19_n_0 ;
  wire \implication_assignment_reg[0]_i_20_n_0 ;
  wire \implication_assignment_reg[0]_i_21_n_0 ;
  wire \implication_assignment_reg[0]_i_22_n_0 ;
  wire \implication_assignment_reg[0]_i_23_n_0 ;
  wire \implication_assignment_reg[0]_i_24_n_0 ;
  wire \implication_assignment_reg[0]_i_3_n_0 ;
  wire \implication_assignment_reg[0]_i_4_n_0 ;
  wire \implication_assignment_reg[0]_i_56_n_0 ;
  wire \implication_assignment_reg[0]_i_57_n_0 ;
  wire \implication_assignment_reg[0]_i_58_n_0 ;
  wire \implication_assignment_reg[0]_i_59_n_0 ;
  wire \implication_assignment_reg[0]_i_5_n_0 ;
  wire \implication_assignment_reg[0]_i_60_n_0 ;
  wire \implication_assignment_reg[0]_i_61_n_0 ;
  wire \implication_assignment_reg[0]_i_62_n_0 ;
  wire \implication_assignment_reg[0]_i_63_n_0 ;
  wire \implication_assignment_reg[0]_i_64_n_0 ;
  wire \implication_assignment_reg[0]_i_65_n_0 ;
  wire \implication_assignment_reg[0]_i_66_n_0 ;
  wire \implication_assignment_reg[0]_i_67_n_0 ;
  wire \implication_assignment_reg[0]_i_68_n_0 ;
  wire \implication_assignment_reg[0]_i_69_n_0 ;
  wire \implication_assignment_reg[0]_i_6_n_0 ;
  wire \implication_assignment_reg[0]_i_70_n_0 ;
  wire \implication_assignment_reg[0]_i_71_n_0 ;
  wire \implication_assignment_reg[0]_i_72_n_0 ;
  wire \implication_assignment_reg[0]_i_73_n_0 ;
  wire \implication_assignment_reg[0]_i_74_n_0 ;
  wire \implication_assignment_reg[0]_i_75_n_0 ;
  wire \implication_assignment_reg[0]_i_76_n_0 ;
  wire \implication_assignment_reg[0]_i_77_n_0 ;
  wire \implication_assignment_reg[0]_i_78_n_0 ;
  wire \implication_assignment_reg[0]_i_79_n_0 ;
  wire \implication_assignment_reg[0]_i_7_n_0 ;
  wire \implication_assignment_reg[0]_i_80_n_0 ;
  wire \implication_assignment_reg[0]_i_81_n_0 ;
  wire \implication_assignment_reg[0]_i_82_n_0 ;
  wire \implication_assignment_reg[0]_i_83_n_0 ;
  wire \implication_assignment_reg[0]_i_84_n_0 ;
  wire \implication_assignment_reg[0]_i_85_n_0 ;
  wire \implication_assignment_reg[0]_i_86_n_0 ;
  wire \implication_assignment_reg[0]_i_87_n_0 ;
  wire \implication_assignment_reg[0]_i_88_n_0 ;
  wire \implication_assignment_reg[0]_i_89_n_0 ;
  wire \implication_assignment_reg[0]_i_8_n_0 ;
  wire \implication_assignment_reg[0]_i_90_n_0 ;
  wire \implication_assignment_reg[0]_i_91_n_0 ;
  wire \implication_assignment_reg[0]_i_92_n_0 ;
  wire \implication_assignment_reg[0]_i_93_n_0 ;
  wire \implication_assignment_reg[0]_i_94_n_0 ;
  wire \implication_assignment_reg[0]_i_95_n_0 ;
  wire \implication_assignment_reg[0]_i_96_n_0 ;
  wire \implication_assignment_reg[0]_i_97_n_0 ;
  wire \implication_assignment_reg[0]_i_98_n_0 ;
  wire \implication_assignment_reg[0]_i_99_n_0 ;
  wire \implication_assignment_reg[0]_rep_0 ;
  wire \implication_assignment_reg[0]_rep_1 ;
  wire \implication_assignment_reg[0]_rep_10 ;
  wire \implication_assignment_reg[0]_rep_11 ;
  wire \implication_assignment_reg[0]_rep_12 ;
  wire \implication_assignment_reg[0]_rep_13 ;
  wire \implication_assignment_reg[0]_rep_14 ;
  wire \implication_assignment_reg[0]_rep_15 ;
  wire \implication_assignment_reg[0]_rep_16 ;
  wire \implication_assignment_reg[0]_rep_17 ;
  wire \implication_assignment_reg[0]_rep_18 ;
  wire \implication_assignment_reg[0]_rep_19 ;
  wire \implication_assignment_reg[0]_rep_2 ;
  wire \implication_assignment_reg[0]_rep_20 ;
  wire \implication_assignment_reg[0]_rep_21 ;
  wire \implication_assignment_reg[0]_rep_22 ;
  wire \implication_assignment_reg[0]_rep_23 ;
  wire \implication_assignment_reg[0]_rep_24 ;
  wire \implication_assignment_reg[0]_rep_25 ;
  wire \implication_assignment_reg[0]_rep_26 ;
  wire \implication_assignment_reg[0]_rep_27 ;
  wire \implication_assignment_reg[0]_rep_28 ;
  wire \implication_assignment_reg[0]_rep_29 ;
  wire \implication_assignment_reg[0]_rep_3 ;
  wire \implication_assignment_reg[0]_rep_30 ;
  wire \implication_assignment_reg[0]_rep_31 ;
  wire \implication_assignment_reg[0]_rep_32 ;
  wire \implication_assignment_reg[0]_rep_33 ;
  wire \implication_assignment_reg[0]_rep_34 ;
  wire \implication_assignment_reg[0]_rep_35 ;
  wire \implication_assignment_reg[0]_rep_36 ;
  wire \implication_assignment_reg[0]_rep_37 ;
  wire \implication_assignment_reg[0]_rep_38 ;
  wire \implication_assignment_reg[0]_rep_39 ;
  wire \implication_assignment_reg[0]_rep_4 ;
  wire \implication_assignment_reg[0]_rep_40 ;
  wire \implication_assignment_reg[0]_rep_41 ;
  wire \implication_assignment_reg[0]_rep_42 ;
  wire \implication_assignment_reg[0]_rep_43 ;
  wire \implication_assignment_reg[0]_rep_44 ;
  wire \implication_assignment_reg[0]_rep_45 ;
  wire \implication_assignment_reg[0]_rep_46 ;
  wire \implication_assignment_reg[0]_rep_47 ;
  wire \implication_assignment_reg[0]_rep_48 ;
  wire \implication_assignment_reg[0]_rep_49 ;
  wire \implication_assignment_reg[0]_rep_5 ;
  wire \implication_assignment_reg[0]_rep_50 ;
  wire \implication_assignment_reg[0]_rep_51 ;
  wire \implication_assignment_reg[0]_rep_52 ;
  wire \implication_assignment_reg[0]_rep_53 ;
  wire \implication_assignment_reg[0]_rep_54 ;
  wire \implication_assignment_reg[0]_rep_55 ;
  wire \implication_assignment_reg[0]_rep_56 ;
  wire \implication_assignment_reg[0]_rep_57 ;
  wire \implication_assignment_reg[0]_rep_58 ;
  wire \implication_assignment_reg[0]_rep_59 ;
  wire \implication_assignment_reg[0]_rep_6 ;
  wire \implication_assignment_reg[0]_rep_60 ;
  wire \implication_assignment_reg[0]_rep_61 ;
  wire \implication_assignment_reg[0]_rep_62 ;
  wire \implication_assignment_reg[0]_rep_63 ;
  wire \implication_assignment_reg[0]_rep_64 ;
  wire \implication_assignment_reg[0]_rep_65 ;
  wire \implication_assignment_reg[0]_rep_66 ;
  wire \implication_assignment_reg[0]_rep_67 ;
  wire \implication_assignment_reg[0]_rep_68 ;
  wire \implication_assignment_reg[0]_rep_69 ;
  wire \implication_assignment_reg[0]_rep_7 ;
  wire \implication_assignment_reg[0]_rep_70 ;
  wire \implication_assignment_reg[0]_rep_71 ;
  wire \implication_assignment_reg[0]_rep_8 ;
  wire \implication_assignment_reg[0]_rep_9 ;
  wire \implication_assignment_reg[0]_rep__0_0 ;
  wire \implication_assignment_reg[0]_rep__0_1 ;
  wire \implication_assignment_reg[0]_rep__0_10 ;
  wire \implication_assignment_reg[0]_rep__0_11 ;
  wire \implication_assignment_reg[0]_rep__0_12 ;
  wire \implication_assignment_reg[0]_rep__0_13 ;
  wire \implication_assignment_reg[0]_rep__0_14 ;
  wire \implication_assignment_reg[0]_rep__0_15 ;
  wire \implication_assignment_reg[0]_rep__0_16 ;
  wire \implication_assignment_reg[0]_rep__0_17 ;
  wire \implication_assignment_reg[0]_rep__0_18 ;
  wire \implication_assignment_reg[0]_rep__0_19 ;
  wire \implication_assignment_reg[0]_rep__0_2 ;
  wire \implication_assignment_reg[0]_rep__0_20 ;
  wire \implication_assignment_reg[0]_rep__0_21 ;
  wire \implication_assignment_reg[0]_rep__0_22 ;
  wire \implication_assignment_reg[0]_rep__0_23 ;
  wire \implication_assignment_reg[0]_rep__0_24 ;
  wire \implication_assignment_reg[0]_rep__0_25 ;
  wire \implication_assignment_reg[0]_rep__0_26 ;
  wire \implication_assignment_reg[0]_rep__0_27 ;
  wire \implication_assignment_reg[0]_rep__0_28 ;
  wire \implication_assignment_reg[0]_rep__0_29 ;
  wire \implication_assignment_reg[0]_rep__0_3 ;
  wire \implication_assignment_reg[0]_rep__0_30 ;
  wire \implication_assignment_reg[0]_rep__0_31 ;
  wire \implication_assignment_reg[0]_rep__0_32 ;
  wire \implication_assignment_reg[0]_rep__0_33 ;
  wire \implication_assignment_reg[0]_rep__0_34 ;
  wire \implication_assignment_reg[0]_rep__0_35 ;
  wire \implication_assignment_reg[0]_rep__0_36 ;
  wire \implication_assignment_reg[0]_rep__0_37 ;
  wire \implication_assignment_reg[0]_rep__0_38 ;
  wire \implication_assignment_reg[0]_rep__0_39 ;
  wire \implication_assignment_reg[0]_rep__0_4 ;
  wire \implication_assignment_reg[0]_rep__0_40 ;
  wire \implication_assignment_reg[0]_rep__0_41 ;
  wire \implication_assignment_reg[0]_rep__0_42 ;
  wire \implication_assignment_reg[0]_rep__0_43 ;
  wire \implication_assignment_reg[0]_rep__0_44 ;
  wire \implication_assignment_reg[0]_rep__0_45 ;
  wire \implication_assignment_reg[0]_rep__0_46 ;
  wire \implication_assignment_reg[0]_rep__0_47 ;
  wire \implication_assignment_reg[0]_rep__0_48 ;
  wire \implication_assignment_reg[0]_rep__0_49 ;
  wire \implication_assignment_reg[0]_rep__0_5 ;
  wire \implication_assignment_reg[0]_rep__0_50 ;
  wire \implication_assignment_reg[0]_rep__0_51 ;
  wire \implication_assignment_reg[0]_rep__0_52 ;
  wire \implication_assignment_reg[0]_rep__0_53 ;
  wire \implication_assignment_reg[0]_rep__0_54 ;
  wire \implication_assignment_reg[0]_rep__0_55 ;
  wire \implication_assignment_reg[0]_rep__0_56 ;
  wire \implication_assignment_reg[0]_rep__0_57 ;
  wire \implication_assignment_reg[0]_rep__0_58 ;
  wire \implication_assignment_reg[0]_rep__0_59 ;
  wire \implication_assignment_reg[0]_rep__0_6 ;
  wire \implication_assignment_reg[0]_rep__0_60 ;
  wire \implication_assignment_reg[0]_rep__0_61 ;
  wire \implication_assignment_reg[0]_rep__0_62 ;
  wire \implication_assignment_reg[0]_rep__0_63 ;
  wire \implication_assignment_reg[0]_rep__0_64 ;
  wire \implication_assignment_reg[0]_rep__0_65 ;
  wire \implication_assignment_reg[0]_rep__0_66 ;
  wire \implication_assignment_reg[0]_rep__0_67 ;
  wire \implication_assignment_reg[0]_rep__0_68 ;
  wire \implication_assignment_reg[0]_rep__0_69 ;
  wire \implication_assignment_reg[0]_rep__0_7 ;
  wire \implication_assignment_reg[0]_rep__0_70 ;
  wire \implication_assignment_reg[0]_rep__0_71 ;
  wire \implication_assignment_reg[0]_rep__0_8 ;
  wire \implication_assignment_reg[0]_rep__0_9 ;
  wire \implication_assignment_reg[0]_rep__0_n_0 ;
  wire \implication_assignment_reg[0]_rep__1_0 ;
  wire \implication_assignment_reg[0]_rep__1_1 ;
  wire \implication_assignment_reg[0]_rep__1_10 ;
  wire \implication_assignment_reg[0]_rep__1_11 ;
  wire \implication_assignment_reg[0]_rep__1_12 ;
  wire \implication_assignment_reg[0]_rep__1_13 ;
  wire \implication_assignment_reg[0]_rep__1_14 ;
  wire \implication_assignment_reg[0]_rep__1_15 ;
  wire \implication_assignment_reg[0]_rep__1_16 ;
  wire \implication_assignment_reg[0]_rep__1_17 ;
  wire \implication_assignment_reg[0]_rep__1_18 ;
  wire \implication_assignment_reg[0]_rep__1_19 ;
  wire \implication_assignment_reg[0]_rep__1_2 ;
  wire \implication_assignment_reg[0]_rep__1_20 ;
  wire \implication_assignment_reg[0]_rep__1_3 ;
  wire \implication_assignment_reg[0]_rep__1_4 ;
  wire \implication_assignment_reg[0]_rep__1_5 ;
  wire \implication_assignment_reg[0]_rep__1_6 ;
  wire \implication_assignment_reg[0]_rep__1_7 ;
  wire \implication_assignment_reg[0]_rep__1_8 ;
  wire \implication_assignment_reg[0]_rep__1_9 ;
  wire \implication_assignment_reg[0]_rep_n_0 ;
  wire [90:0]implication_assignments;
  wire implication_found;
  wire implication_valid_o0;
  wire implication_valid_o_reg;
  wire \implication_variable_id[0]_i_10_0 ;
  wire \implication_variable_id[0]_i_10_1 ;
  wire \implication_variable_id[0]_i_10_2 ;
  wire \implication_variable_id[0]_i_10_3 ;
  wire \implication_variable_id[0]_i_10_4 ;
  wire \implication_variable_id[0]_i_10_5 ;
  wire \implication_variable_id[0]_i_10_6 ;
  wire \implication_variable_id[0]_i_10_7 ;
  wire \implication_variable_id[0]_i_10_n_0 ;
  wire \implication_variable_id[0]_i_11_0 ;
  wire \implication_variable_id[0]_i_11_1 ;
  wire \implication_variable_id[0]_i_11_2 ;
  wire \implication_variable_id[0]_i_11_3 ;
  wire \implication_variable_id[0]_i_11_4 ;
  wire \implication_variable_id[0]_i_11_5 ;
  wire \implication_variable_id[0]_i_11_n_0 ;
  wire \implication_variable_id[0]_i_12_0 ;
  wire \implication_variable_id[0]_i_12_1 ;
  wire \implication_variable_id[0]_i_12_2 ;
  wire \implication_variable_id[0]_i_12_3 ;
  wire \implication_variable_id[0]_i_12_4 ;
  wire \implication_variable_id[0]_i_12_5 ;
  wire \implication_variable_id[0]_i_12_6 ;
  wire \implication_variable_id[0]_i_12_7 ;
  wire \implication_variable_id[0]_i_12_n_0 ;
  wire \implication_variable_id[0]_i_13_0 ;
  wire \implication_variable_id[0]_i_13_1 ;
  wire \implication_variable_id[0]_i_13_2 ;
  wire \implication_variable_id[0]_i_13_3 ;
  wire \implication_variable_id[0]_i_13_4 ;
  wire \implication_variable_id[0]_i_13_5 ;
  wire \implication_variable_id[0]_i_13_6 ;
  wire \implication_variable_id[0]_i_13_7 ;
  wire \implication_variable_id[0]_i_13_n_0 ;
  wire \implication_variable_id[0]_i_1_n_0 ;
  wire \implication_variable_id[0]_i_2_0 ;
  wire \implication_variable_id[0]_i_2_1 ;
  wire \implication_variable_id[0]_i_2_10 ;
  wire \implication_variable_id[0]_i_2_11 ;
  wire \implication_variable_id[0]_i_2_2 ;
  wire \implication_variable_id[0]_i_2_3 ;
  wire \implication_variable_id[0]_i_2_4 ;
  wire \implication_variable_id[0]_i_2_5 ;
  wire \implication_variable_id[0]_i_2_6 ;
  wire \implication_variable_id[0]_i_2_7 ;
  wire \implication_variable_id[0]_i_2_8 ;
  wire \implication_variable_id[0]_i_2_9 ;
  wire \implication_variable_id[0]_i_2_n_0 ;
  wire \implication_variable_id[0]_i_44_n_0 ;
  wire \implication_variable_id[0]_i_45_n_0 ;
  wire \implication_variable_id[0]_i_46_n_0 ;
  wire \implication_variable_id[0]_i_47_n_0 ;
  wire \implication_variable_id[0]_i_6_n_0 ;
  wire \implication_variable_id[0]_i_7_n_0 ;
  wire \implication_variable_id[0]_i_8_n_0 ;
  wire \implication_variable_id[0]_i_9_n_0 ;
  wire \implication_variable_id[1]_i_10_0 ;
  wire \implication_variable_id[1]_i_10_1 ;
  wire \implication_variable_id[1]_i_10_2 ;
  wire \implication_variable_id[1]_i_10_3 ;
  wire \implication_variable_id[1]_i_10_4 ;
  wire \implication_variable_id[1]_i_10_5 ;
  wire \implication_variable_id[1]_i_10_6 ;
  wire \implication_variable_id[1]_i_10_7 ;
  wire \implication_variable_id[1]_i_10_n_0 ;
  wire \implication_variable_id[1]_i_11_0 ;
  wire \implication_variable_id[1]_i_11_1 ;
  wire \implication_variable_id[1]_i_11_2 ;
  wire \implication_variable_id[1]_i_11_3 ;
  wire \implication_variable_id[1]_i_11_4 ;
  wire \implication_variable_id[1]_i_11_5 ;
  wire \implication_variable_id[1]_i_11_n_0 ;
  wire \implication_variable_id[1]_i_12_0 ;
  wire \implication_variable_id[1]_i_12_1 ;
  wire \implication_variable_id[1]_i_12_2 ;
  wire \implication_variable_id[1]_i_12_3 ;
  wire \implication_variable_id[1]_i_12_4 ;
  wire \implication_variable_id[1]_i_12_5 ;
  wire \implication_variable_id[1]_i_12_6 ;
  wire \implication_variable_id[1]_i_12_7 ;
  wire \implication_variable_id[1]_i_12_n_0 ;
  wire \implication_variable_id[1]_i_13_0 ;
  wire \implication_variable_id[1]_i_13_1 ;
  wire \implication_variable_id[1]_i_13_2 ;
  wire \implication_variable_id[1]_i_13_3 ;
  wire \implication_variable_id[1]_i_13_4 ;
  wire \implication_variable_id[1]_i_13_5 ;
  wire \implication_variable_id[1]_i_13_6 ;
  wire \implication_variable_id[1]_i_13_7 ;
  wire \implication_variable_id[1]_i_13_n_0 ;
  wire \implication_variable_id[1]_i_1_n_0 ;
  wire \implication_variable_id[1]_i_2_0 ;
  wire \implication_variable_id[1]_i_2_1 ;
  wire \implication_variable_id[1]_i_2_10 ;
  wire \implication_variable_id[1]_i_2_11 ;
  wire \implication_variable_id[1]_i_2_2 ;
  wire \implication_variable_id[1]_i_2_3 ;
  wire \implication_variable_id[1]_i_2_4 ;
  wire \implication_variable_id[1]_i_2_5 ;
  wire \implication_variable_id[1]_i_2_6 ;
  wire \implication_variable_id[1]_i_2_7 ;
  wire \implication_variable_id[1]_i_2_8 ;
  wire \implication_variable_id[1]_i_2_9 ;
  wire \implication_variable_id[1]_i_2_n_0 ;
  wire \implication_variable_id[1]_i_44_n_0 ;
  wire \implication_variable_id[1]_i_45_n_0 ;
  wire \implication_variable_id[1]_i_46_n_0 ;
  wire \implication_variable_id[1]_i_47_n_0 ;
  wire \implication_variable_id[1]_i_6_n_0 ;
  wire \implication_variable_id[1]_i_7_n_0 ;
  wire \implication_variable_id[1]_i_8_n_0 ;
  wire \implication_variable_id[1]_i_9_n_0 ;
  wire \implication_variable_id[2]_i_10_0 ;
  wire \implication_variable_id[2]_i_10_1 ;
  wire \implication_variable_id[2]_i_10_2 ;
  wire \implication_variable_id[2]_i_10_3 ;
  wire \implication_variable_id[2]_i_10_4 ;
  wire \implication_variable_id[2]_i_10_5 ;
  wire \implication_variable_id[2]_i_10_6 ;
  wire \implication_variable_id[2]_i_10_7 ;
  wire \implication_variable_id[2]_i_10_n_0 ;
  wire \implication_variable_id[2]_i_11_0 ;
  wire \implication_variable_id[2]_i_11_1 ;
  wire \implication_variable_id[2]_i_11_2 ;
  wire \implication_variable_id[2]_i_11_3 ;
  wire \implication_variable_id[2]_i_11_4 ;
  wire \implication_variable_id[2]_i_11_5 ;
  wire \implication_variable_id[2]_i_11_n_0 ;
  wire \implication_variable_id[2]_i_12_0 ;
  wire \implication_variable_id[2]_i_12_1 ;
  wire \implication_variable_id[2]_i_12_2 ;
  wire \implication_variable_id[2]_i_12_3 ;
  wire \implication_variable_id[2]_i_12_4 ;
  wire \implication_variable_id[2]_i_12_5 ;
  wire \implication_variable_id[2]_i_12_6 ;
  wire \implication_variable_id[2]_i_12_7 ;
  wire \implication_variable_id[2]_i_12_n_0 ;
  wire \implication_variable_id[2]_i_13_0 ;
  wire \implication_variable_id[2]_i_13_1 ;
  wire \implication_variable_id[2]_i_13_2 ;
  wire \implication_variable_id[2]_i_13_3 ;
  wire \implication_variable_id[2]_i_13_4 ;
  wire \implication_variable_id[2]_i_13_5 ;
  wire \implication_variable_id[2]_i_13_6 ;
  wire \implication_variable_id[2]_i_13_7 ;
  wire \implication_variable_id[2]_i_13_n_0 ;
  wire \implication_variable_id[2]_i_1_n_0 ;
  wire \implication_variable_id[2]_i_2_0 ;
  wire \implication_variable_id[2]_i_2_1 ;
  wire \implication_variable_id[2]_i_2_10 ;
  wire \implication_variable_id[2]_i_2_11 ;
  wire \implication_variable_id[2]_i_2_2 ;
  wire \implication_variable_id[2]_i_2_3 ;
  wire \implication_variable_id[2]_i_2_4 ;
  wire \implication_variable_id[2]_i_2_5 ;
  wire \implication_variable_id[2]_i_2_6 ;
  wire \implication_variable_id[2]_i_2_7 ;
  wire \implication_variable_id[2]_i_2_8 ;
  wire \implication_variable_id[2]_i_2_9 ;
  wire \implication_variable_id[2]_i_2_n_0 ;
  wire \implication_variable_id[2]_i_44_n_0 ;
  wire \implication_variable_id[2]_i_45_n_0 ;
  wire \implication_variable_id[2]_i_46_n_0 ;
  wire \implication_variable_id[2]_i_47_n_0 ;
  wire \implication_variable_id[2]_i_6_n_0 ;
  wire \implication_variable_id[2]_i_7_n_0 ;
  wire \implication_variable_id[2]_i_8_n_0 ;
  wire \implication_variable_id[2]_i_9_n_0 ;
  wire \implication_variable_id[3]_i_10_0 ;
  wire \implication_variable_id[3]_i_10_1 ;
  wire \implication_variable_id[3]_i_10_2 ;
  wire \implication_variable_id[3]_i_10_3 ;
  wire \implication_variable_id[3]_i_10_4 ;
  wire \implication_variable_id[3]_i_10_5 ;
  wire \implication_variable_id[3]_i_10_n_0 ;
  wire \implication_variable_id[3]_i_11_0 ;
  wire \implication_variable_id[3]_i_11_1 ;
  wire \implication_variable_id[3]_i_11_2 ;
  wire \implication_variable_id[3]_i_11_3 ;
  wire \implication_variable_id[3]_i_11_4 ;
  wire \implication_variable_id[3]_i_11_5 ;
  wire \implication_variable_id[3]_i_11_6 ;
  wire \implication_variable_id[3]_i_11_7 ;
  wire \implication_variable_id[3]_i_11_n_0 ;
  wire \implication_variable_id[3]_i_20_n_0 ;
  wire \implication_variable_id[3]_i_21_n_0 ;
  wire \implication_variable_id[3]_i_23_n_0 ;
  wire \implication_variable_id[3]_i_24_n_0 ;
  wire \implication_variable_id[3]_i_25_n_0 ;
  wire \implication_variable_id[3]_i_26_n_0 ;
  wire \implication_variable_id[3]_i_27_n_0 ;
  wire \implication_variable_id[3]_i_2_n_0 ;
  wire \implication_variable_id[3]_i_3_n_0 ;
  wire \implication_variable_id[3]_i_4_0 ;
  wire \implication_variable_id[3]_i_4_1 ;
  wire \implication_variable_id[3]_i_4_2 ;
  wire \implication_variable_id[3]_i_4_3 ;
  wire \implication_variable_id[3]_i_4_4 ;
  wire \implication_variable_id[3]_i_4_5 ;
  wire \implication_variable_id[3]_i_4_6 ;
  wire \implication_variable_id[3]_i_4_7 ;
  wire \implication_variable_id[3]_i_4_n_0 ;
  wire \implication_variable_id[3]_i_59_n_0 ;
  wire \implication_variable_id[3]_i_5_0 ;
  wire \implication_variable_id[3]_i_5_1 ;
  wire \implication_variable_id[3]_i_5_2 ;
  wire \implication_variable_id[3]_i_5_3 ;
  wire \implication_variable_id[3]_i_5_4 ;
  wire \implication_variable_id[3]_i_5_5 ;
  wire \implication_variable_id[3]_i_5_6 ;
  wire \implication_variable_id[3]_i_5_7 ;
  wire \implication_variable_id[3]_i_5_n_0 ;
  wire \implication_variable_id[3]_i_7_0 ;
  wire \implication_variable_id[3]_i_7_1 ;
  wire \implication_variable_id[3]_i_7_2 ;
  wire \implication_variable_id[3]_i_7_3 ;
  wire \implication_variable_id[3]_i_7_4 ;
  wire \implication_variable_id[3]_i_7_n_0 ;
  wire \implication_variable_id[4]_i_118_n_0 ;
  wire \implication_variable_id[4]_i_119_n_0 ;
  wire \implication_variable_id[4]_i_11_0 ;
  wire \implication_variable_id[4]_i_11_1 ;
  wire \implication_variable_id[4]_i_11_2 ;
  wire \implication_variable_id[4]_i_11_3 ;
  wire \implication_variable_id[4]_i_11_4 ;
  wire \implication_variable_id[4]_i_11_n_0 ;
  wire \implication_variable_id[4]_i_120_n_0 ;
  wire \implication_variable_id[4]_i_121_n_0 ;
  wire \implication_variable_id[4]_i_122_n_0 ;
  wire \implication_variable_id[4]_i_123_n_0 ;
  wire \implication_variable_id[4]_i_124_n_0 ;
  wire \implication_variable_id[4]_i_125_n_0 ;
  wire \implication_variable_id[4]_i_126_n_0 ;
  wire \implication_variable_id[4]_i_127_n_0 ;
  wire \implication_variable_id[4]_i_128_n_0 ;
  wire \implication_variable_id[4]_i_129_n_0 ;
  wire \implication_variable_id[4]_i_130_n_0 ;
  wire \implication_variable_id[4]_i_131_n_0 ;
  wire \implication_variable_id[4]_i_132_n_0 ;
  wire \implication_variable_id[4]_i_133_n_0 ;
  wire \implication_variable_id[4]_i_14_0 ;
  wire \implication_variable_id[4]_i_14_1 ;
  wire \implication_variable_id[4]_i_14_2 ;
  wire \implication_variable_id[4]_i_14_3 ;
  wire \implication_variable_id[4]_i_14_4 ;
  wire \implication_variable_id[4]_i_14_5 ;
  wire \implication_variable_id[4]_i_14_n_0 ;
  wire \implication_variable_id[4]_i_15_0 ;
  wire \implication_variable_id[4]_i_15_1 ;
  wire \implication_variable_id[4]_i_15_2 ;
  wire \implication_variable_id[4]_i_15_3 ;
  wire \implication_variable_id[4]_i_15_4 ;
  wire \implication_variable_id[4]_i_15_5 ;
  wire \implication_variable_id[4]_i_15_6 ;
  wire \implication_variable_id[4]_i_15_7 ;
  wire \implication_variable_id[4]_i_15_n_0 ;
  wire \implication_variable_id[4]_i_1_n_0 ;
  wire \implication_variable_id[4]_i_20_n_0 ;
  wire \implication_variable_id[4]_i_32_n_0 ;
  wire \implication_variable_id[4]_i_33_n_0 ;
  wire \implication_variable_id[4]_i_35_n_0 ;
  wire \implication_variable_id[4]_i_36_n_0 ;
  wire \implication_variable_id[4]_i_37_n_0 ;
  wire \implication_variable_id[4]_i_38_n_0 ;
  wire \implication_variable_id[4]_i_39_n_0 ;
  wire \implication_variable_id[4]_i_4_n_0 ;
  wire \implication_variable_id[4]_i_55_n_0 ;
  wire \implication_variable_id[4]_i_56_n_0 ;
  wire \implication_variable_id[4]_i_57_n_0 ;
  wire \implication_variable_id[4]_i_58_n_0 ;
  wire \implication_variable_id[4]_i_59_n_0 ;
  wire \implication_variable_id[4]_i_5_n_0 ;
  wire \implication_variable_id[4]_i_60_n_0 ;
  wire \implication_variable_id[4]_i_6_n_0 ;
  wire \implication_variable_id[4]_i_7_n_0 ;
  wire \implication_variable_id[4]_i_85_n_0 ;
  wire \implication_variable_id[4]_i_8_0 ;
  wire \implication_variable_id[4]_i_8_1 ;
  wire \implication_variable_id[4]_i_8_2 ;
  wire \implication_variable_id[4]_i_8_3 ;
  wire \implication_variable_id[4]_i_8_4 ;
  wire \implication_variable_id[4]_i_8_5 ;
  wire \implication_variable_id[4]_i_8_6 ;
  wire \implication_variable_id[4]_i_8_7 ;
  wire \implication_variable_id[4]_i_8_n_0 ;
  wire \implication_variable_id[4]_i_9_0 ;
  wire \implication_variable_id[4]_i_9_1 ;
  wire \implication_variable_id[4]_i_9_2 ;
  wire \implication_variable_id[4]_i_9_3 ;
  wire \implication_variable_id[4]_i_9_4 ;
  wire \implication_variable_id[4]_i_9_5 ;
  wire \implication_variable_id[4]_i_9_6 ;
  wire \implication_variable_id[4]_i_9_7 ;
  wire \implication_variable_id[4]_i_9_n_0 ;
  wire \implication_variable_id_reg[0]_0 ;
  wire \implication_variable_id_reg[0]_i_14_n_0 ;
  wire \implication_variable_id_reg[0]_i_15_0 ;
  wire \implication_variable_id_reg[0]_i_15_1 ;
  wire \implication_variable_id_reg[0]_i_15_2 ;
  wire \implication_variable_id_reg[0]_i_15_3 ;
  wire \implication_variable_id_reg[0]_i_15_n_0 ;
  wire \implication_variable_id_reg[0]_i_29_n_0 ;
  wire \implication_variable_id_reg[0]_i_30_n_0 ;
  wire \implication_variable_id_reg[0]_i_31_n_0 ;
  wire \implication_variable_id_reg[0]_i_32_n_0 ;
  wire \implication_variable_id_reg[0]_i_33_n_0 ;
  wire \implication_variable_id_reg[0]_i_34_n_0 ;
  wire \implication_variable_id_reg[0]_i_35_n_0 ;
  wire \implication_variable_id_reg[0]_i_36_n_0 ;
  wire \implication_variable_id_reg[0]_i_37_n_0 ;
  wire \implication_variable_id_reg[0]_i_38_n_0 ;
  wire \implication_variable_id_reg[0]_i_39_n_0 ;
  wire \implication_variable_id_reg[0]_i_3_n_0 ;
  wire \implication_variable_id_reg[0]_i_40_n_0 ;
  wire \implication_variable_id_reg[0]_i_41_n_0 ;
  wire \implication_variable_id_reg[0]_i_42_n_0 ;
  wire \implication_variable_id_reg[0]_i_43_n_0 ;
  wire \implication_variable_id_reg[0]_i_4_n_0 ;
  wire \implication_variable_id_reg[0]_i_5_n_0 ;
  wire \implication_variable_id_reg[1]_0 ;
  wire \implication_variable_id_reg[1]_i_14_n_0 ;
  wire \implication_variable_id_reg[1]_i_15_0 ;
  wire \implication_variable_id_reg[1]_i_15_1 ;
  wire \implication_variable_id_reg[1]_i_15_2 ;
  wire \implication_variable_id_reg[1]_i_15_3 ;
  wire \implication_variable_id_reg[1]_i_15_n_0 ;
  wire \implication_variable_id_reg[1]_i_29_n_0 ;
  wire \implication_variable_id_reg[1]_i_30_n_0 ;
  wire \implication_variable_id_reg[1]_i_31_n_0 ;
  wire \implication_variable_id_reg[1]_i_32_n_0 ;
  wire \implication_variable_id_reg[1]_i_33_n_0 ;
  wire \implication_variable_id_reg[1]_i_34_n_0 ;
  wire \implication_variable_id_reg[1]_i_35_n_0 ;
  wire \implication_variable_id_reg[1]_i_36_n_0 ;
  wire \implication_variable_id_reg[1]_i_37_n_0 ;
  wire \implication_variable_id_reg[1]_i_38_n_0 ;
  wire \implication_variable_id_reg[1]_i_39_n_0 ;
  wire \implication_variable_id_reg[1]_i_3_n_0 ;
  wire \implication_variable_id_reg[1]_i_40_n_0 ;
  wire \implication_variable_id_reg[1]_i_41_n_0 ;
  wire \implication_variable_id_reg[1]_i_42_n_0 ;
  wire \implication_variable_id_reg[1]_i_43_n_0 ;
  wire \implication_variable_id_reg[1]_i_4_n_0 ;
  wire \implication_variable_id_reg[1]_i_5_n_0 ;
  wire \implication_variable_id_reg[2]_0 ;
  wire \implication_variable_id_reg[2]_i_14_n_0 ;
  wire \implication_variable_id_reg[2]_i_15_0 ;
  wire \implication_variable_id_reg[2]_i_15_1 ;
  wire \implication_variable_id_reg[2]_i_15_2 ;
  wire \implication_variable_id_reg[2]_i_15_3 ;
  wire \implication_variable_id_reg[2]_i_15_n_0 ;
  wire \implication_variable_id_reg[2]_i_29_n_0 ;
  wire \implication_variable_id_reg[2]_i_30_n_0 ;
  wire \implication_variable_id_reg[2]_i_31_n_0 ;
  wire \implication_variable_id_reg[2]_i_32_n_0 ;
  wire \implication_variable_id_reg[2]_i_33_n_0 ;
  wire \implication_variable_id_reg[2]_i_34_n_0 ;
  wire \implication_variable_id_reg[2]_i_35_n_0 ;
  wire \implication_variable_id_reg[2]_i_36_n_0 ;
  wire \implication_variable_id_reg[2]_i_37_n_0 ;
  wire \implication_variable_id_reg[2]_i_38_n_0 ;
  wire \implication_variable_id_reg[2]_i_39_n_0 ;
  wire \implication_variable_id_reg[2]_i_3_n_0 ;
  wire \implication_variable_id_reg[2]_i_40_n_0 ;
  wire \implication_variable_id_reg[2]_i_41_n_0 ;
  wire \implication_variable_id_reg[2]_i_42_n_0 ;
  wire \implication_variable_id_reg[2]_i_43_n_0 ;
  wire \implication_variable_id_reg[2]_i_4_n_0 ;
  wire \implication_variable_id_reg[2]_i_5_n_0 ;
  wire \implication_variable_id_reg[3]_0 ;
  wire \implication_variable_id_reg[3]_i_12_n_0 ;
  wire \implication_variable_id_reg[3]_i_13_n_0 ;
  wire \implication_variable_id_reg[3]_i_14_n_0 ;
  wire \implication_variable_id_reg[3]_i_15_n_0 ;
  wire \implication_variable_id_reg[3]_i_16_n_0 ;
  wire \implication_variable_id_reg[3]_i_17_n_0 ;
  wire \implication_variable_id_reg[3]_i_18_n_0 ;
  wire \implication_variable_id_reg[3]_i_19_n_0 ;
  wire \implication_variable_id_reg[3]_i_1_n_0 ;
  wire \implication_variable_id_reg[3]_i_22_0 ;
  wire \implication_variable_id_reg[3]_i_22_1 ;
  wire \implication_variable_id_reg[3]_i_22_n_0 ;
  wire \implication_variable_id_reg[3]_i_28_n_0 ;
  wire \implication_variable_id_reg[3]_i_29_n_0 ;
  wire \implication_variable_id_reg[3]_i_30_n_0 ;
  wire \implication_variable_id_reg[3]_i_31_n_0 ;
  wire \implication_variable_id_reg[3]_i_32_n_0 ;
  wire \implication_variable_id_reg[3]_i_33_n_0 ;
  wire \implication_variable_id_reg[3]_i_34_n_0 ;
  wire \implication_variable_id_reg[3]_i_6_0 ;
  wire \implication_variable_id_reg[3]_i_6_1 ;
  wire \implication_variable_id_reg[3]_i_6_2 ;
  wire \implication_variable_id_reg[3]_i_6_3 ;
  wire \implication_variable_id_reg[3]_i_6_4 ;
  wire \implication_variable_id_reg[3]_i_6_5 ;
  wire \implication_variable_id_reg[3]_i_6_6 ;
  wire \implication_variable_id_reg[3]_i_6_7 ;
  wire \implication_variable_id_reg[3]_i_6_n_0 ;
  wire \implication_variable_id_reg[3]_i_8_0 ;
  wire \implication_variable_id_reg[3]_i_8_1 ;
  wire \implication_variable_id_reg[3]_i_8_2 ;
  wire \implication_variable_id_reg[3]_i_8_3 ;
  wire \implication_variable_id_reg[3]_i_8_4 ;
  wire \implication_variable_id_reg[3]_i_8_5 ;
  wire \implication_variable_id_reg[3]_i_8_6 ;
  wire \implication_variable_id_reg[3]_i_8_n_0 ;
  wire \implication_variable_id_reg[3]_i_9_0 ;
  wire \implication_variable_id_reg[3]_i_9_1 ;
  wire \implication_variable_id_reg[3]_i_9_2 ;
  wire \implication_variable_id_reg[3]_i_9_3 ;
  wire \implication_variable_id_reg[3]_i_9_4 ;
  wire \implication_variable_id_reg[3]_i_9_n_0 ;
  wire \implication_variable_id_reg[4]_0 ;
  wire \implication_variable_id_reg[4]_i_10_0 ;
  wire \implication_variable_id_reg[4]_i_10_1 ;
  wire \implication_variable_id_reg[4]_i_10_2 ;
  wire \implication_variable_id_reg[4]_i_10_3 ;
  wire \implication_variable_id_reg[4]_i_10_4 ;
  wire \implication_variable_id_reg[4]_i_10_5 ;
  wire \implication_variable_id_reg[4]_i_10_6 ;
  wire \implication_variable_id_reg[4]_i_10_7 ;
  wire \implication_variable_id_reg[4]_i_10_n_0 ;
  wire \implication_variable_id_reg[4]_i_12_0 ;
  wire \implication_variable_id_reg[4]_i_12_1 ;
  wire \implication_variable_id_reg[4]_i_12_2 ;
  wire \implication_variable_id_reg[4]_i_12_3 ;
  wire \implication_variable_id_reg[4]_i_12_4 ;
  wire \implication_variable_id_reg[4]_i_12_5 ;
  wire \implication_variable_id_reg[4]_i_12_6 ;
  wire \implication_variable_id_reg[4]_i_12_n_0 ;
  wire \implication_variable_id_reg[4]_i_13_0 ;
  wire \implication_variable_id_reg[4]_i_13_1 ;
  wire \implication_variable_id_reg[4]_i_13_2 ;
  wire \implication_variable_id_reg[4]_i_13_3 ;
  wire \implication_variable_id_reg[4]_i_13_4 ;
  wire \implication_variable_id_reg[4]_i_13_n_0 ;
  wire \implication_variable_id_reg[4]_i_16_n_0 ;
  wire \implication_variable_id_reg[4]_i_17_n_0 ;
  wire \implication_variable_id_reg[4]_i_18_n_0 ;
  wire \implication_variable_id_reg[4]_i_19_n_0 ;
  wire \implication_variable_id_reg[4]_i_21_n_0 ;
  wire \implication_variable_id_reg[4]_i_22_n_0 ;
  wire \implication_variable_id_reg[4]_i_23_n_0 ;
  wire \implication_variable_id_reg[4]_i_24_n_0 ;
  wire \implication_variable_id_reg[4]_i_25_n_0 ;
  wire \implication_variable_id_reg[4]_i_26_n_0 ;
  wire \implication_variable_id_reg[4]_i_27_n_0 ;
  wire \implication_variable_id_reg[4]_i_28_n_0 ;
  wire \implication_variable_id_reg[4]_i_29_n_0 ;
  wire \implication_variable_id_reg[4]_i_2_n_0 ;
  wire \implication_variable_id_reg[4]_i_30_n_0 ;
  wire \implication_variable_id_reg[4]_i_31_n_0 ;
  wire \implication_variable_id_reg[4]_i_34_0 ;
  wire \implication_variable_id_reg[4]_i_34_1 ;
  wire \implication_variable_id_reg[4]_i_34_n_0 ;
  wire \implication_variable_id_reg[4]_i_3_n_0 ;
  wire \implication_variable_id_reg[4]_i_40_n_0 ;
  wire \implication_variable_id_reg[4]_i_41_n_0 ;
  wire \implication_variable_id_reg[4]_i_42_n_0 ;
  wire \implication_variable_id_reg[4]_i_43_n_0 ;
  wire \implication_variable_id_reg[4]_i_44_n_0 ;
  wire \implication_variable_id_reg[4]_i_45_n_0 ;
  wire \implication_variable_id_reg[4]_i_46_n_0 ;
  wire \implication_variable_id_reg[4]_i_47_n_0 ;
  wire \implication_variable_id_reg[4]_i_48_n_0 ;
  wire \implication_variable_id_reg[4]_i_49_n_0 ;
  wire \implication_variable_id_reg[4]_i_50_n_0 ;
  wire \implication_variable_id_reg[4]_i_51_n_0 ;
  wire \implication_variable_id_reg[4]_i_52_n_0 ;
  wire \implication_variable_id_reg[4]_i_53_n_0 ;
  wire \implication_variable_id_reg[4]_i_54_n_0 ;
  wire [1:0]implication_variable_ids;
  wire [90:0]is_unit;
  wire [6:1]p_0_in;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire [0:0]s01_axi_aresetn_0;
  wire s01_axi_aresetn_1;
  wire s01_axi_aresetn_10;
  wire s01_axi_aresetn_100;
  wire s01_axi_aresetn_101;
  wire s01_axi_aresetn_102;
  wire s01_axi_aresetn_103;
  wire s01_axi_aresetn_104;
  wire s01_axi_aresetn_105;
  wire s01_axi_aresetn_106;
  wire s01_axi_aresetn_107;
  wire s01_axi_aresetn_108;
  wire s01_axi_aresetn_109;
  wire s01_axi_aresetn_11;
  wire s01_axi_aresetn_110;
  wire s01_axi_aresetn_111;
  wire s01_axi_aresetn_112;
  wire s01_axi_aresetn_113;
  wire s01_axi_aresetn_114;
  wire s01_axi_aresetn_115;
  wire s01_axi_aresetn_116;
  wire s01_axi_aresetn_117;
  wire s01_axi_aresetn_118;
  wire s01_axi_aresetn_119;
  wire s01_axi_aresetn_12;
  wire s01_axi_aresetn_120;
  wire s01_axi_aresetn_121;
  wire s01_axi_aresetn_122;
  wire s01_axi_aresetn_123;
  wire s01_axi_aresetn_124;
  wire s01_axi_aresetn_125;
  wire s01_axi_aresetn_126;
  wire s01_axi_aresetn_127;
  wire s01_axi_aresetn_13;
  wire s01_axi_aresetn_14;
  wire s01_axi_aresetn_15;
  wire s01_axi_aresetn_16;
  wire s01_axi_aresetn_17;
  wire s01_axi_aresetn_18;
  wire s01_axi_aresetn_19;
  wire s01_axi_aresetn_2;
  wire s01_axi_aresetn_20;
  wire s01_axi_aresetn_21;
  wire s01_axi_aresetn_22;
  wire s01_axi_aresetn_23;
  wire s01_axi_aresetn_24;
  wire s01_axi_aresetn_25;
  wire s01_axi_aresetn_26;
  wire s01_axi_aresetn_27;
  wire s01_axi_aresetn_28;
  wire s01_axi_aresetn_29;
  wire s01_axi_aresetn_3;
  wire s01_axi_aresetn_30;
  wire s01_axi_aresetn_31;
  wire s01_axi_aresetn_32;
  wire s01_axi_aresetn_33;
  wire s01_axi_aresetn_34;
  wire s01_axi_aresetn_35;
  wire s01_axi_aresetn_36;
  wire s01_axi_aresetn_37;
  wire s01_axi_aresetn_38;
  wire s01_axi_aresetn_39;
  wire s01_axi_aresetn_4;
  wire s01_axi_aresetn_40;
  wire s01_axi_aresetn_41;
  wire s01_axi_aresetn_42;
  wire s01_axi_aresetn_43;
  wire s01_axi_aresetn_44;
  wire s01_axi_aresetn_45;
  wire s01_axi_aresetn_46;
  wire s01_axi_aresetn_47;
  wire s01_axi_aresetn_48;
  wire s01_axi_aresetn_49;
  wire s01_axi_aresetn_5;
  wire s01_axi_aresetn_50;
  wire s01_axi_aresetn_51;
  wire s01_axi_aresetn_52;
  wire s01_axi_aresetn_53;
  wire s01_axi_aresetn_54;
  wire s01_axi_aresetn_55;
  wire s01_axi_aresetn_56;
  wire s01_axi_aresetn_57;
  wire s01_axi_aresetn_58;
  wire s01_axi_aresetn_59;
  wire s01_axi_aresetn_6;
  wire s01_axi_aresetn_60;
  wire s01_axi_aresetn_61;
  wire s01_axi_aresetn_62;
  wire s01_axi_aresetn_63;
  wire s01_axi_aresetn_64;
  wire s01_axi_aresetn_65;
  wire s01_axi_aresetn_66;
  wire s01_axi_aresetn_67;
  wire s01_axi_aresetn_68;
  wire s01_axi_aresetn_69;
  wire s01_axi_aresetn_7;
  wire s01_axi_aresetn_70;
  wire s01_axi_aresetn_71;
  wire s01_axi_aresetn_72;
  wire s01_axi_aresetn_73;
  wire s01_axi_aresetn_74;
  wire s01_axi_aresetn_75;
  wire s01_axi_aresetn_76;
  wire s01_axi_aresetn_77;
  wire s01_axi_aresetn_78;
  wire s01_axi_aresetn_79;
  wire s01_axi_aresetn_8;
  wire s01_axi_aresetn_80;
  wire s01_axi_aresetn_81;
  wire s01_axi_aresetn_82;
  wire s01_axi_aresetn_83;
  wire s01_axi_aresetn_84;
  wire s01_axi_aresetn_85;
  wire s01_axi_aresetn_86;
  wire s01_axi_aresetn_87;
  wire s01_axi_aresetn_88;
  wire s01_axi_aresetn_89;
  wire s01_axi_aresetn_9;
  wire s01_axi_aresetn_90;
  wire s01_axi_aresetn_91;
  wire s01_axi_aresetn_92;
  wire s01_axi_aresetn_93;
  wire s01_axi_aresetn_94;
  wire s01_axi_aresetn_95;
  wire s01_axi_aresetn_96;
  wire s01_axi_aresetn_97;
  wire s01_axi_aresetn_98;
  wire s01_axi_aresetn_99;
  wire state_i_1_n_0;
  wire state_reg_0;
  wire state_reg_n_0;
  wire [4:0]\variable_1_assignment[1]_i_3__43_0 ;
  wire \variable_1_assignment[1]_i_3__43_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__44_0 ;
  wire \variable_1_assignment[1]_i_3__44_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__45_0 ;
  wire \variable_1_assignment[1]_i_3__45_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__46_0 ;
  wire \variable_1_assignment[1]_i_3__46_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__47_0 ;
  wire \variable_1_assignment[1]_i_3__47_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__48_0 ;
  wire \variable_1_assignment[1]_i_3__48_n_0 ;
  wire \variable_1_assignment[1]_i_3__49_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__50_0 ;
  wire \variable_1_assignment[1]_i_3__50_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__51_0 ;
  wire \variable_1_assignment[1]_i_3__51_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__52_0 ;
  wire \variable_1_assignment[1]_i_3__52_n_0 ;
  wire \variable_1_assignment[1]_i_3__53_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__54_0 ;
  wire \variable_1_assignment[1]_i_3__54_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__55_0 ;
  wire \variable_1_assignment[1]_i_3__55_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__56_0 ;
  wire \variable_1_assignment[1]_i_3__56_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__57_0 ;
  wire \variable_1_assignment[1]_i_3__57_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__58_0 ;
  wire \variable_1_assignment[1]_i_3__58_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__59_0 ;
  wire \variable_1_assignment[1]_i_3__59_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__60_0 ;
  wire \variable_1_assignment[1]_i_3__60_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__61_0 ;
  wire \variable_1_assignment[1]_i_3__61_n_0 ;
  wire \variable_1_assignment[1]_i_3__62_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__63_0 ;
  wire \variable_1_assignment[1]_i_3__63_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__64_0 ;
  wire \variable_1_assignment[1]_i_3__64_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__65_0 ;
  wire \variable_1_assignment[1]_i_3__65_n_0 ;
  wire \variable_1_assignment[1]_i_3__66_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__67_0 ;
  wire \variable_1_assignment[1]_i_3__67_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__68_0 ;
  wire \variable_1_assignment[1]_i_3__68_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__69_0 ;
  wire \variable_1_assignment[1]_i_3__69_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__70_0 ;
  wire \variable_1_assignment[1]_i_3__70_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__71_0 ;
  wire \variable_1_assignment[1]_i_3__71_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__72_0 ;
  wire \variable_1_assignment[1]_i_3__72_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__73_0 ;
  wire \variable_1_assignment[1]_i_3__73_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_3__74_0 ;
  wire \variable_1_assignment[1]_i_3__74_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4_0 ;
  wire \variable_1_assignment[1]_i_4__0_n_0 ;
  wire \variable_1_assignment[1]_i_4__10_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__11_0 ;
  wire \variable_1_assignment[1]_i_4__11_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__12_0 ;
  wire \variable_1_assignment[1]_i_4__12_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__13_0 ;
  wire \variable_1_assignment[1]_i_4__13_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__14_0 ;
  wire \variable_1_assignment[1]_i_4__14_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__15_0 ;
  wire \variable_1_assignment[1]_i_4__15_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__16_0 ;
  wire \variable_1_assignment[1]_i_4__16_n_0 ;
  wire \variable_1_assignment[1]_i_4__17_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__18_0 ;
  wire \variable_1_assignment[1]_i_4__18_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__19_0 ;
  wire \variable_1_assignment[1]_i_4__19_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__1_0 ;
  wire \variable_1_assignment[1]_i_4__1_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__20_0 ;
  wire \variable_1_assignment[1]_i_4__20_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__21_0 ;
  wire \variable_1_assignment[1]_i_4__21_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__22_0 ;
  wire \variable_1_assignment[1]_i_4__22_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__23_0 ;
  wire \variable_1_assignment[1]_i_4__23_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__24_0 ;
  wire \variable_1_assignment[1]_i_4__24_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__25_0 ;
  wire \variable_1_assignment[1]_i_4__25_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__26_0 ;
  wire \variable_1_assignment[1]_i_4__26_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__27_0 ;
  wire \variable_1_assignment[1]_i_4__27_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__28_0 ;
  wire \variable_1_assignment[1]_i_4__28_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__29_0 ;
  wire \variable_1_assignment[1]_i_4__29_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__2_0 ;
  wire \variable_1_assignment[1]_i_4__2_n_0 ;
  wire \variable_1_assignment[1]_i_4__30_n_0 ;
  wire \variable_1_assignment[1]_i_4__31_n_0 ;
  wire \variable_1_assignment[1]_i_4__32_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__33_0 ;
  wire \variable_1_assignment[1]_i_4__33_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__34_0 ;
  wire \variable_1_assignment[1]_i_4__34_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__35_0 ;
  wire \variable_1_assignment[1]_i_4__35_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__36_0 ;
  wire \variable_1_assignment[1]_i_4__36_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__37_0 ;
  wire \variable_1_assignment[1]_i_4__37_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__38_0 ;
  wire \variable_1_assignment[1]_i_4__38_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__39_0 ;
  wire \variable_1_assignment[1]_i_4__39_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__3_0 ;
  wire \variable_1_assignment[1]_i_4__3_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__40_0 ;
  wire \variable_1_assignment[1]_i_4__40_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__41_0 ;
  wire \variable_1_assignment[1]_i_4__41_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__42_0 ;
  wire \variable_1_assignment[1]_i_4__42_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__43_0 ;
  wire \variable_1_assignment[1]_i_4__43_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__44_0 ;
  wire \variable_1_assignment[1]_i_4__44_n_0 ;
  wire \variable_1_assignment[1]_i_4__45_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__46_0 ;
  wire \variable_1_assignment[1]_i_4__46_n_0 ;
  wire \variable_1_assignment[1]_i_4__47_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__48_0 ;
  wire \variable_1_assignment[1]_i_4__48_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__49_0 ;
  wire \variable_1_assignment[1]_i_4__49_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__4_0 ;
  wire \variable_1_assignment[1]_i_4__4_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__50_0 ;
  wire \variable_1_assignment[1]_i_4__50_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__51_0 ;
  wire \variable_1_assignment[1]_i_4__51_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__52_0 ;
  wire \variable_1_assignment[1]_i_4__52_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__53_0 ;
  wire \variable_1_assignment[1]_i_4__53_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__54_0 ;
  wire \variable_1_assignment[1]_i_4__54_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__55_0 ;
  wire \variable_1_assignment[1]_i_4__55_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__56_0 ;
  wire \variable_1_assignment[1]_i_4__56_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__57_0 ;
  wire \variable_1_assignment[1]_i_4__57_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__58_0 ;
  wire \variable_1_assignment[1]_i_4__58_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__59_0 ;
  wire \variable_1_assignment[1]_i_4__59_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__5_0 ;
  wire \variable_1_assignment[1]_i_4__5_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__60_0 ;
  wire \variable_1_assignment[1]_i_4__60_n_0 ;
  wire \variable_1_assignment[1]_i_4__61_n_0 ;
  wire \variable_1_assignment[1]_i_4__62_n_0 ;
  wire \variable_1_assignment[1]_i_4__63_n_0 ;
  wire \variable_1_assignment[1]_i_4__64_n_0 ;
  wire \variable_1_assignment[1]_i_4__65_n_0 ;
  wire \variable_1_assignment[1]_i_4__66_n_0 ;
  wire \variable_1_assignment[1]_i_4__67_n_0 ;
  wire \variable_1_assignment[1]_i_4__68_n_0 ;
  wire \variable_1_assignment[1]_i_4__69_n_0 ;
  wire \variable_1_assignment[1]_i_4__6_n_0 ;
  wire \variable_1_assignment[1]_i_4__70_n_0 ;
  wire \variable_1_assignment[1]_i_4__71_n_0 ;
  wire \variable_1_assignment[1]_i_4__72_n_0 ;
  wire \variable_1_assignment[1]_i_4__73_n_0 ;
  wire \variable_1_assignment[1]_i_4__74_n_0 ;
  wire \variable_1_assignment[1]_i_4__75_n_0 ;
  wire \variable_1_assignment[1]_i_4__76_n_0 ;
  wire \variable_1_assignment[1]_i_4__77_n_0 ;
  wire \variable_1_assignment[1]_i_4__78_n_0 ;
  wire \variable_1_assignment[1]_i_4__79_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__7_0 ;
  wire \variable_1_assignment[1]_i_4__7_n_0 ;
  wire \variable_1_assignment[1]_i_4__80_n_0 ;
  wire \variable_1_assignment[1]_i_4__81_n_0 ;
  wire \variable_1_assignment[1]_i_4__82_n_0 ;
  wire \variable_1_assignment[1]_i_4__83_n_0 ;
  wire \variable_1_assignment[1]_i_4__84_n_0 ;
  wire \variable_1_assignment[1]_i_4__85_n_0 ;
  wire \variable_1_assignment[1]_i_4__86_n_0 ;
  wire \variable_1_assignment[1]_i_4__87_n_0 ;
  wire \variable_1_assignment[1]_i_4__88_n_0 ;
  wire \variable_1_assignment[1]_i_4__8_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_4__9_0 ;
  wire \variable_1_assignment[1]_i_4__9_n_0 ;
  wire \variable_1_assignment[1]_i_4_n_0 ;
  wire \variable_1_assignment[1]_i_5__0_n_0 ;
  wire \variable_1_assignment[1]_i_5__10_n_0 ;
  wire \variable_1_assignment[1]_i_5__11_n_0 ;
  wire \variable_1_assignment[1]_i_5__12_n_0 ;
  wire \variable_1_assignment[1]_i_5__13_n_0 ;
  wire \variable_1_assignment[1]_i_5__14_n_0 ;
  wire \variable_1_assignment[1]_i_5__15_n_0 ;
  wire \variable_1_assignment[1]_i_5__16_n_0 ;
  wire \variable_1_assignment[1]_i_5__17_n_0 ;
  wire \variable_1_assignment[1]_i_5__18_n_0 ;
  wire \variable_1_assignment[1]_i_5__19_n_0 ;
  wire \variable_1_assignment[1]_i_5__1_n_0 ;
  wire \variable_1_assignment[1]_i_5__20_n_0 ;
  wire \variable_1_assignment[1]_i_5__21_n_0 ;
  wire \variable_1_assignment[1]_i_5__22_n_0 ;
  wire \variable_1_assignment[1]_i_5__23_n_0 ;
  wire \variable_1_assignment[1]_i_5__24_n_0 ;
  wire \variable_1_assignment[1]_i_5__25_n_0 ;
  wire \variable_1_assignment[1]_i_5__26_n_0 ;
  wire \variable_1_assignment[1]_i_5__27_n_0 ;
  wire \variable_1_assignment[1]_i_5__28_n_0 ;
  wire \variable_1_assignment[1]_i_5__29_n_0 ;
  wire \variable_1_assignment[1]_i_5__2_n_0 ;
  wire \variable_1_assignment[1]_i_5__30_n_0 ;
  wire \variable_1_assignment[1]_i_5__31_n_0 ;
  wire \variable_1_assignment[1]_i_5__32_n_0 ;
  wire \variable_1_assignment[1]_i_5__33_n_0 ;
  wire \variable_1_assignment[1]_i_5__34_n_0 ;
  wire \variable_1_assignment[1]_i_5__35_n_0 ;
  wire \variable_1_assignment[1]_i_5__36_n_0 ;
  wire \variable_1_assignment[1]_i_5__37_n_0 ;
  wire \variable_1_assignment[1]_i_5__38_n_0 ;
  wire \variable_1_assignment[1]_i_5__39_n_0 ;
  wire \variable_1_assignment[1]_i_5__3_n_0 ;
  wire \variable_1_assignment[1]_i_5__40_n_0 ;
  wire \variable_1_assignment[1]_i_5__41_n_0 ;
  wire \variable_1_assignment[1]_i_5__42_n_0 ;
  wire \variable_1_assignment[1]_i_5__43_n_0 ;
  wire \variable_1_assignment[1]_i_5__44_n_0 ;
  wire \variable_1_assignment[1]_i_5__45_n_0 ;
  wire \variable_1_assignment[1]_i_5__46_n_0 ;
  wire \variable_1_assignment[1]_i_5__47_n_0 ;
  wire \variable_1_assignment[1]_i_5__48_n_0 ;
  wire \variable_1_assignment[1]_i_5__49_n_0 ;
  wire \variable_1_assignment[1]_i_5__4_n_0 ;
  wire \variable_1_assignment[1]_i_5__50_n_0 ;
  wire \variable_1_assignment[1]_i_5__51_n_0 ;
  wire \variable_1_assignment[1]_i_5__52_n_0 ;
  wire \variable_1_assignment[1]_i_5__53_n_0 ;
  wire \variable_1_assignment[1]_i_5__54_n_0 ;
  wire \variable_1_assignment[1]_i_5__55_n_0 ;
  wire \variable_1_assignment[1]_i_5__56_n_0 ;
  wire \variable_1_assignment[1]_i_5__57_n_0 ;
  wire \variable_1_assignment[1]_i_5__5_n_0 ;
  wire [4:0]\variable_1_assignment[1]_i_5__6_0 ;
  wire \variable_1_assignment[1]_i_5__6_n_0 ;
  wire \variable_1_assignment[1]_i_5__7_n_0 ;
  wire \variable_1_assignment[1]_i_5__8_n_0 ;
  wire \variable_1_assignment[1]_i_5__9_n_0 ;
  wire \variable_1_assignment[1]_i_6__0_n_0 ;
  wire \variable_1_assignment[1]_i_6__1_n_0 ;
  wire \variable_1_assignment[1]_i_6__2_n_0 ;
  wire \variable_1_assignment_reg[0] ;
  wire \variable_1_assignment_reg[0]_0 ;
  wire \variable_1_assignment_reg[0]_1 ;
  wire \variable_1_assignment_reg[0]_10 ;
  wire \variable_1_assignment_reg[0]_11 ;
  wire \variable_1_assignment_reg[0]_12 ;
  wire \variable_1_assignment_reg[0]_13 ;
  wire \variable_1_assignment_reg[0]_14 ;
  wire \variable_1_assignment_reg[0]_15 ;
  wire \variable_1_assignment_reg[0]_16 ;
  wire \variable_1_assignment_reg[0]_17 ;
  wire \variable_1_assignment_reg[0]_18 ;
  wire \variable_1_assignment_reg[0]_19 ;
  wire \variable_1_assignment_reg[0]_2 ;
  wire \variable_1_assignment_reg[0]_20 ;
  wire \variable_1_assignment_reg[0]_21 ;
  wire \variable_1_assignment_reg[0]_22 ;
  wire \variable_1_assignment_reg[0]_23 ;
  wire \variable_1_assignment_reg[0]_24 ;
  wire \variable_1_assignment_reg[0]_25 ;
  wire \variable_1_assignment_reg[0]_26 ;
  wire \variable_1_assignment_reg[0]_27 ;
  wire \variable_1_assignment_reg[0]_28 ;
  wire \variable_1_assignment_reg[0]_29 ;
  wire \variable_1_assignment_reg[0]_3 ;
  wire \variable_1_assignment_reg[0]_30 ;
  wire \variable_1_assignment_reg[0]_31 ;
  wire \variable_1_assignment_reg[0]_32 ;
  wire \variable_1_assignment_reg[0]_33 ;
  wire \variable_1_assignment_reg[0]_34 ;
  wire \variable_1_assignment_reg[0]_35 ;
  wire \variable_1_assignment_reg[0]_36 ;
  wire \variable_1_assignment_reg[0]_37 ;
  wire \variable_1_assignment_reg[0]_38 ;
  wire \variable_1_assignment_reg[0]_39 ;
  wire \variable_1_assignment_reg[0]_4 ;
  wire \variable_1_assignment_reg[0]_40 ;
  wire \variable_1_assignment_reg[0]_41 ;
  wire \variable_1_assignment_reg[0]_42 ;
  wire \variable_1_assignment_reg[0]_43 ;
  wire \variable_1_assignment_reg[0]_44 ;
  wire \variable_1_assignment_reg[0]_45 ;
  wire \variable_1_assignment_reg[0]_46 ;
  wire \variable_1_assignment_reg[0]_47 ;
  wire \variable_1_assignment_reg[0]_48 ;
  wire \variable_1_assignment_reg[0]_49 ;
  wire \variable_1_assignment_reg[0]_5 ;
  wire \variable_1_assignment_reg[0]_50 ;
  wire \variable_1_assignment_reg[0]_51 ;
  wire \variable_1_assignment_reg[0]_52 ;
  wire \variable_1_assignment_reg[0]_53 ;
  wire \variable_1_assignment_reg[0]_54 ;
  wire \variable_1_assignment_reg[0]_55 ;
  wire \variable_1_assignment_reg[0]_56 ;
  wire \variable_1_assignment_reg[0]_57 ;
  wire \variable_1_assignment_reg[0]_58 ;
  wire \variable_1_assignment_reg[0]_59 ;
  wire \variable_1_assignment_reg[0]_6 ;
  wire \variable_1_assignment_reg[0]_60 ;
  wire \variable_1_assignment_reg[0]_61 ;
  wire \variable_1_assignment_reg[0]_62 ;
  wire \variable_1_assignment_reg[0]_63 ;
  wire \variable_1_assignment_reg[0]_64 ;
  wire \variable_1_assignment_reg[0]_65 ;
  wire \variable_1_assignment_reg[0]_66 ;
  wire \variable_1_assignment_reg[0]_67 ;
  wire \variable_1_assignment_reg[0]_68 ;
  wire \variable_1_assignment_reg[0]_69 ;
  wire \variable_1_assignment_reg[0]_7 ;
  wire \variable_1_assignment_reg[0]_70 ;
  wire \variable_1_assignment_reg[0]_71 ;
  wire \variable_1_assignment_reg[0]_72 ;
  wire \variable_1_assignment_reg[0]_73 ;
  wire \variable_1_assignment_reg[0]_74 ;
  wire \variable_1_assignment_reg[0]_75 ;
  wire \variable_1_assignment_reg[0]_76 ;
  wire \variable_1_assignment_reg[0]_77 ;
  wire \variable_1_assignment_reg[0]_78 ;
  wire \variable_1_assignment_reg[0]_79 ;
  wire \variable_1_assignment_reg[0]_8 ;
  wire \variable_1_assignment_reg[0]_80 ;
  wire \variable_1_assignment_reg[0]_81 ;
  wire \variable_1_assignment_reg[0]_82 ;
  wire \variable_1_assignment_reg[0]_83 ;
  wire \variable_1_assignment_reg[0]_84 ;
  wire \variable_1_assignment_reg[0]_85 ;
  wire \variable_1_assignment_reg[0]_86 ;
  wire \variable_1_assignment_reg[0]_87 ;
  wire \variable_1_assignment_reg[0]_88 ;
  wire \variable_1_assignment_reg[0]_89 ;
  wire \variable_1_assignment_reg[0]_9 ;
  wire \variable_1_assignment_reg[0]_90 ;
  wire [4:0]\variable_2_assignment[1]_i_2__11_0 ;
  wire [4:0]\variable_2_assignment[1]_i_2__18_0 ;
  wire [4:0]\variable_2_assignment[1]_i_2__25_0 ;
  wire [4:0]\variable_2_assignment[1]_i_2__3_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3_0 ;
  wire \variable_2_assignment[1]_i_3__0_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__10_0 ;
  wire \variable_2_assignment[1]_i_3__10_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__11_0 ;
  wire \variable_2_assignment[1]_i_3__11_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__12_0 ;
  wire \variable_2_assignment[1]_i_3__12_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__13_0 ;
  wire \variable_2_assignment[1]_i_3__13_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__14_0 ;
  wire \variable_2_assignment[1]_i_3__14_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__15_0 ;
  wire \variable_2_assignment[1]_i_3__15_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__16_0 ;
  wire \variable_2_assignment[1]_i_3__16_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__17_0 ;
  wire \variable_2_assignment[1]_i_3__17_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__18_0 ;
  wire \variable_2_assignment[1]_i_3__18_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__19_0 ;
  wire \variable_2_assignment[1]_i_3__19_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__1_0 ;
  wire \variable_2_assignment[1]_i_3__1_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__20_0 ;
  wire \variable_2_assignment[1]_i_3__20_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__21_0 ;
  wire \variable_2_assignment[1]_i_3__21_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__22_0 ;
  wire \variable_2_assignment[1]_i_3__22_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__23_0 ;
  wire \variable_2_assignment[1]_i_3__23_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__24_0 ;
  wire \variable_2_assignment[1]_i_3__24_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__25_0 ;
  wire \variable_2_assignment[1]_i_3__25_n_0 ;
  wire \variable_2_assignment[1]_i_3__26_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__27_0 ;
  wire \variable_2_assignment[1]_i_3__27_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__28_0 ;
  wire \variable_2_assignment[1]_i_3__28_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__29_0 ;
  wire \variable_2_assignment[1]_i_3__29_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__2_0 ;
  wire \variable_2_assignment[1]_i_3__2_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__30_0 ;
  wire \variable_2_assignment[1]_i_3__30_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__31_0 ;
  wire \variable_2_assignment[1]_i_3__31_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__32_0 ;
  wire \variable_2_assignment[1]_i_3__32_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__33_0 ;
  wire \variable_2_assignment[1]_i_3__33_n_0 ;
  wire \variable_2_assignment[1]_i_3__34_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__35_0 ;
  wire \variable_2_assignment[1]_i_3__35_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__36_0 ;
  wire \variable_2_assignment[1]_i_3__36_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__37_0 ;
  wire \variable_2_assignment[1]_i_3__37_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__38_0 ;
  wire \variable_2_assignment[1]_i_3__38_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__39_0 ;
  wire \variable_2_assignment[1]_i_3__39_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__3_0 ;
  wire \variable_2_assignment[1]_i_3__3_n_0 ;
  wire \variable_2_assignment[1]_i_3__40_n_0 ;
  wire \variable_2_assignment[1]_i_3__41_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__42_0 ;
  wire \variable_2_assignment[1]_i_3__42_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__43_0 ;
  wire \variable_2_assignment[1]_i_3__43_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__44_0 ;
  wire \variable_2_assignment[1]_i_3__44_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__45_0 ;
  wire \variable_2_assignment[1]_i_3__45_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__46_0 ;
  wire \variable_2_assignment[1]_i_3__46_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__47_0 ;
  wire \variable_2_assignment[1]_i_3__47_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__48_0 ;
  wire \variable_2_assignment[1]_i_3__48_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__49_0 ;
  wire \variable_2_assignment[1]_i_3__49_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__4_0 ;
  wire \variable_2_assignment[1]_i_3__4_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__50_0 ;
  wire \variable_2_assignment[1]_i_3__50_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__51_0 ;
  wire \variable_2_assignment[1]_i_3__51_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__52_0 ;
  wire \variable_2_assignment[1]_i_3__52_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__53_0 ;
  wire \variable_2_assignment[1]_i_3__53_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__54_0 ;
  wire \variable_2_assignment[1]_i_3__54_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__55_0 ;
  wire \variable_2_assignment[1]_i_3__55_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__56_0 ;
  wire \variable_2_assignment[1]_i_3__56_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__57_0 ;
  wire \variable_2_assignment[1]_i_3__57_n_0 ;
  wire \variable_2_assignment[1]_i_3__58_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__59_0 ;
  wire \variable_2_assignment[1]_i_3__59_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__5_0 ;
  wire \variable_2_assignment[1]_i_3__5_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__60_0 ;
  wire \variable_2_assignment[1]_i_3__60_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__61_0 ;
  wire \variable_2_assignment[1]_i_3__61_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__62_0 ;
  wire \variable_2_assignment[1]_i_3__62_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__63_0 ;
  wire \variable_2_assignment[1]_i_3__63_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__64_0 ;
  wire \variable_2_assignment[1]_i_3__64_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__65_0 ;
  wire \variable_2_assignment[1]_i_3__65_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__66_0 ;
  wire \variable_2_assignment[1]_i_3__66_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__67_0 ;
  wire \variable_2_assignment[1]_i_3__67_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__68_0 ;
  wire \variable_2_assignment[1]_i_3__68_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__69_0 ;
  wire \variable_2_assignment[1]_i_3__69_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__6_0 ;
  wire \variable_2_assignment[1]_i_3__6_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__70_0 ;
  wire \variable_2_assignment[1]_i_3__70_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__71_0 ;
  wire \variable_2_assignment[1]_i_3__71_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__72_0 ;
  wire \variable_2_assignment[1]_i_3__72_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__73_0 ;
  wire \variable_2_assignment[1]_i_3__73_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__74_0 ;
  wire \variable_2_assignment[1]_i_3__74_n_0 ;
  wire \variable_2_assignment[1]_i_3__75_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__76_0 ;
  wire \variable_2_assignment[1]_i_3__76_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__77_0 ;
  wire \variable_2_assignment[1]_i_3__77_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__78_0 ;
  wire \variable_2_assignment[1]_i_3__78_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__79_0 ;
  wire \variable_2_assignment[1]_i_3__79_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__7_0 ;
  wire \variable_2_assignment[1]_i_3__7_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__80_0 ;
  wire \variable_2_assignment[1]_i_3__80_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__81_0 ;
  wire \variable_2_assignment[1]_i_3__81_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__82_0 ;
  wire \variable_2_assignment[1]_i_3__82_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__83_0 ;
  wire \variable_2_assignment[1]_i_3__83_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__84_0 ;
  wire \variable_2_assignment[1]_i_3__84_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__85_0 ;
  wire \variable_2_assignment[1]_i_3__85_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__86_0 ;
  wire \variable_2_assignment[1]_i_3__86_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__87_0 ;
  wire \variable_2_assignment[1]_i_3__87_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__88_0 ;
  wire \variable_2_assignment[1]_i_3__88_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__89_0 ;
  wire \variable_2_assignment[1]_i_3__89_n_0 ;
  wire [4:0]\variable_2_assignment[1]_i_3__8_0 ;
  wire \variable_2_assignment[1]_i_3__8_n_0 ;
  wire \variable_2_assignment[1]_i_3__9_n_0 ;
  wire \variable_2_assignment[1]_i_3_n_0 ;
  wire \variable_2_assignment[1]_i_4__0_n_0 ;
  wire \variable_2_assignment[1]_i_4__10_n_0 ;
  wire \variable_2_assignment[1]_i_4__11_n_0 ;
  wire \variable_2_assignment[1]_i_4__12_n_0 ;
  wire \variable_2_assignment[1]_i_4__13_n_0 ;
  wire \variable_2_assignment[1]_i_4__14_n_0 ;
  wire \variable_2_assignment[1]_i_4__15_n_0 ;
  wire \variable_2_assignment[1]_i_4__16_n_0 ;
  wire \variable_2_assignment[1]_i_4__17_n_0 ;
  wire \variable_2_assignment[1]_i_4__18_n_0 ;
  wire \variable_2_assignment[1]_i_4__19_n_0 ;
  wire \variable_2_assignment[1]_i_4__1_n_0 ;
  wire \variable_2_assignment[1]_i_4__20_n_0 ;
  wire \variable_2_assignment[1]_i_4__21_n_0 ;
  wire \variable_2_assignment[1]_i_4__22_n_0 ;
  wire \variable_2_assignment[1]_i_4__23_n_0 ;
  wire \variable_2_assignment[1]_i_4__24_n_0 ;
  wire \variable_2_assignment[1]_i_4__25_n_0 ;
  wire \variable_2_assignment[1]_i_4__26_n_0 ;
  wire \variable_2_assignment[1]_i_4__27_n_0 ;
  wire \variable_2_assignment[1]_i_4__28_n_0 ;
  wire \variable_2_assignment[1]_i_4__29_n_0 ;
  wire \variable_2_assignment[1]_i_4__2_n_0 ;
  wire \variable_2_assignment[1]_i_4__30_n_0 ;
  wire \variable_2_assignment[1]_i_4__31_n_0 ;
  wire \variable_2_assignment[1]_i_4__32_n_0 ;
  wire \variable_2_assignment[1]_i_4__33_n_0 ;
  wire \variable_2_assignment[1]_i_4__34_n_0 ;
  wire \variable_2_assignment[1]_i_4__35_n_0 ;
  wire \variable_2_assignment[1]_i_4__36_n_0 ;
  wire \variable_2_assignment[1]_i_4__37_n_0 ;
  wire \variable_2_assignment[1]_i_4__38_n_0 ;
  wire \variable_2_assignment[1]_i_4__39_n_0 ;
  wire \variable_2_assignment[1]_i_4__3_n_0 ;
  wire \variable_2_assignment[1]_i_4__40_n_0 ;
  wire \variable_2_assignment[1]_i_4__41_n_0 ;
  wire \variable_2_assignment[1]_i_4__42_n_0 ;
  wire \variable_2_assignment[1]_i_4__43_n_0 ;
  wire \variable_2_assignment[1]_i_4__44_n_0 ;
  wire \variable_2_assignment[1]_i_4__45_n_0 ;
  wire \variable_2_assignment[1]_i_4__46_n_0 ;
  wire \variable_2_assignment[1]_i_4__47_n_0 ;
  wire \variable_2_assignment[1]_i_4__48_n_0 ;
  wire \variable_2_assignment[1]_i_4__49_n_0 ;
  wire \variable_2_assignment[1]_i_4__4_n_0 ;
  wire \variable_2_assignment[1]_i_4__50_n_0 ;
  wire \variable_2_assignment[1]_i_4__51_n_0 ;
  wire \variable_2_assignment[1]_i_4__52_n_0 ;
  wire \variable_2_assignment[1]_i_4__53_n_0 ;
  wire \variable_2_assignment[1]_i_4__54_n_0 ;
  wire \variable_2_assignment[1]_i_4__55_n_0 ;
  wire \variable_2_assignment[1]_i_4__56_n_0 ;
  wire \variable_2_assignment[1]_i_4__57_n_0 ;
  wire \variable_2_assignment[1]_i_4__58_n_0 ;
  wire \variable_2_assignment[1]_i_4__59_n_0 ;
  wire \variable_2_assignment[1]_i_4__5_n_0 ;
  wire \variable_2_assignment[1]_i_4__60_n_0 ;
  wire \variable_2_assignment[1]_i_4__61_n_0 ;
  wire \variable_2_assignment[1]_i_4__62_n_0 ;
  wire \variable_2_assignment[1]_i_4__63_n_0 ;
  wire \variable_2_assignment[1]_i_4__64_n_0 ;
  wire \variable_2_assignment[1]_i_4__65_n_0 ;
  wire \variable_2_assignment[1]_i_4__66_n_0 ;
  wire \variable_2_assignment[1]_i_4__67_n_0 ;
  wire \variable_2_assignment[1]_i_4__68_n_0 ;
  wire \variable_2_assignment[1]_i_4__69_n_0 ;
  wire \variable_2_assignment[1]_i_4__6_n_0 ;
  wire \variable_2_assignment[1]_i_4__70_n_0 ;
  wire \variable_2_assignment[1]_i_4__71_n_0 ;
  wire \variable_2_assignment[1]_i_4__72_n_0 ;
  wire \variable_2_assignment[1]_i_4__73_n_0 ;
  wire \variable_2_assignment[1]_i_4__74_n_0 ;
  wire \variable_2_assignment[1]_i_4__75_n_0 ;
  wire \variable_2_assignment[1]_i_4__76_n_0 ;
  wire \variable_2_assignment[1]_i_4__77_n_0 ;
  wire \variable_2_assignment[1]_i_4__78_n_0 ;
  wire \variable_2_assignment[1]_i_4__79_n_0 ;
  wire \variable_2_assignment[1]_i_4__7_n_0 ;
  wire \variable_2_assignment[1]_i_4__80_n_0 ;
  wire \variable_2_assignment[1]_i_4__81_n_0 ;
  wire \variable_2_assignment[1]_i_4__82_n_0 ;
  wire \variable_2_assignment[1]_i_4__83_n_0 ;
  wire \variable_2_assignment[1]_i_4__84_n_0 ;
  wire \variable_2_assignment[1]_i_4__85_n_0 ;
  wire \variable_2_assignment[1]_i_4__86_n_0 ;
  wire \variable_2_assignment[1]_i_4__87_n_0 ;
  wire \variable_2_assignment[1]_i_4__88_n_0 ;
  wire \variable_2_assignment[1]_i_4__89_n_0 ;
  wire \variable_2_assignment[1]_i_4__8_n_0 ;
  wire \variable_2_assignment[1]_i_4__9_n_0 ;
  wire \variable_2_assignment[1]_i_4_n_0 ;
  wire \variable_2_assignment_reg[0] ;
  wire \variable_2_assignment_reg[0]_0 ;
  wire \variable_2_assignment_reg[0]_1 ;
  wire \variable_2_assignment_reg[0]_10 ;
  wire \variable_2_assignment_reg[0]_100 ;
  wire \variable_2_assignment_reg[0]_101 ;
  wire \variable_2_assignment_reg[0]_102 ;
  wire \variable_2_assignment_reg[0]_103 ;
  wire \variable_2_assignment_reg[0]_104 ;
  wire \variable_2_assignment_reg[0]_105 ;
  wire \variable_2_assignment_reg[0]_106 ;
  wire \variable_2_assignment_reg[0]_107 ;
  wire \variable_2_assignment_reg[0]_108 ;
  wire \variable_2_assignment_reg[0]_109 ;
  wire \variable_2_assignment_reg[0]_11 ;
  wire \variable_2_assignment_reg[0]_110 ;
  wire \variable_2_assignment_reg[0]_111 ;
  wire \variable_2_assignment_reg[0]_112 ;
  wire \variable_2_assignment_reg[0]_113 ;
  wire \variable_2_assignment_reg[0]_114 ;
  wire \variable_2_assignment_reg[0]_115 ;
  wire \variable_2_assignment_reg[0]_116 ;
  wire \variable_2_assignment_reg[0]_117 ;
  wire \variable_2_assignment_reg[0]_118 ;
  wire \variable_2_assignment_reg[0]_119 ;
  wire \variable_2_assignment_reg[0]_12 ;
  wire \variable_2_assignment_reg[0]_120 ;
  wire \variable_2_assignment_reg[0]_121 ;
  wire \variable_2_assignment_reg[0]_122 ;
  wire \variable_2_assignment_reg[0]_123 ;
  wire \variable_2_assignment_reg[0]_124 ;
  wire \variable_2_assignment_reg[0]_125 ;
  wire \variable_2_assignment_reg[0]_126 ;
  wire \variable_2_assignment_reg[0]_127 ;
  wire \variable_2_assignment_reg[0]_128 ;
  wire \variable_2_assignment_reg[0]_129 ;
  wire \variable_2_assignment_reg[0]_13 ;
  wire \variable_2_assignment_reg[0]_130 ;
  wire \variable_2_assignment_reg[0]_131 ;
  wire \variable_2_assignment_reg[0]_132 ;
  wire \variable_2_assignment_reg[0]_133 ;
  wire \variable_2_assignment_reg[0]_134 ;
  wire \variable_2_assignment_reg[0]_135 ;
  wire \variable_2_assignment_reg[0]_136 ;
  wire \variable_2_assignment_reg[0]_137 ;
  wire \variable_2_assignment_reg[0]_138 ;
  wire \variable_2_assignment_reg[0]_139 ;
  wire \variable_2_assignment_reg[0]_14 ;
  wire \variable_2_assignment_reg[0]_140 ;
  wire \variable_2_assignment_reg[0]_141 ;
  wire \variable_2_assignment_reg[0]_142 ;
  wire \variable_2_assignment_reg[0]_143 ;
  wire \variable_2_assignment_reg[0]_144 ;
  wire \variable_2_assignment_reg[0]_145 ;
  wire \variable_2_assignment_reg[0]_146 ;
  wire \variable_2_assignment_reg[0]_147 ;
  wire \variable_2_assignment_reg[0]_148 ;
  wire \variable_2_assignment_reg[0]_149 ;
  wire \variable_2_assignment_reg[0]_15 ;
  wire \variable_2_assignment_reg[0]_150 ;
  wire \variable_2_assignment_reg[0]_151 ;
  wire \variable_2_assignment_reg[0]_152 ;
  wire \variable_2_assignment_reg[0]_153 ;
  wire \variable_2_assignment_reg[0]_154 ;
  wire \variable_2_assignment_reg[0]_155 ;
  wire \variable_2_assignment_reg[0]_156 ;
  wire \variable_2_assignment_reg[0]_157 ;
  wire \variable_2_assignment_reg[0]_158 ;
  wire \variable_2_assignment_reg[0]_159 ;
  wire \variable_2_assignment_reg[0]_16 ;
  wire \variable_2_assignment_reg[0]_160 ;
  wire \variable_2_assignment_reg[0]_161 ;
  wire \variable_2_assignment_reg[0]_162 ;
  wire \variable_2_assignment_reg[0]_163 ;
  wire \variable_2_assignment_reg[0]_164 ;
  wire \variable_2_assignment_reg[0]_165 ;
  wire \variable_2_assignment_reg[0]_166 ;
  wire \variable_2_assignment_reg[0]_167 ;
  wire \variable_2_assignment_reg[0]_168 ;
  wire \variable_2_assignment_reg[0]_169 ;
  wire \variable_2_assignment_reg[0]_17 ;
  wire \variable_2_assignment_reg[0]_170 ;
  wire \variable_2_assignment_reg[0]_171 ;
  wire \variable_2_assignment_reg[0]_172 ;
  wire \variable_2_assignment_reg[0]_173 ;
  wire \variable_2_assignment_reg[0]_174 ;
  wire \variable_2_assignment_reg[0]_175 ;
  wire \variable_2_assignment_reg[0]_176 ;
  wire \variable_2_assignment_reg[0]_177 ;
  wire \variable_2_assignment_reg[0]_178 ;
  wire \variable_2_assignment_reg[0]_179 ;
  wire \variable_2_assignment_reg[0]_18 ;
  wire \variable_2_assignment_reg[0]_180 ;
  wire \variable_2_assignment_reg[0]_181 ;
  wire \variable_2_assignment_reg[0]_19 ;
  wire \variable_2_assignment_reg[0]_2 ;
  wire \variable_2_assignment_reg[0]_20 ;
  wire \variable_2_assignment_reg[0]_21 ;
  wire \variable_2_assignment_reg[0]_22 ;
  wire \variable_2_assignment_reg[0]_23 ;
  wire \variable_2_assignment_reg[0]_24 ;
  wire \variable_2_assignment_reg[0]_25 ;
  wire \variable_2_assignment_reg[0]_26 ;
  wire \variable_2_assignment_reg[0]_27 ;
  wire \variable_2_assignment_reg[0]_28 ;
  wire \variable_2_assignment_reg[0]_29 ;
  wire \variable_2_assignment_reg[0]_3 ;
  wire \variable_2_assignment_reg[0]_30 ;
  wire \variable_2_assignment_reg[0]_31 ;
  wire \variable_2_assignment_reg[0]_32 ;
  wire \variable_2_assignment_reg[0]_33 ;
  wire \variable_2_assignment_reg[0]_34 ;
  wire \variable_2_assignment_reg[0]_35 ;
  wire \variable_2_assignment_reg[0]_36 ;
  wire \variable_2_assignment_reg[0]_37 ;
  wire \variable_2_assignment_reg[0]_38 ;
  wire \variable_2_assignment_reg[0]_39 ;
  wire \variable_2_assignment_reg[0]_4 ;
  wire \variable_2_assignment_reg[0]_40 ;
  wire \variable_2_assignment_reg[0]_41 ;
  wire \variable_2_assignment_reg[0]_42 ;
  wire \variable_2_assignment_reg[0]_43 ;
  wire \variable_2_assignment_reg[0]_44 ;
  wire \variable_2_assignment_reg[0]_45 ;
  wire \variable_2_assignment_reg[0]_46 ;
  wire \variable_2_assignment_reg[0]_47 ;
  wire \variable_2_assignment_reg[0]_48 ;
  wire \variable_2_assignment_reg[0]_49 ;
  wire \variable_2_assignment_reg[0]_5 ;
  wire \variable_2_assignment_reg[0]_50 ;
  wire \variable_2_assignment_reg[0]_51 ;
  wire \variable_2_assignment_reg[0]_52 ;
  wire \variable_2_assignment_reg[0]_53 ;
  wire \variable_2_assignment_reg[0]_54 ;
  wire \variable_2_assignment_reg[0]_55 ;
  wire \variable_2_assignment_reg[0]_56 ;
  wire \variable_2_assignment_reg[0]_57 ;
  wire \variable_2_assignment_reg[0]_58 ;
  wire \variable_2_assignment_reg[0]_59 ;
  wire \variable_2_assignment_reg[0]_6 ;
  wire \variable_2_assignment_reg[0]_60 ;
  wire \variable_2_assignment_reg[0]_61 ;
  wire \variable_2_assignment_reg[0]_62 ;
  wire \variable_2_assignment_reg[0]_63 ;
  wire \variable_2_assignment_reg[0]_64 ;
  wire \variable_2_assignment_reg[0]_65 ;
  wire \variable_2_assignment_reg[0]_66 ;
  wire \variable_2_assignment_reg[0]_67 ;
  wire \variable_2_assignment_reg[0]_68 ;
  wire \variable_2_assignment_reg[0]_69 ;
  wire \variable_2_assignment_reg[0]_7 ;
  wire \variable_2_assignment_reg[0]_70 ;
  wire \variable_2_assignment_reg[0]_71 ;
  wire \variable_2_assignment_reg[0]_72 ;
  wire \variable_2_assignment_reg[0]_73 ;
  wire \variable_2_assignment_reg[0]_74 ;
  wire \variable_2_assignment_reg[0]_75 ;
  wire \variable_2_assignment_reg[0]_76 ;
  wire \variable_2_assignment_reg[0]_77 ;
  wire \variable_2_assignment_reg[0]_78 ;
  wire \variable_2_assignment_reg[0]_79 ;
  wire \variable_2_assignment_reg[0]_8 ;
  wire \variable_2_assignment_reg[0]_80 ;
  wire \variable_2_assignment_reg[0]_81 ;
  wire \variable_2_assignment_reg[0]_82 ;
  wire \variable_2_assignment_reg[0]_83 ;
  wire \variable_2_assignment_reg[0]_84 ;
  wire \variable_2_assignment_reg[0]_85 ;
  wire \variable_2_assignment_reg[0]_86 ;
  wire \variable_2_assignment_reg[0]_87 ;
  wire \variable_2_assignment_reg[0]_88 ;
  wire \variable_2_assignment_reg[0]_89 ;
  wire \variable_2_assignment_reg[0]_9 ;
  wire \variable_2_assignment_reg[0]_90 ;
  wire \variable_2_assignment_reg[0]_91 ;
  wire \variable_2_assignment_reg[0]_92 ;
  wire \variable_2_assignment_reg[0]_93 ;
  wire \variable_2_assignment_reg[0]_94 ;
  wire \variable_2_assignment_reg[0]_95 ;
  wire \variable_2_assignment_reg[0]_96 ;
  wire \variable_2_assignment_reg[0]_97 ;
  wire \variable_2_assignment_reg[0]_98 ;
  wire \variable_2_assignment_reg[0]_99 ;
  wire [2:0]\variable_3_assignment[1]_i_2_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__0_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__10_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__12_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__13_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__16_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__20_0 ;
  wire \variable_3_assignment[1]_i_2__21_0 ;
  wire \variable_3_assignment[1]_i_2__22_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__24_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__25_0 ;
  wire \variable_3_assignment[1]_i_2__28_0 ;
  wire \variable_3_assignment[1]_i_2__29_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__29_1 ;
  wire [2:0]\variable_3_assignment[1]_i_2__2_0 ;
  wire \variable_3_assignment[1]_i_2__30_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__31_0 ;
  wire \variable_3_assignment[1]_i_2__31_1 ;
  wire [4:0]\variable_3_assignment[1]_i_2__32_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__36_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__37_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__38_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__43_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__43_1 ;
  wire [4:0]\variable_3_assignment[1]_i_2__46_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__48_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__49_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__50_0 ;
  wire \variable_3_assignment[1]_i_2__50_1 ;
  wire [4:0]\variable_3_assignment[1]_i_2__51_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__54_0 ;
  wire \variable_3_assignment[1]_i_2__54_1 ;
  wire [4:0]\variable_3_assignment[1]_i_2__55_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__55_1 ;
  wire \variable_3_assignment[1]_i_2__56_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__59_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__61_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__61_1 ;
  wire [4:0]\variable_3_assignment[1]_i_2__62_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__63_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__64_0 ;
  wire \variable_3_assignment[1]_i_2__65_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__66_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__6_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__6_1 ;
  wire [4:0]\variable_3_assignment[1]_i_2__71_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__72_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__73_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__73_1 ;
  wire [4:0]\variable_3_assignment[1]_i_2__76_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__76_1 ;
  wire [2:0]\variable_3_assignment[1]_i_2__79_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__7_0 ;
  wire [2:0]\variable_3_assignment[1]_i_2__82_0 ;
  wire \variable_3_assignment[1]_i_2__85_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__87_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__88_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__8_0 ;
  wire [4:0]\variable_3_assignment[1]_i_2__9_0 ;
  wire [5:0]\variable_3_assignment[1]_i_3__0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__11_0 ;
  wire \variable_3_assignment[1]_i_3__11_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__14_0 ;
  wire \variable_3_assignment[1]_i_3__14_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__15_0 ;
  wire \variable_3_assignment[1]_i_3__15_n_0 ;
  wire \variable_3_assignment[1]_i_3__16_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__17_0 ;
  wire \variable_3_assignment[1]_i_3__17_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__18_0 ;
  wire \variable_3_assignment[1]_i_3__18_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__19_0 ;
  wire \variable_3_assignment[1]_i_3__19_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__1_0 ;
  wire \variable_3_assignment[1]_i_3__1_n_0 ;
  wire \variable_3_assignment[1]_i_3__20_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__21_0 ;
  wire \variable_3_assignment[1]_i_3__21_n_0 ;
  wire [2:0]\variable_3_assignment[1]_i_3__22_0 ;
  wire \variable_3_assignment[1]_i_3__22_n_0 ;
  wire [2:0]\variable_3_assignment[1]_i_3__23_0 ;
  wire \variable_3_assignment[1]_i_3__23_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__24_0 ;
  wire \variable_3_assignment[1]_i_3__24_n_0 ;
  wire \variable_3_assignment[1]_i_3__25_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__26_0 ;
  wire \variable_3_assignment[1]_i_3__26_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__27_0 ;
  wire \variable_3_assignment[1]_i_3__27_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__28_0 ;
  wire \variable_3_assignment[1]_i_3__28_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__29_0 ;
  wire \variable_3_assignment[1]_i_3__29_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__30_0 ;
  wire \variable_3_assignment[1]_i_3__30_n_0 ;
  wire \variable_3_assignment[1]_i_3__31_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__32_0 ;
  wire \variable_3_assignment[1]_i_3__32_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__34_0 ;
  wire \variable_3_assignment[1]_i_3__34_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__35_0 ;
  wire \variable_3_assignment[1]_i_3__35_n_0 ;
  wire \variable_3_assignment[1]_i_3__36_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__37_0 ;
  wire \variable_3_assignment[1]_i_3__37_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__38_0 ;
  wire \variable_3_assignment[1]_i_3__38_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__39_0 ;
  wire \variable_3_assignment[1]_i_3__39_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__3_0 ;
  wire \variable_3_assignment[1]_i_3__3_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__40_0 ;
  wire \variable_3_assignment[1]_i_3__40_n_0 ;
  wire \variable_3_assignment[1]_i_3__41_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__42_0 ;
  wire \variable_3_assignment[1]_i_3__42_n_0 ;
  wire \variable_3_assignment[1]_i_3__43_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__45_0 ;
  wire \variable_3_assignment[1]_i_3__45_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__46_0 ;
  wire \variable_3_assignment[1]_i_3__46_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__48_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__48_1 ;
  wire \variable_3_assignment[1]_i_3__48_n_0 ;
  wire \variable_3_assignment[1]_i_3__49_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__4_0 ;
  wire \variable_3_assignment[1]_i_3__4_n_0 ;
  wire \variable_3_assignment[1]_i_3__50_n_0 ;
  wire \variable_3_assignment[1]_i_3__51_n_0 ;
  wire \variable_3_assignment[1]_i_3__52_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__53_0 ;
  wire \variable_3_assignment[1]_i_3__53_n_0 ;
  wire [2:0]\variable_3_assignment[1]_i_3__54_0 ;
  wire \variable_3_assignment[1]_i_3__54_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__55_0 ;
  wire \variable_3_assignment[1]_i_3__55_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__56_0 ;
  wire \variable_3_assignment[1]_i_3__56_n_0 ;
  wire \variable_3_assignment[1]_i_3__57_n_0 ;
  wire \variable_3_assignment[1]_i_3__59_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__5_0 ;
  wire \variable_3_assignment[1]_i_3__5_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__60_0 ;
  wire \variable_3_assignment[1]_i_3__60_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__62_0 ;
  wire \variable_3_assignment[1]_i_3__62_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__64_0 ;
  wire \variable_3_assignment[1]_i_3__64_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__65_0 ;
  wire \variable_3_assignment[1]_i_3__65_n_0 ;
  wire \variable_3_assignment[1]_i_3__66_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__67_0 ;
  wire \variable_3_assignment[1]_i_3__67_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__68_0 ;
  wire \variable_3_assignment[1]_i_3__68_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__69_0 ;
  wire \variable_3_assignment[1]_i_3__69_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__70_0 ;
  wire \variable_3_assignment[1]_i_3__70_n_0 ;
  wire \variable_3_assignment[1]_i_3__71_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__72_0 ;
  wire \variable_3_assignment[1]_i_3__72_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__73_0 ;
  wire \variable_3_assignment[1]_i_3__73_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__74_0 ;
  wire \variable_3_assignment[1]_i_3__74_n_0 ;
  wire \variable_3_assignment[1]_i_3__75_n_0 ;
  wire \variable_3_assignment[1]_i_3__76_0 ;
  wire \variable_3_assignment[1]_i_3__76_1 ;
  wire [1:0]\variable_3_assignment[1]_i_3__76_2 ;
  wire \variable_3_assignment[1]_i_3__76_3 ;
  wire \variable_3_assignment[1]_i_3__76_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__77_0 ;
  wire \variable_3_assignment[1]_i_3__77_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__78_0 ;
  wire \variable_3_assignment[1]_i_3__78_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__79_0 ;
  wire \variable_3_assignment[1]_i_3__79_n_0 ;
  wire \variable_3_assignment[1]_i_3__7_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__80_0 ;
  wire \variable_3_assignment[1]_i_3__80_n_0 ;
  wire \variable_3_assignment[1]_i_3__81_0 ;
  wire \variable_3_assignment[1]_i_3__81_1 ;
  wire \variable_3_assignment[1]_i_3__81_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__82_0 ;
  wire \variable_3_assignment[1]_i_3__82_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__83_0 ;
  wire \variable_3_assignment[1]_i_3__83_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__84_0 ;
  wire \variable_3_assignment[1]_i_3__84_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__85_0 ;
  wire \variable_3_assignment[1]_i_3__85_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__86_0 ;
  wire \variable_3_assignment[1]_i_3__86_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__87_0 ;
  wire \variable_3_assignment[1]_i_3__87_n_0 ;
  wire \variable_3_assignment[1]_i_3__88_n_0 ;
  wire [4:0]\variable_3_assignment[1]_i_3__89_0 ;
  wire \variable_3_assignment[1]_i_3__89_n_0 ;
  wire \variable_3_assignment[1]_i_3__8_n_0 ;
  wire \variable_3_assignment[1]_i_3__9_n_0 ;
  wire \variable_3_assignment[1]_i_4__0_n_0 ;
  wire \variable_3_assignment[1]_i_4__10_n_0 ;
  wire \variable_3_assignment[1]_i_4__11_n_0 ;
  wire \variable_3_assignment[1]_i_4__12_n_0 ;
  wire \variable_3_assignment[1]_i_4__14_n_0 ;
  wire \variable_3_assignment[1]_i_4__15_n_0 ;
  wire \variable_3_assignment[1]_i_4__16_n_0 ;
  wire \variable_3_assignment[1]_i_4__17_n_0 ;
  wire \variable_3_assignment[1]_i_4__18_n_0 ;
  wire \variable_3_assignment[1]_i_4__1_n_0 ;
  wire \variable_3_assignment[1]_i_4__20_n_0 ;
  wire \variable_3_assignment[1]_i_4__21_n_0 ;
  wire \variable_3_assignment[1]_i_4__22_n_0 ;
  wire \variable_3_assignment[1]_i_4__23_n_0 ;
  wire \variable_3_assignment[1]_i_4__25_n_0 ;
  wire \variable_3_assignment[1]_i_4__26_n_0 ;
  wire \variable_3_assignment[1]_i_4__27_n_0 ;
  wire \variable_3_assignment[1]_i_4__28_n_0 ;
  wire \variable_3_assignment[1]_i_4__29_n_0 ;
  wire \variable_3_assignment[1]_i_4__2_n_0 ;
  wire \variable_3_assignment[1]_i_4__30_n_0 ;
  wire \variable_3_assignment[1]_i_4__31_n_0 ;
  wire \variable_3_assignment[1]_i_4__32_n_0 ;
  wire \variable_3_assignment[1]_i_4__33_n_0 ;
  wire \variable_3_assignment[1]_i_4__34_n_0 ;
  wire \variable_3_assignment[1]_i_4__35_n_0 ;
  wire \variable_3_assignment[1]_i_4__36_n_0 ;
  wire \variable_3_assignment[1]_i_4__37_n_0 ;
  wire \variable_3_assignment[1]_i_4__38_n_0 ;
  wire \variable_3_assignment[1]_i_4__39_n_0 ;
  wire \variable_3_assignment[1]_i_4__3_n_0 ;
  wire \variable_3_assignment[1]_i_4__40_n_0 ;
  wire \variable_3_assignment[1]_i_4__41_n_0 ;
  wire \variable_3_assignment[1]_i_4__42_n_0 ;
  wire \variable_3_assignment[1]_i_4__43_n_0 ;
  wire \variable_3_assignment[1]_i_4__44_n_0 ;
  wire \variable_3_assignment[1]_i_4__45_n_0 ;
  wire \variable_3_assignment[1]_i_4__46_n_0 ;
  wire \variable_3_assignment[1]_i_4__47_n_0 ;
  wire \variable_3_assignment[1]_i_4__48_n_0 ;
  wire \variable_3_assignment[1]_i_4__49_n_0 ;
  wire \variable_3_assignment[1]_i_4__4_n_0 ;
  wire \variable_3_assignment[1]_i_4__50_n_0 ;
  wire \variable_3_assignment[1]_i_4__51_n_0 ;
  wire \variable_3_assignment[1]_i_4__52_n_0 ;
  wire \variable_3_assignment[1]_i_4__53_n_0 ;
  wire \variable_3_assignment[1]_i_4__54_n_0 ;
  wire \variable_3_assignment[1]_i_4__55_n_0 ;
  wire \variable_3_assignment[1]_i_4__56_n_0 ;
  wire \variable_3_assignment[1]_i_4__57_n_0 ;
  wire \variable_3_assignment[1]_i_4__58_n_0 ;
  wire \variable_3_assignment[1]_i_4__59_n_0 ;
  wire \variable_3_assignment[1]_i_4__5_n_0 ;
  wire \variable_3_assignment[1]_i_4__60_n_0 ;
  wire \variable_3_assignment[1]_i_4__61_n_0 ;
  wire \variable_3_assignment[1]_i_4__62_n_0 ;
  wire \variable_3_assignment[1]_i_4__63_n_0 ;
  wire \variable_3_assignment[1]_i_4__64_n_0 ;
  wire \variable_3_assignment[1]_i_4__65_n_0 ;
  wire \variable_3_assignment[1]_i_4__66_n_0 ;
  wire \variable_3_assignment[1]_i_4__67_n_0 ;
  wire \variable_3_assignment[1]_i_4__68_n_0 ;
  wire \variable_3_assignment[1]_i_4__69_n_0 ;
  wire \variable_3_assignment[1]_i_4__6_n_0 ;
  wire \variable_3_assignment[1]_i_4__70_n_0 ;
  wire \variable_3_assignment[1]_i_4__71_n_0 ;
  wire \variable_3_assignment[1]_i_4__72_n_0 ;
  wire \variable_3_assignment[1]_i_4__73_n_0 ;
  wire \variable_3_assignment[1]_i_4__74_n_0 ;
  wire \variable_3_assignment[1]_i_4__75_n_0 ;
  wire \variable_3_assignment[1]_i_4__76_n_0 ;
  wire \variable_3_assignment[1]_i_4__77_n_0 ;
  wire \variable_3_assignment[1]_i_4__78_n_0 ;
  wire \variable_3_assignment[1]_i_4__79_n_0 ;
  wire \variable_3_assignment[1]_i_4__7_n_0 ;
  wire \variable_3_assignment[1]_i_4__80_n_0 ;
  wire \variable_3_assignment[1]_i_4__81_n_0 ;
  wire \variable_3_assignment[1]_i_4__82_n_0 ;
  wire \variable_3_assignment[1]_i_4__83_n_0 ;
  wire \variable_3_assignment[1]_i_4__84_n_0 ;
  wire \variable_3_assignment[1]_i_4__85_n_0 ;
  wire \variable_3_assignment[1]_i_4__86_n_0 ;
  wire \variable_3_assignment[1]_i_4__87_n_0 ;
  wire \variable_3_assignment[1]_i_4__88_n_0 ;
  wire \variable_3_assignment[1]_i_4__8_n_0 ;
  wire \variable_3_assignment[1]_i_4__9_n_0 ;
  wire \variable_3_assignment[1]_i_4_n_0 ;
  wire \variable_3_assignment[1]_i_5__0_n_0 ;
  wire \variable_3_assignment[1]_i_5__10_n_0 ;
  wire \variable_3_assignment[1]_i_5__11_n_0 ;
  wire \variable_3_assignment[1]_i_5__12_n_0 ;
  wire \variable_3_assignment[1]_i_5__13_n_0 ;
  wire \variable_3_assignment[1]_i_5__14_n_0 ;
  wire \variable_3_assignment[1]_i_5__15_n_0 ;
  wire \variable_3_assignment[1]_i_5__16_n_0 ;
  wire \variable_3_assignment[1]_i_5__17_n_0 ;
  wire \variable_3_assignment[1]_i_5__18_n_0 ;
  wire \variable_3_assignment[1]_i_5__19_n_0 ;
  wire \variable_3_assignment[1]_i_5__1_n_0 ;
  wire \variable_3_assignment[1]_i_5__20_n_0 ;
  wire \variable_3_assignment[1]_i_5__21_n_0 ;
  wire \variable_3_assignment[1]_i_5__22_n_0 ;
  wire \variable_3_assignment[1]_i_5__23_n_0 ;
  wire \variable_3_assignment[1]_i_5__24_n_0 ;
  wire \variable_3_assignment[1]_i_5__25_n_0 ;
  wire \variable_3_assignment[1]_i_5__26_n_0 ;
  wire \variable_3_assignment[1]_i_5__27_n_0 ;
  wire \variable_3_assignment[1]_i_5__28_n_0 ;
  wire \variable_3_assignment[1]_i_5__29_n_0 ;
  wire \variable_3_assignment[1]_i_5__2_n_0 ;
  wire \variable_3_assignment[1]_i_5__30_n_0 ;
  wire \variable_3_assignment[1]_i_5__31_n_0 ;
  wire \variable_3_assignment[1]_i_5__32_n_0 ;
  wire \variable_3_assignment[1]_i_5__33_n_0 ;
  wire \variable_3_assignment[1]_i_5__34_n_0 ;
  wire \variable_3_assignment[1]_i_5__35_n_0 ;
  wire \variable_3_assignment[1]_i_5__36_n_0 ;
  wire \variable_3_assignment[1]_i_5__37_n_0 ;
  wire \variable_3_assignment[1]_i_5__38_n_0 ;
  wire \variable_3_assignment[1]_i_5__39_n_0 ;
  wire \variable_3_assignment[1]_i_5__3_n_0 ;
  wire \variable_3_assignment[1]_i_5__40_n_0 ;
  wire \variable_3_assignment[1]_i_5__41_n_0 ;
  wire \variable_3_assignment[1]_i_5__42_n_0 ;
  wire \variable_3_assignment[1]_i_5__43_n_0 ;
  wire \variable_3_assignment[1]_i_5__44_n_0 ;
  wire \variable_3_assignment[1]_i_5__45_n_0 ;
  wire \variable_3_assignment[1]_i_5__46_n_0 ;
  wire \variable_3_assignment[1]_i_5__47_n_0 ;
  wire \variable_3_assignment[1]_i_5__48_n_0 ;
  wire \variable_3_assignment[1]_i_5__49_n_0 ;
  wire \variable_3_assignment[1]_i_5__4_n_0 ;
  wire \variable_3_assignment[1]_i_5__50_n_0 ;
  wire \variable_3_assignment[1]_i_5__51_n_0 ;
  wire \variable_3_assignment[1]_i_5__53_n_0 ;
  wire \variable_3_assignment[1]_i_5__54_n_0 ;
  wire \variable_3_assignment[1]_i_5__55_n_0 ;
  wire \variable_3_assignment[1]_i_5__56_n_0 ;
  wire \variable_3_assignment[1]_i_5__57_n_0 ;
  wire \variable_3_assignment[1]_i_5__58_n_0 ;
  wire \variable_3_assignment[1]_i_5__59_n_0 ;
  wire \variable_3_assignment[1]_i_5__5_n_0 ;
  wire \variable_3_assignment[1]_i_5__60_n_0 ;
  wire \variable_3_assignment[1]_i_5__61_n_0 ;
  wire \variable_3_assignment[1]_i_5__62_n_0 ;
  wire \variable_3_assignment[1]_i_5__63_n_0 ;
  wire \variable_3_assignment[1]_i_5__64_n_0 ;
  wire \variable_3_assignment[1]_i_5__65_n_0 ;
  wire \variable_3_assignment[1]_i_5__66_n_0 ;
  wire \variable_3_assignment[1]_i_5__67_n_0 ;
  wire \variable_3_assignment[1]_i_5__68_n_0 ;
  wire \variable_3_assignment[1]_i_5__69_n_0 ;
  wire \variable_3_assignment[1]_i_5__6_n_0 ;
  wire \variable_3_assignment[1]_i_5__70_n_0 ;
  wire \variable_3_assignment[1]_i_5__71_n_0 ;
  wire \variable_3_assignment[1]_i_5__74_n_0 ;
  wire \variable_3_assignment[1]_i_5__7_n_0 ;
  wire \variable_3_assignment[1]_i_5__8_n_0 ;
  wire \variable_3_assignment[1]_i_5__9_n_0 ;
  wire \variable_3_assignment[1]_i_5_n_0 ;
  wire \variable_3_assignment[1]_i_6__5_n_0 ;
  wire \variable_3_assignment[1]_i_6__6_n_0 ;
  wire \variable_3_assignment[1]_i_6__7_n_0 ;
  wire \variable_3_assignment[1]_i_6__8_n_0 ;
  wire \variable_3_assignment_reg[0] ;
  wire \variable_3_assignment_reg[0]_0 ;
  wire \variable_3_assignment_reg[0]_1 ;
  wire \variable_3_assignment_reg[0]_10 ;
  wire \variable_3_assignment_reg[0]_100 ;
  wire \variable_3_assignment_reg[0]_101 ;
  wire \variable_3_assignment_reg[0]_102 ;
  wire \variable_3_assignment_reg[0]_103 ;
  wire \variable_3_assignment_reg[0]_104 ;
  wire \variable_3_assignment_reg[0]_105 ;
  wire \variable_3_assignment_reg[0]_106 ;
  wire \variable_3_assignment_reg[0]_107 ;
  wire \variable_3_assignment_reg[0]_108 ;
  wire \variable_3_assignment_reg[0]_109 ;
  wire \variable_3_assignment_reg[0]_11 ;
  wire \variable_3_assignment_reg[0]_110 ;
  wire \variable_3_assignment_reg[0]_12 ;
  wire \variable_3_assignment_reg[0]_13 ;
  wire \variable_3_assignment_reg[0]_14 ;
  wire \variable_3_assignment_reg[0]_15 ;
  wire \variable_3_assignment_reg[0]_16 ;
  wire \variable_3_assignment_reg[0]_17 ;
  wire \variable_3_assignment_reg[0]_18 ;
  wire \variable_3_assignment_reg[0]_19 ;
  wire \variable_3_assignment_reg[0]_2 ;
  wire \variable_3_assignment_reg[0]_20 ;
  wire \variable_3_assignment_reg[0]_21 ;
  wire \variable_3_assignment_reg[0]_22 ;
  wire \variable_3_assignment_reg[0]_23 ;
  wire \variable_3_assignment_reg[0]_24 ;
  wire \variable_3_assignment_reg[0]_25 ;
  wire \variable_3_assignment_reg[0]_26 ;
  wire \variable_3_assignment_reg[0]_27 ;
  wire \variable_3_assignment_reg[0]_28 ;
  wire \variable_3_assignment_reg[0]_29 ;
  wire \variable_3_assignment_reg[0]_3 ;
  wire \variable_3_assignment_reg[0]_30 ;
  wire \variable_3_assignment_reg[0]_31 ;
  wire \variable_3_assignment_reg[0]_32 ;
  wire \variable_3_assignment_reg[0]_33 ;
  wire \variable_3_assignment_reg[0]_34 ;
  wire \variable_3_assignment_reg[0]_35 ;
  wire \variable_3_assignment_reg[0]_36 ;
  wire \variable_3_assignment_reg[0]_37 ;
  wire \variable_3_assignment_reg[0]_38 ;
  wire \variable_3_assignment_reg[0]_39 ;
  wire \variable_3_assignment_reg[0]_4 ;
  wire \variable_3_assignment_reg[0]_40 ;
  wire \variable_3_assignment_reg[0]_41 ;
  wire \variable_3_assignment_reg[0]_42 ;
  wire \variable_3_assignment_reg[0]_43 ;
  wire \variable_3_assignment_reg[0]_44 ;
  wire \variable_3_assignment_reg[0]_45 ;
  wire \variable_3_assignment_reg[0]_46 ;
  wire \variable_3_assignment_reg[0]_47 ;
  wire \variable_3_assignment_reg[0]_48 ;
  wire \variable_3_assignment_reg[0]_49 ;
  wire \variable_3_assignment_reg[0]_5 ;
  wire \variable_3_assignment_reg[0]_50 ;
  wire \variable_3_assignment_reg[0]_51 ;
  wire \variable_3_assignment_reg[0]_52 ;
  wire \variable_3_assignment_reg[0]_53 ;
  wire \variable_3_assignment_reg[0]_54 ;
  wire \variable_3_assignment_reg[0]_55 ;
  wire \variable_3_assignment_reg[0]_56 ;
  wire \variable_3_assignment_reg[0]_57 ;
  wire \variable_3_assignment_reg[0]_58 ;
  wire \variable_3_assignment_reg[0]_59 ;
  wire \variable_3_assignment_reg[0]_6 ;
  wire \variable_3_assignment_reg[0]_60 ;
  wire \variable_3_assignment_reg[0]_61 ;
  wire \variable_3_assignment_reg[0]_62 ;
  wire \variable_3_assignment_reg[0]_63 ;
  wire \variable_3_assignment_reg[0]_64 ;
  wire \variable_3_assignment_reg[0]_65 ;
  wire \variable_3_assignment_reg[0]_66 ;
  wire \variable_3_assignment_reg[0]_67 ;
  wire \variable_3_assignment_reg[0]_68 ;
  wire \variable_3_assignment_reg[0]_69 ;
  wire \variable_3_assignment_reg[0]_7 ;
  wire \variable_3_assignment_reg[0]_70 ;
  wire \variable_3_assignment_reg[0]_71 ;
  wire \variable_3_assignment_reg[0]_72 ;
  wire \variable_3_assignment_reg[0]_73 ;
  wire \variable_3_assignment_reg[0]_74 ;
  wire \variable_3_assignment_reg[0]_75 ;
  wire \variable_3_assignment_reg[0]_76 ;
  wire \variable_3_assignment_reg[0]_77 ;
  wire \variable_3_assignment_reg[0]_78 ;
  wire \variable_3_assignment_reg[0]_79 ;
  wire \variable_3_assignment_reg[0]_8 ;
  wire \variable_3_assignment_reg[0]_80 ;
  wire \variable_3_assignment_reg[0]_81 ;
  wire \variable_3_assignment_reg[0]_82 ;
  wire \variable_3_assignment_reg[0]_83 ;
  wire \variable_3_assignment_reg[0]_84 ;
  wire \variable_3_assignment_reg[0]_85 ;
  wire \variable_3_assignment_reg[0]_86 ;
  wire \variable_3_assignment_reg[0]_87 ;
  wire \variable_3_assignment_reg[0]_88 ;
  wire \variable_3_assignment_reg[0]_89 ;
  wire \variable_3_assignment_reg[0]_9 ;
  wire \variable_3_assignment_reg[0]_90 ;
  wire \variable_3_assignment_reg[0]_91 ;
  wire \variable_3_assignment_reg[0]_92 ;
  wire \variable_3_assignment_reg[0]_93 ;
  wire \variable_3_assignment_reg[0]_94 ;
  wire \variable_3_assignment_reg[0]_95 ;
  wire \variable_3_assignment_reg[0]_96 ;
  wire \variable_3_assignment_reg[0]_97 ;
  wire \variable_3_assignment_reg[0]_98 ;
  wire \variable_3_assignment_reg[0]_99 ;

  LUT6 #(
    .INIT(64'hAAA8A8A8AAAAAAAA)) 
    \FSM_onehot_state[6]_i_1 
       (.I0(s01_axi_aresetn),
        .I1(clear_cpu_req0),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(implication_found),
        .I4(Q[2]),
        .I5(\FSM_onehot_state_reg[6]_0 ),
        .O(s01_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_reg5_o[5]_i_1 
       (.I0(Q[2]),
        .I1(implication_found),
        .I2(s01_axi_aresetn),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hD5FF8080)) 
    broadcast_implication_i_1
       (.I0(s01_axi_aresetn),
        .I1(implication_found),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(broadcast_implication),
        .O(s01_axi_aresetn_125));
  LUT5 #(
    .INIT(32'hD5FF8080)) 
    broadcast_implication_rep_i_1
       (.I0(s01_axi_aresetn),
        .I1(implication_found),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(broadcast_implication),
        .O(s01_axi_aresetn_126));
  LUT5 #(
    .INIT(32'hD5FF8080)) 
    broadcast_implication_rep_i_1__0
       (.I0(s01_axi_aresetn),
        .I1(implication_found),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(broadcast_implication),
        .O(s01_axi_aresetn_127));
  LUT1 #(
    .INIT(2'h1)) 
    \clause_count[0]_i_1 
       (.I0(clause_count_reg[0]),
        .O(\clause_count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clause_count[0]_rep_i_1 
       (.I0(clause_count_reg[0]),
        .O(\clause_count[0]_rep_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clause_count[0]_rep_i_1__0 
       (.I0(clause_count_reg[0]),
        .O(\clause_count[0]_rep_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clause_count[0]_rep_i_1__1 
       (.I0(clause_count_reg[0]),
        .O(\clause_count[0]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clause_count[1]_i_1 
       (.I0(clause_count_reg[0]),
        .I1(\clause_count_reg[1]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clause_count[2]_i_1 
       (.I0(clause_count_reg[0]),
        .I1(\clause_count_reg[1]_0 ),
        .I2(clause_count_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clause_count[3]_i_1 
       (.I0(\clause_count_reg[1]_0 ),
        .I1(clause_count_reg[0]),
        .I2(clause_count_reg[2]),
        .I3(clause_count_reg[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clause_count[4]_i_1 
       (.I0(clause_count_reg[2]),
        .I1(\clause_count_reg[0]_rep__0_0 ),
        .I2(\clause_count_reg[1]_0 ),
        .I3(clause_count_reg[3]),
        .I4(clause_count_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clause_count[5]_i_1 
       (.I0(clause_count_reg[3]),
        .I1(\clause_count_reg[1]_0 ),
        .I2(\clause_count_reg[0]_rep__1_0 ),
        .I3(clause_count_reg[2]),
        .I4(clause_count_reg[4]),
        .I5(clause_count_reg[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'hB)) 
    \clause_count[6]_i_1 
       (.I0(Q[1]),
        .I1(s01_axi_aresetn),
        .O(\clause_count[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \clause_count[6]_i_2 
       (.I0(\clause_count[6]_i_3_n_0 ),
        .I1(clause_count_reg[5]),
        .I2(clause_count_reg[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \clause_count[6]_i_3 
       (.I0(clause_count_reg[4]),
        .I1(clause_count_reg[2]),
        .I2(\clause_count_reg[0]_rep__1_0 ),
        .I3(\clause_count_reg[1]_0 ),
        .I4(clause_count_reg[3]),
        .O(\clause_count[6]_i_3_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[0] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[0]_i_1_n_0 ),
        .Q(clause_count_reg[0]),
        .R(\clause_count[6]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[0]_rep 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[0]_rep_i_1_n_0 ),
        .Q(\clause_count_reg[0]_rep_0 ),
        .R(\clause_count[6]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[0]_rep__0 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[0]_rep_i_1__0_n_0 ),
        .Q(\clause_count_reg[0]_rep__0_0 ),
        .R(\clause_count[6]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "clause_count_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[0]_rep__1 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(\clause_count[0]_rep_i_1__1_n_0 ),
        .Q(\clause_count_reg[0]_rep__1_0 ),
        .R(\clause_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[1] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[1]),
        .Q(\clause_count_reg[1]_0 ),
        .R(\clause_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[2] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[2]),
        .Q(clause_count_reg[2]),
        .R(\clause_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[3] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[3]),
        .Q(clause_count_reg[3]),
        .R(\clause_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[4] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[4]),
        .Q(clause_count_reg[4]),
        .R(\clause_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[5] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[5]),
        .Q(clause_count_reg[5]),
        .R(\clause_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clause_count_reg[6] 
       (.C(s01_axi_aclk),
        .CE(state_reg_n_0),
        .D(p_0_in[6]),
        .Q(clause_count_reg[6]),
        .R(\clause_count[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    impl_found_i_1
       (.I0(implication_found),
        .I1(state_reg_n_0),
        .I2(\implication_variable_id_reg[4]_i_3_n_0 ),
        .I3(s01_axi_aresetn),
        .I4(Q[1]),
        .O(impl_found_i_1_n_0));
  FDRE impl_found_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(impl_found_i_1_n_0),
        .Q(implication_found),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \implication_assignment[0]_i_1 
       (.I0(\implication_assignment[0]_i_2_n_0 ),
        .I1(clause_count_reg[4]),
        .I2(\implication_assignment_reg[0]_i_3_n_0 ),
        .I3(clause_count_reg[5]),
        .I4(clause_count_reg[6]),
        .I5(\implication_assignment_reg[0]_i_4_n_0 ),
        .O(\implication_assignment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \implication_assignment[0]_i_10 
       (.I0(implication_assignments[88]),
        .I1(\clause_count_reg[0]_rep__0_0 ),
        .I2(implication_assignments[89]),
        .I3(\clause_count_reg[1]_0 ),
        .I4(implication_assignments[90]),
        .I5(clause_count_reg[2]),
        .O(\implication_assignment[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_2 
       (.I0(\implication_assignment_reg[0]_i_5_n_0 ),
        .I1(\implication_assignment_reg[0]_i_6_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_assignment_reg[0]_i_7_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_assignment_reg[0]_i_8_n_0 ),
        .O(\implication_assignment[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_28 
       (.I0(\implication_assignment_reg[0]_i_56_n_0 ),
        .I1(\implication_assignment_reg[0]_i_57_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_assignment_reg[0]_i_58_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_assignment_reg[0]_i_59_n_0 ),
        .O(\implication_assignment[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_29 
       (.I0(\implication_assignment_reg[0]_i_60_n_0 ),
        .I1(\implication_assignment_reg[0]_i_61_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_assignment_reg[0]_i_62_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_assignment_reg[0]_i_63_n_0 ),
        .O(\implication_assignment[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_30 
       (.I0(\implication_assignment_reg[0]_i_64_n_0 ),
        .I1(\implication_assignment_reg[0]_i_65_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_assignment_reg[0]_i_66_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_assignment_reg[0]_i_67_n_0 ),
        .O(\implication_assignment[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_31 
       (.I0(\implication_assignment_reg[0]_i_68_n_0 ),
        .I1(\implication_assignment_reg[0]_i_69_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_assignment_reg[0]_i_70_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_assignment_reg[0]_i_71_n_0 ),
        .O(\implication_assignment[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_assignment[0]_i_9 
       (.I0(\implication_assignment_reg[0]_i_21_n_0 ),
        .I1(\implication_assignment_reg[0]_i_22_n_0 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_assignment_reg[0]_i_23_n_0 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_assignment_reg[0]_i_24_n_0 ),
        .O(\implication_assignment[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \implication_assignment[0]_rep_i_1 
       (.I0(\implication_assignment[0]_i_2_n_0 ),
        .I1(clause_count_reg[4]),
        .I2(\implication_assignment_reg[0]_i_3_n_0 ),
        .I3(clause_count_reg[5]),
        .I4(clause_count_reg[6]),
        .I5(\implication_assignment_reg[0]_i_4_n_0 ),
        .O(\implication_assignment[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \implication_assignment[0]_rep_i_1__0 
       (.I0(\implication_assignment[0]_i_2_n_0 ),
        .I1(clause_count_reg[4]),
        .I2(\implication_assignment_reg[0]_i_3_n_0 ),
        .I3(clause_count_reg[5]),
        .I4(clause_count_reg[6]),
        .I5(\implication_assignment_reg[0]_i_4_n_0 ),
        .O(\implication_assignment[0]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \implication_assignment[0]_rep_i_1__1 
       (.I0(\implication_assignment[0]_i_2_n_0 ),
        .I1(clause_count_reg[4]),
        .I2(\implication_assignment_reg[0]_i_3_n_0 ),
        .I3(clause_count_reg[5]),
        .I4(clause_count_reg[6]),
        .I5(\implication_assignment_reg[0]_i_4_n_0 ),
        .O(\implication_assignment[0]_rep_i_1__1_n_0 ));
  (* ORIG_CELL_NAME = "implication_assignment_reg[0]" *) 
  FDRE \implication_assignment_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_assignment[0]_i_1_n_0 ),
        .Q(chosen_implication_assignment),
        .R(1'b0));
  MUXF7 \implication_assignment_reg[0]_i_100 
       (.I0(implication_assignments[52]),
        .I1(implication_assignments[53]),
        .O(\implication_assignment_reg[0]_i_100_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_101 
       (.I0(implication_assignments[54]),
        .I1(implication_assignments[55]),
        .O(\implication_assignment_reg[0]_i_101_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_102 
       (.I0(implication_assignments[48]),
        .I1(implication_assignments[49]),
        .O(\implication_assignment_reg[0]_i_102_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_103 
       (.I0(implication_assignments[50]),
        .I1(implication_assignments[51]),
        .O(\implication_assignment_reg[0]_i_103_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_11 
       (.I0(\implication_assignment[0]_i_28_n_0 ),
        .I1(\implication_assignment[0]_i_29_n_0 ),
        .O(\implication_assignment_reg[0]_i_11_n_0 ),
        .S(clause_count_reg[4]));
  MUXF7 \implication_assignment_reg[0]_i_12 
       (.I0(\implication_assignment[0]_i_30_n_0 ),
        .I1(\implication_assignment[0]_i_31_n_0 ),
        .O(\implication_assignment_reg[0]_i_12_n_0 ),
        .S(clause_count_reg[4]));
  MUXF7 \implication_assignment_reg[0]_i_13 
       (.I0(implication_assignments[76]),
        .I1(implication_assignments[77]),
        .O(\implication_assignment_reg[0]_i_13_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_14 
       (.I0(implication_assignments[78]),
        .I1(implication_assignments[79]),
        .O(\implication_assignment_reg[0]_i_14_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_15 
       (.I0(implication_assignments[72]),
        .I1(implication_assignments[73]),
        .O(\implication_assignment_reg[0]_i_15_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_16 
       (.I0(implication_assignments[74]),
        .I1(implication_assignments[75]),
        .O(\implication_assignment_reg[0]_i_16_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_17 
       (.I0(implication_assignments[68]),
        .I1(implication_assignments[69]),
        .O(\implication_assignment_reg[0]_i_17_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_18 
       (.I0(implication_assignments[70]),
        .I1(implication_assignments[71]),
        .O(\implication_assignment_reg[0]_i_18_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_19 
       (.I0(implication_assignments[64]),
        .I1(implication_assignments[65]),
        .O(\implication_assignment_reg[0]_i_19_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_20 
       (.I0(implication_assignments[66]),
        .I1(implication_assignments[67]),
        .O(\implication_assignment_reg[0]_i_20_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_21 
       (.I0(implication_assignments[86]),
        .I1(implication_assignments[87]),
        .O(\implication_assignment_reg[0]_i_21_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_22 
       (.I0(implication_assignments[84]),
        .I1(implication_assignments[85]),
        .O(\implication_assignment_reg[0]_i_22_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_23 
       (.I0(implication_assignments[82]),
        .I1(implication_assignments[83]),
        .O(\implication_assignment_reg[0]_i_23_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_24 
       (.I0(implication_assignments[80]),
        .I1(implication_assignments[81]),
        .O(\implication_assignment_reg[0]_i_24_n_0 ),
        .S(\clause_count_reg[0]_rep__0_0 ));
  MUXF7 \implication_assignment_reg[0]_i_3 
       (.I0(\implication_assignment[0]_i_9_n_0 ),
        .I1(\implication_assignment[0]_i_10_n_0 ),
        .O(\implication_assignment_reg[0]_i_3_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_assignment_reg[0]_i_4 
       (.I0(\implication_assignment_reg[0]_i_11_n_0 ),
        .I1(\implication_assignment_reg[0]_i_12_n_0 ),
        .O(\implication_assignment_reg[0]_i_4_n_0 ),
        .S(clause_count_reg[5]));
  MUXF8 \implication_assignment_reg[0]_i_5 
       (.I0(\implication_assignment_reg[0]_i_13_n_0 ),
        .I1(\implication_assignment_reg[0]_i_14_n_0 ),
        .O(\implication_assignment_reg[0]_i_5_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_56 
       (.I0(\implication_assignment_reg[0]_i_72_n_0 ),
        .I1(\implication_assignment_reg[0]_i_73_n_0 ),
        .O(\implication_assignment_reg[0]_i_56_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_57 
       (.I0(\implication_assignment_reg[0]_i_74_n_0 ),
        .I1(\implication_assignment_reg[0]_i_75_n_0 ),
        .O(\implication_assignment_reg[0]_i_57_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_58 
       (.I0(\implication_assignment_reg[0]_i_76_n_0 ),
        .I1(\implication_assignment_reg[0]_i_77_n_0 ),
        .O(\implication_assignment_reg[0]_i_58_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_59 
       (.I0(\implication_assignment_reg[0]_i_78_n_0 ),
        .I1(\implication_assignment_reg[0]_i_79_n_0 ),
        .O(\implication_assignment_reg[0]_i_59_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_6 
       (.I0(\implication_assignment_reg[0]_i_15_n_0 ),
        .I1(\implication_assignment_reg[0]_i_16_n_0 ),
        .O(\implication_assignment_reg[0]_i_6_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_60 
       (.I0(\implication_assignment_reg[0]_i_80_n_0 ),
        .I1(\implication_assignment_reg[0]_i_81_n_0 ),
        .O(\implication_assignment_reg[0]_i_60_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_61 
       (.I0(\implication_assignment_reg[0]_i_82_n_0 ),
        .I1(\implication_assignment_reg[0]_i_83_n_0 ),
        .O(\implication_assignment_reg[0]_i_61_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_62 
       (.I0(\implication_assignment_reg[0]_i_84_n_0 ),
        .I1(\implication_assignment_reg[0]_i_85_n_0 ),
        .O(\implication_assignment_reg[0]_i_62_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_63 
       (.I0(\implication_assignment_reg[0]_i_86_n_0 ),
        .I1(\implication_assignment_reg[0]_i_87_n_0 ),
        .O(\implication_assignment_reg[0]_i_63_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_64 
       (.I0(\implication_assignment_reg[0]_i_88_n_0 ),
        .I1(\implication_assignment_reg[0]_i_89_n_0 ),
        .O(\implication_assignment_reg[0]_i_64_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_65 
       (.I0(\implication_assignment_reg[0]_i_90_n_0 ),
        .I1(\implication_assignment_reg[0]_i_91_n_0 ),
        .O(\implication_assignment_reg[0]_i_65_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_66 
       (.I0(\implication_assignment_reg[0]_i_92_n_0 ),
        .I1(\implication_assignment_reg[0]_i_93_n_0 ),
        .O(\implication_assignment_reg[0]_i_66_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_67 
       (.I0(\implication_assignment_reg[0]_i_94_n_0 ),
        .I1(\implication_assignment_reg[0]_i_95_n_0 ),
        .O(\implication_assignment_reg[0]_i_67_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_68 
       (.I0(\implication_assignment_reg[0]_i_96_n_0 ),
        .I1(\implication_assignment_reg[0]_i_97_n_0 ),
        .O(\implication_assignment_reg[0]_i_68_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_69 
       (.I0(\implication_assignment_reg[0]_i_98_n_0 ),
        .I1(\implication_assignment_reg[0]_i_99_n_0 ),
        .O(\implication_assignment_reg[0]_i_69_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_7 
       (.I0(\implication_assignment_reg[0]_i_17_n_0 ),
        .I1(\implication_assignment_reg[0]_i_18_n_0 ),
        .O(\implication_assignment_reg[0]_i_7_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_70 
       (.I0(\implication_assignment_reg[0]_i_100_n_0 ),
        .I1(\implication_assignment_reg[0]_i_101_n_0 ),
        .O(\implication_assignment_reg[0]_i_70_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_assignment_reg[0]_i_71 
       (.I0(\implication_assignment_reg[0]_i_102_n_0 ),
        .I1(\implication_assignment_reg[0]_i_103_n_0 ),
        .O(\implication_assignment_reg[0]_i_71_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_assignment_reg[0]_i_72 
       (.I0(implication_assignments[12]),
        .I1(implication_assignments[13]),
        .O(\implication_assignment_reg[0]_i_72_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_73 
       (.I0(implication_assignments[14]),
        .I1(implication_assignments[15]),
        .O(\implication_assignment_reg[0]_i_73_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_74 
       (.I0(implication_assignments[8]),
        .I1(implication_assignments[9]),
        .O(\implication_assignment_reg[0]_i_74_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_75 
       (.I0(implication_assignments[10]),
        .I1(implication_assignments[11]),
        .O(\implication_assignment_reg[0]_i_75_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_76 
       (.I0(implication_assignments[4]),
        .I1(implication_assignments[5]),
        .O(\implication_assignment_reg[0]_i_76_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_77 
       (.I0(implication_assignments[6]),
        .I1(implication_assignments[7]),
        .O(\implication_assignment_reg[0]_i_77_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_78 
       (.I0(implication_assignments[0]),
        .I1(implication_assignments[1]),
        .O(\implication_assignment_reg[0]_i_78_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_79 
       (.I0(implication_assignments[2]),
        .I1(implication_assignments[3]),
        .O(\implication_assignment_reg[0]_i_79_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF8 \implication_assignment_reg[0]_i_8 
       (.I0(\implication_assignment_reg[0]_i_19_n_0 ),
        .I1(\implication_assignment_reg[0]_i_20_n_0 ),
        .O(\implication_assignment_reg[0]_i_8_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_assignment_reg[0]_i_80 
       (.I0(implication_assignments[28]),
        .I1(implication_assignments[29]),
        .O(\implication_assignment_reg[0]_i_80_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_81 
       (.I0(implication_assignments[30]),
        .I1(implication_assignments[31]),
        .O(\implication_assignment_reg[0]_i_81_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_82 
       (.I0(implication_assignments[24]),
        .I1(implication_assignments[25]),
        .O(\implication_assignment_reg[0]_i_82_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_83 
       (.I0(implication_assignments[26]),
        .I1(implication_assignments[27]),
        .O(\implication_assignment_reg[0]_i_83_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_84 
       (.I0(implication_assignments[20]),
        .I1(implication_assignments[21]),
        .O(\implication_assignment_reg[0]_i_84_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_85 
       (.I0(implication_assignments[22]),
        .I1(implication_assignments[23]),
        .O(\implication_assignment_reg[0]_i_85_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_86 
       (.I0(implication_assignments[16]),
        .I1(implication_assignments[17]),
        .O(\implication_assignment_reg[0]_i_86_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_87 
       (.I0(implication_assignments[18]),
        .I1(implication_assignments[19]),
        .O(\implication_assignment_reg[0]_i_87_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_88 
       (.I0(implication_assignments[44]),
        .I1(implication_assignments[45]),
        .O(\implication_assignment_reg[0]_i_88_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_89 
       (.I0(implication_assignments[46]),
        .I1(implication_assignments[47]),
        .O(\implication_assignment_reg[0]_i_89_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_90 
       (.I0(implication_assignments[40]),
        .I1(implication_assignments[41]),
        .O(\implication_assignment_reg[0]_i_90_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_91 
       (.I0(implication_assignments[42]),
        .I1(implication_assignments[43]),
        .O(\implication_assignment_reg[0]_i_91_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_92 
       (.I0(implication_assignments[36]),
        .I1(implication_assignments[37]),
        .O(\implication_assignment_reg[0]_i_92_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_93 
       (.I0(implication_assignments[38]),
        .I1(implication_assignments[39]),
        .O(\implication_assignment_reg[0]_i_93_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_94 
       (.I0(implication_assignments[32]),
        .I1(implication_assignments[33]),
        .O(\implication_assignment_reg[0]_i_94_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_95 
       (.I0(implication_assignments[34]),
        .I1(implication_assignments[35]),
        .O(\implication_assignment_reg[0]_i_95_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_96 
       (.I0(implication_assignments[60]),
        .I1(implication_assignments[61]),
        .O(\implication_assignment_reg[0]_i_96_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_97 
       (.I0(implication_assignments[62]),
        .I1(implication_assignments[63]),
        .O(\implication_assignment_reg[0]_i_97_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_98 
       (.I0(implication_assignments[56]),
        .I1(implication_assignments[57]),
        .O(\implication_assignment_reg[0]_i_98_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  MUXF7 \implication_assignment_reg[0]_i_99 
       (.I0(implication_assignments[58]),
        .I1(implication_assignments[59]),
        .O(\implication_assignment_reg[0]_i_99_n_0 ),
        .S(\clause_count_reg[0]_rep__1_0 ));
  (* ORIG_CELL_NAME = "implication_assignment_reg[0]" *) 
  FDRE \implication_assignment_reg[0]_rep 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_assignment[0]_rep_i_1_n_0 ),
        .Q(\implication_assignment_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "implication_assignment_reg[0]" *) 
  FDRE \implication_assignment_reg[0]_rep__0 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_assignment[0]_rep_i_1__0_n_0 ),
        .Q(\implication_assignment_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "implication_assignment_reg[0]" *) 
  FDRE \implication_assignment_reg[0]_rep__1 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_assignment[0]_rep_i_1__1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCDFFDDFFCC00CC00)) 
    implication_valid_o_i_1
       (.I0(Q[0]),
        .I1(implication_valid_o0),
        .I2(Q[3]),
        .I3(s01_axi_aresetn),
        .I4(implication_valid_o_reg),
        .I5(fifo_wr_en),
        .O(\FSM_onehot_state_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    implication_valid_o_i_2
       (.I0(implication_found),
        .I1(Q[2]),
        .O(implication_valid_o0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_1 
       (.I0(\implication_variable_id[0]_i_2_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_3_n_0 ),
        .I2(clause_count_reg[6]),
        .I3(\implication_variable_id_reg[0]_i_4_n_0 ),
        .I4(clause_count_reg[5]),
        .I5(\implication_variable_id_reg[0]_i_5_n_0 ),
        .O(\implication_variable_id[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_10 
       (.I0(\implication_variable_id_reg[0]_i_29_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_30_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[0]_i_31_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[0]_i_32_n_0 ),
        .O(\implication_variable_id[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \implication_variable_id[0]_i_11 
       (.I0(\implication_variable_id_reg[0]_i_33_n_0 ),
        .I1(clause_count_reg[3]),
        .I2(\implication_variable_id_reg[0]_i_34_n_0 ),
        .I3(clause_count_reg[2]),
        .I4(\implication_variable_id_reg[0]_i_35_n_0 ),
        .O(\implication_variable_id[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_12 
       (.I0(\implication_variable_id_reg[0]_i_36_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_37_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[0]_i_38_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[0]_i_39_n_0 ),
        .O(\implication_variable_id[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_13 
       (.I0(\implication_variable_id_reg[0]_i_40_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_41_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[0]_i_42_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[0]_i_43_n_0 ),
        .O(\implication_variable_id[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_2 
       (.I0(\implication_variable_id[0]_i_6_n_0 ),
        .I1(\implication_variable_id[0]_i_7_n_0 ),
        .I2(clause_count_reg[4]),
        .I3(\implication_variable_id[0]_i_8_n_0 ),
        .I4(clause_count_reg[3]),
        .I5(\implication_variable_id[0]_i_9_n_0 ),
        .O(\implication_variable_id[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_44 
       (.I0(\implication_variable_id[2]_i_2_0 ),
        .I1(\implication_variable_id[2]_i_2_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[2]_i_2_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[2]_i_2_3 ),
        .O(\implication_variable_id[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_45 
       (.I0(\implication_variable_id[2]_i_2_4 ),
        .I1(\implication_variable_id[2]_i_2_5 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[2]_i_2_6 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[2]_i_2_7 ),
        .O(\implication_variable_id[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_46 
       (.I0(\implication_variable_id[2]_i_2_8 ),
        .I1(\implication_variable_id[2]_i_2_9 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[2]_i_2_10 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[0]_i_15_0 ),
        .O(\implication_variable_id[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_47 
       (.I0(\implication_variable_id_reg[0]_i_15_1 ),
        .I1(\implication_variable_id_reg[0]_i_15_2 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[0]_i_15_3 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[2]_i_2_11 ),
        .O(\implication_variable_id[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_6 
       (.I0(\implication_variable_id[0]_i_2_8 ),
        .I1(\implication_variable_id[0]_i_2_9 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[0]_i_2_10 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[0]_i_2_11 ),
        .O(\implication_variable_id[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_7 
       (.I0(\implication_variable_id[0]_i_2_4 ),
        .I1(\implication_variable_id[0]_i_2_5 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[0]_i_2_6 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[0]_i_2_7 ),
        .O(\implication_variable_id[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[0]_i_8 
       (.I0(\implication_variable_id[0]_i_2_0 ),
        .I1(\implication_variable_id[0]_i_2_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[0]_i_2_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[0]_i_2_3 ),
        .O(\implication_variable_id[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \implication_variable_id[0]_i_9 
       (.I0(clause_count_reg[2]),
        .I1(\clause_count_reg[0]_rep__1_0 ),
        .I2(implication_variable_ids[0]),
        .I3(\clause_count_reg[1]_0 ),
        .O(\implication_variable_id[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_1 
       (.I0(\implication_variable_id[1]_i_2_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_3_n_0 ),
        .I2(clause_count_reg[6]),
        .I3(\implication_variable_id_reg[1]_i_4_n_0 ),
        .I4(clause_count_reg[5]),
        .I5(\implication_variable_id_reg[1]_i_5_n_0 ),
        .O(\implication_variable_id[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_10 
       (.I0(\implication_variable_id_reg[1]_i_29_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_30_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[1]_i_31_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[1]_i_32_n_0 ),
        .O(\implication_variable_id[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \implication_variable_id[1]_i_11 
       (.I0(\implication_variable_id_reg[1]_i_33_n_0 ),
        .I1(clause_count_reg[3]),
        .I2(\implication_variable_id_reg[1]_i_34_n_0 ),
        .I3(clause_count_reg[2]),
        .I4(\implication_variable_id_reg[1]_i_35_n_0 ),
        .O(\implication_variable_id[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_12 
       (.I0(\implication_variable_id_reg[1]_i_36_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_37_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[1]_i_38_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[1]_i_39_n_0 ),
        .O(\implication_variable_id[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_13 
       (.I0(\implication_variable_id_reg[1]_i_40_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_41_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[1]_i_42_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[1]_i_43_n_0 ),
        .O(\implication_variable_id[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_2 
       (.I0(\implication_variable_id[1]_i_6_n_0 ),
        .I1(\implication_variable_id[1]_i_7_n_0 ),
        .I2(clause_count_reg[4]),
        .I3(\implication_variable_id[1]_i_8_n_0 ),
        .I4(clause_count_reg[3]),
        .I5(\implication_variable_id[1]_i_9_n_0 ),
        .O(\implication_variable_id[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_44 
       (.I0(\implication_variable_id_reg[3]_i_9_0 ),
        .I1(\implication_variable_id_reg[3]_i_9_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[3]_i_9_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[3]_i_9_3 ),
        .O(\implication_variable_id[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_45 
       (.I0(\implication_variable_id_reg[3]_i_8_0 ),
        .I1(\implication_variable_id_reg[3]_i_8_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[3]_i_8_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[3]_i_9_4 ),
        .O(\implication_variable_id[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_46 
       (.I0(\implication_variable_id_reg[3]_i_8_3 ),
        .I1(\implication_variable_id_reg[3]_i_8_4 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[3]_i_8_5 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[1]_i_15_0 ),
        .O(\implication_variable_id[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_47 
       (.I0(\implication_variable_id_reg[1]_i_15_1 ),
        .I1(\implication_variable_id_reg[1]_i_15_2 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[1]_i_15_3 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[3]_i_8_6 ),
        .O(\implication_variable_id[1]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_6 
       (.I0(\implication_variable_id[1]_i_2_8 ),
        .I1(\implication_variable_id[1]_i_2_9 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[1]_i_2_10 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[1]_i_2_11 ),
        .O(\implication_variable_id[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_7 
       (.I0(\implication_variable_id[1]_i_2_4 ),
        .I1(\implication_variable_id[1]_i_2_5 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[1]_i_2_6 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[1]_i_2_7 ),
        .O(\implication_variable_id[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[1]_i_8 
       (.I0(\implication_variable_id[1]_i_2_0 ),
        .I1(\implication_variable_id[1]_i_2_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[1]_i_2_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[1]_i_2_3 ),
        .O(\implication_variable_id[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \implication_variable_id[1]_i_9 
       (.I0(clause_count_reg[2]),
        .I1(\clause_count_reg[0]_rep__1_0 ),
        .I2(implication_variable_ids[1]),
        .I3(\clause_count_reg[1]_0 ),
        .O(\implication_variable_id[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_1 
       (.I0(\implication_variable_id[2]_i_2_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_3_n_0 ),
        .I2(clause_count_reg[6]),
        .I3(\implication_variable_id_reg[2]_i_4_n_0 ),
        .I4(clause_count_reg[5]),
        .I5(\implication_variable_id_reg[2]_i_5_n_0 ),
        .O(\implication_variable_id[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_10 
       (.I0(\implication_variable_id_reg[2]_i_29_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_30_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[2]_i_31_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[2]_i_32_n_0 ),
        .O(\implication_variable_id[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \implication_variable_id[2]_i_11 
       (.I0(\implication_variable_id_reg[2]_i_33_n_0 ),
        .I1(clause_count_reg[3]),
        .I2(\implication_variable_id_reg[2]_i_34_n_0 ),
        .I3(clause_count_reg[2]),
        .I4(\implication_variable_id_reg[2]_i_35_n_0 ),
        .O(\implication_variable_id[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_12 
       (.I0(\implication_variable_id_reg[2]_i_36_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_37_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[2]_i_38_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[2]_i_39_n_0 ),
        .O(\implication_variable_id[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_13 
       (.I0(\implication_variable_id_reg[2]_i_40_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_41_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[2]_i_42_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[2]_i_43_n_0 ),
        .O(\implication_variable_id[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_2 
       (.I0(\implication_variable_id[2]_i_6_n_0 ),
        .I1(\implication_variable_id[2]_i_7_n_0 ),
        .I2(clause_count_reg[4]),
        .I3(\implication_variable_id[2]_i_8_n_0 ),
        .I4(clause_count_reg[3]),
        .I5(\implication_variable_id[2]_i_9_n_0 ),
        .O(\implication_variable_id[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_44 
       (.I0(\implication_variable_id_reg[4]_i_13_0 ),
        .I1(\implication_variable_id_reg[4]_i_13_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[4]_i_13_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[4]_i_13_3 ),
        .O(\implication_variable_id[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_45 
       (.I0(\implication_variable_id_reg[4]_i_12_0 ),
        .I1(\implication_variable_id_reg[4]_i_12_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[4]_i_12_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[4]_i_13_4 ),
        .O(\implication_variable_id[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_46 
       (.I0(\implication_variable_id_reg[4]_i_12_3 ),
        .I1(\implication_variable_id_reg[4]_i_12_4 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[4]_i_12_5 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[2]_i_15_0 ),
        .O(\implication_variable_id[2]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_47 
       (.I0(\implication_variable_id_reg[2]_i_15_1 ),
        .I1(\implication_variable_id_reg[2]_i_15_2 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[2]_i_15_3 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[4]_i_12_6 ),
        .O(\implication_variable_id[2]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_6 
       (.I0(\implication_variable_id[2]_i_2_11 ),
        .I1(\implication_variable_id[2]_i_2_8 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[2]_i_2_9 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[2]_i_2_10 ),
        .O(\implication_variable_id[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_7 
       (.I0(\implication_variable_id_reg[0]_i_15_0 ),
        .I1(\implication_variable_id[2]_i_2_4 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[2]_i_2_5 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[2]_i_2_6 ),
        .O(\implication_variable_id[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[2]_i_8 
       (.I0(\implication_variable_id[2]_i_2_7 ),
        .I1(\implication_variable_id[2]_i_2_0 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[2]_i_2_1 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[2]_i_2_2 ),
        .O(\implication_variable_id[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \implication_variable_id[2]_i_9 
       (.I0(clause_count_reg[2]),
        .I1(\implication_variable_id[2]_i_2_3 ),
        .I2(\clause_count_reg[1]_0 ),
        .O(\implication_variable_id[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \implication_variable_id[3]_i_10 
       (.I0(\implication_variable_id_reg[3]_i_28_n_0 ),
        .I1(clause_count_reg[3]),
        .I2(\implication_variable_id_reg[3]_i_29_n_0 ),
        .I3(clause_count_reg[2]),
        .I4(\implication_variable_id_reg[3]_i_30_n_0 ),
        .O(\implication_variable_id[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_11 
       (.I0(\implication_variable_id_reg[3]_i_31_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_32_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[3]_i_33_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[3]_i_34_n_0 ),
        .O(\implication_variable_id[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_2 
       (.I0(\implication_variable_id[3]_i_4_n_0 ),
        .I1(\implication_variable_id[3]_i_5_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[3]_i_6_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id[3]_i_7_n_0 ),
        .O(\implication_variable_id[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_20 
       (.I0(\implication_variable_id_reg[3]_i_6_0 ),
        .I1(\implication_variable_id_reg[3]_i_6_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[3]_i_6_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[3]_i_6_3 ),
        .O(\implication_variable_id[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_21 
       (.I0(\implication_variable_id_reg[3]_i_6_4 ),
        .I1(\implication_variable_id_reg[3]_i_6_5 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[3]_i_6_6 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[3]_i_6_7 ),
        .O(\implication_variable_id[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_23 
       (.I0(\implication_variable_id[3]_i_7_1 ),
        .I1(\implication_variable_id[3]_i_7_2 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[3]_i_7_3 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[3]_i_7_4 ),
        .O(\implication_variable_id[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_24 
       (.I0(\implication_variable_id_reg[1]_i_15_0 ),
        .I1(\implication_variable_id_reg[3]_i_8_0 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[3]_i_8_1 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[3]_i_8_2 ),
        .O(\implication_variable_id[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_25 
       (.I0(\implication_variable_id_reg[3]_i_8_6 ),
        .I1(\implication_variable_id_reg[3]_i_8_3 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[3]_i_8_4 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[3]_i_8_5 ),
        .O(\implication_variable_id[3]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \implication_variable_id[3]_i_26 
       (.I0(clause_count_reg[2]),
        .I1(\implication_variable_id_reg[3]_i_9_3 ),
        .I2(\clause_count_reg[1]_0 ),
        .O(\implication_variable_id[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_27 
       (.I0(\implication_variable_id_reg[3]_i_9_4 ),
        .I1(\implication_variable_id_reg[3]_i_9_0 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[3]_i_9_1 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[3]_i_9_2 ),
        .O(\implication_variable_id[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_3 
       (.I0(\implication_variable_id_reg[3]_i_8_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_9_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id[3]_i_10_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id[3]_i_11_n_0 ),
        .O(\implication_variable_id[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_4 
       (.I0(\implication_variable_id_reg[3]_i_12_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_13_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[3]_i_14_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[3]_i_15_n_0 ),
        .O(\implication_variable_id[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[3]_i_5 
       (.I0(\implication_variable_id_reg[3]_i_16_n_0 ),
        .I1(\implication_variable_id_reg[3]_i_17_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[3]_i_18_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[3]_i_19_n_0 ),
        .O(\implication_variable_id[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \implication_variable_id[3]_i_59 
       (.I0(\implication_variable_id_reg[3]_i_22_0 ),
        .I1(\clause_count_reg[1]_0 ),
        .I2(is_unit[1]),
        .I3(\implication_variable_id_reg[3]_i_22_1 ),
        .I4(\clause_count_reg[0]_rep_0 ),
        .I5(implication_variable_ids[0]),
        .O(\implication_variable_id[3]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \implication_variable_id[3]_i_7 
       (.I0(clause_count_reg[3]),
        .I1(\implication_variable_id_reg[3]_i_22_n_0 ),
        .I2(\implication_variable_id[3]_i_23_n_0 ),
        .O(\implication_variable_id[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \implication_variable_id[4]_i_1 
       (.I0(\implication_variable_id_reg[4]_i_3_n_0 ),
        .I1(state_reg_n_0),
        .I2(s01_axi_aresetn),
        .I3(Q[1]),
        .O(\implication_variable_id[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \implication_variable_id[4]_i_11 
       (.I0(clause_count_reg[3]),
        .I1(\implication_variable_id_reg[4]_i_34_n_0 ),
        .I2(\implication_variable_id[4]_i_35_n_0 ),
        .O(\implication_variable_id[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_118 
       (.I0(is_unit[51]),
        .I1(is_unit[50]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[49]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[48]),
        .O(\implication_variable_id[4]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_119 
       (.I0(is_unit[55]),
        .I1(is_unit[54]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[53]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[52]),
        .O(\implication_variable_id[4]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_120 
       (.I0(is_unit[59]),
        .I1(is_unit[58]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[57]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[56]),
        .O(\implication_variable_id[4]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_121 
       (.I0(is_unit[63]),
        .I1(is_unit[62]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[61]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[60]),
        .O(\implication_variable_id[4]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_122 
       (.I0(is_unit[35]),
        .I1(is_unit[34]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[33]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[32]),
        .O(\implication_variable_id[4]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_123 
       (.I0(is_unit[39]),
        .I1(is_unit[38]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[37]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[36]),
        .O(\implication_variable_id[4]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_124 
       (.I0(is_unit[43]),
        .I1(is_unit[42]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[41]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[40]),
        .O(\implication_variable_id[4]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_125 
       (.I0(is_unit[47]),
        .I1(is_unit[46]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[45]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[44]),
        .O(\implication_variable_id[4]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_126 
       (.I0(is_unit[19]),
        .I1(is_unit[18]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[17]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[16]),
        .O(\implication_variable_id[4]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_127 
       (.I0(is_unit[23]),
        .I1(is_unit[22]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[21]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[20]),
        .O(\implication_variable_id[4]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_128 
       (.I0(is_unit[27]),
        .I1(is_unit[26]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[25]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[24]),
        .O(\implication_variable_id[4]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_129 
       (.I0(is_unit[31]),
        .I1(is_unit[30]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[29]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[28]),
        .O(\implication_variable_id[4]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_130 
       (.I0(is_unit[3]),
        .I1(is_unit[2]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[1]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[0]),
        .O(\implication_variable_id[4]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_131 
       (.I0(is_unit[7]),
        .I1(is_unit[6]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[5]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[4]),
        .O(\implication_variable_id[4]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_132 
       (.I0(is_unit[11]),
        .I1(is_unit[10]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[9]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[8]),
        .O(\implication_variable_id[4]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_133 
       (.I0(is_unit[15]),
        .I1(is_unit[14]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[13]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[12]),
        .O(\implication_variable_id[4]_i_133_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \implication_variable_id[4]_i_14 
       (.I0(\implication_variable_id_reg[4]_i_40_n_0 ),
        .I1(clause_count_reg[3]),
        .I2(\implication_variable_id_reg[4]_i_41_n_0 ),
        .I3(clause_count_reg[2]),
        .I4(\implication_variable_id_reg[4]_i_42_n_0 ),
        .O(\implication_variable_id[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_15 
       (.I0(\implication_variable_id_reg[4]_i_43_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_44_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[4]_i_45_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[4]_i_46_n_0 ),
        .O(\implication_variable_id[4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \implication_variable_id[4]_i_20 
       (.I0(is_unit[90]),
        .I1(\clause_count_reg[1]_0 ),
        .I2(is_unit[89]),
        .I3(\clause_count_reg[0]_rep__1_0 ),
        .I4(is_unit[88]),
        .O(\implication_variable_id[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_32 
       (.I0(\implication_variable_id_reg[4]_i_10_0 ),
        .I1(\implication_variable_id_reg[4]_i_10_1 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[4]_i_10_2 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[4]_i_10_3 ),
        .O(\implication_variable_id[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_33 
       (.I0(\implication_variable_id_reg[4]_i_10_4 ),
        .I1(\implication_variable_id_reg[4]_i_10_5 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[4]_i_10_6 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[4]_i_10_7 ),
        .O(\implication_variable_id[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_35 
       (.I0(\implication_variable_id[4]_i_11_1 ),
        .I1(\implication_variable_id[4]_i_11_2 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id[4]_i_11_3 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id[4]_i_11_4 ),
        .O(\implication_variable_id[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_36 
       (.I0(\implication_variable_id_reg[2]_i_15_0 ),
        .I1(\implication_variable_id_reg[4]_i_12_0 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[4]_i_12_1 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[4]_i_12_2 ),
        .O(\implication_variable_id[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_37 
       (.I0(\implication_variable_id_reg[4]_i_12_6 ),
        .I1(\implication_variable_id_reg[4]_i_12_3 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[4]_i_12_4 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[4]_i_12_5 ),
        .O(\implication_variable_id[4]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \implication_variable_id[4]_i_38 
       (.I0(clause_count_reg[2]),
        .I1(\implication_variable_id_reg[4]_i_13_3 ),
        .I2(\clause_count_reg[1]_0 ),
        .O(\implication_variable_id[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_39 
       (.I0(\implication_variable_id_reg[4]_i_13_4 ),
        .I1(\implication_variable_id_reg[4]_i_13_0 ),
        .I2(clause_count_reg[2]),
        .I3(\implication_variable_id_reg[4]_i_13_1 ),
        .I4(\clause_count_reg[1]_0 ),
        .I5(\implication_variable_id_reg[4]_i_13_2 ),
        .O(\implication_variable_id[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_4 
       (.I0(\implication_variable_id[4]_i_8_n_0 ),
        .I1(\implication_variable_id[4]_i_9_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[4]_i_10_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id[4]_i_11_n_0 ),
        .O(\implication_variable_id[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_5 
       (.I0(\implication_variable_id_reg[4]_i_12_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_13_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id[4]_i_14_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id[4]_i_15_n_0 ),
        .O(\implication_variable_id[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_55 
       (.I0(is_unit[83]),
        .I1(is_unit[82]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[81]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[80]),
        .O(\implication_variable_id[4]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_56 
       (.I0(is_unit[87]),
        .I1(is_unit[86]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[85]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[84]),
        .O(\implication_variable_id[4]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_57 
       (.I0(is_unit[75]),
        .I1(is_unit[74]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[73]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[72]),
        .O(\implication_variable_id[4]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_58 
       (.I0(is_unit[79]),
        .I1(is_unit[78]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[77]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[76]),
        .O(\implication_variable_id[4]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_59 
       (.I0(is_unit[67]),
        .I1(is_unit[66]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[65]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[64]),
        .O(\implication_variable_id[4]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_6 
       (.I0(\implication_variable_id_reg[4]_i_16_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_17_n_0 ),
        .I2(clause_count_reg[5]),
        .I3(\implication_variable_id_reg[4]_i_18_n_0 ),
        .I4(clause_count_reg[4]),
        .I5(\implication_variable_id_reg[4]_i_19_n_0 ),
        .O(\implication_variable_id[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_60 
       (.I0(is_unit[71]),
        .I1(is_unit[70]),
        .I2(\clause_count_reg[1]_0 ),
        .I3(is_unit[69]),
        .I4(\clause_count_reg[0]_rep__1_0 ),
        .I5(is_unit[68]),
        .O(\implication_variable_id[4]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_7 
       (.I0(\implication_variable_id[4]_i_20_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_21_n_0 ),
        .I2(clause_count_reg[4]),
        .I3(\implication_variable_id_reg[4]_i_22_n_0 ),
        .I4(clause_count_reg[3]),
        .I5(\implication_variable_id_reg[4]_i_23_n_0 ),
        .O(\implication_variable_id[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_8 
       (.I0(\implication_variable_id_reg[4]_i_24_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_25_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[4]_i_26_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[4]_i_27_n_0 ),
        .O(\implication_variable_id[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \implication_variable_id[4]_i_85 
       (.I0(\implication_variable_id_reg[4]_i_34_0 ),
        .I1(\clause_count_reg[1]_0 ),
        .I2(is_unit[1]),
        .I3(\implication_variable_id_reg[4]_i_34_1 ),
        .I4(\clause_count_reg[0]_rep__0_0 ),
        .I5(implication_variable_ids[1]),
        .O(\implication_variable_id[4]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \implication_variable_id[4]_i_9 
       (.I0(\implication_variable_id_reg[4]_i_28_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_29_n_0 ),
        .I2(clause_count_reg[3]),
        .I3(\implication_variable_id_reg[4]_i_30_n_0 ),
        .I4(clause_count_reg[2]),
        .I5(\implication_variable_id_reg[4]_i_31_n_0 ),
        .O(\implication_variable_id[4]_i_9_n_0 ));
  FDRE \implication_variable_id_reg[0] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_variable_id[0]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  MUXF7 \implication_variable_id_reg[0]_i_14 
       (.I0(\implication_variable_id[0]_i_44_n_0 ),
        .I1(\implication_variable_id[0]_i_45_n_0 ),
        .O(\implication_variable_id_reg[0]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[0]_i_15 
       (.I0(\implication_variable_id[0]_i_46_n_0 ),
        .I1(\implication_variable_id[0]_i_47_n_0 ),
        .O(\implication_variable_id_reg[0]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[0]_i_29 
       (.I0(\implication_variable_id[0]_i_10_6 ),
        .I1(\implication_variable_id[0]_i_10_7 ),
        .O(\implication_variable_id_reg[0]_i_29_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_3 
       (.I0(\implication_variable_id[0]_i_10_n_0 ),
        .I1(\implication_variable_id[0]_i_11_n_0 ),
        .O(\implication_variable_id_reg[0]_i_3_n_0 ),
        .S(clause_count_reg[4]));
  MUXF7 \implication_variable_id_reg[0]_i_30 
       (.I0(\implication_variable_id[0]_i_10_4 ),
        .I1(\implication_variable_id[0]_i_10_5 ),
        .O(\implication_variable_id_reg[0]_i_30_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_31 
       (.I0(\implication_variable_id[0]_i_10_2 ),
        .I1(\implication_variable_id[0]_i_10_3 ),
        .O(\implication_variable_id_reg[0]_i_31_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_32 
       (.I0(\implication_variable_id[0]_i_10_0 ),
        .I1(\implication_variable_id[0]_i_10_1 ),
        .O(\implication_variable_id_reg[0]_i_32_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_33 
       (.I0(\implication_variable_id[0]_i_11_4 ),
        .I1(\implication_variable_id[0]_i_11_5 ),
        .O(\implication_variable_id_reg[0]_i_33_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_34 
       (.I0(\implication_variable_id[0]_i_11_2 ),
        .I1(\implication_variable_id[0]_i_11_3 ),
        .O(\implication_variable_id_reg[0]_i_34_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_35 
       (.I0(\implication_variable_id[0]_i_11_0 ),
        .I1(\implication_variable_id[0]_i_11_1 ),
        .O(\implication_variable_id_reg[0]_i_35_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_36 
       (.I0(\implication_variable_id[0]_i_12_6 ),
        .I1(\implication_variable_id[0]_i_12_7 ),
        .O(\implication_variable_id_reg[0]_i_36_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_37 
       (.I0(\implication_variable_id[0]_i_12_4 ),
        .I1(\implication_variable_id[0]_i_12_5 ),
        .O(\implication_variable_id_reg[0]_i_37_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_38 
       (.I0(\implication_variable_id[0]_i_12_2 ),
        .I1(\implication_variable_id[0]_i_12_3 ),
        .O(\implication_variable_id_reg[0]_i_38_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_39 
       (.I0(\implication_variable_id[0]_i_12_0 ),
        .I1(\implication_variable_id[0]_i_12_1 ),
        .O(\implication_variable_id_reg[0]_i_39_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_4 
       (.I0(\implication_variable_id[0]_i_12_n_0 ),
        .I1(\implication_variable_id[0]_i_13_n_0 ),
        .O(\implication_variable_id_reg[0]_i_4_n_0 ),
        .S(clause_count_reg[4]));
  MUXF7 \implication_variable_id_reg[0]_i_40 
       (.I0(\implication_variable_id[0]_i_13_6 ),
        .I1(\implication_variable_id[0]_i_13_7 ),
        .O(\implication_variable_id_reg[0]_i_40_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_41 
       (.I0(\implication_variable_id[0]_i_13_4 ),
        .I1(\implication_variable_id[0]_i_13_5 ),
        .O(\implication_variable_id_reg[0]_i_41_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_42 
       (.I0(\implication_variable_id[0]_i_13_2 ),
        .I1(\implication_variable_id[0]_i_13_3 ),
        .O(\implication_variable_id_reg[0]_i_42_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[0]_i_43 
       (.I0(\implication_variable_id[0]_i_13_0 ),
        .I1(\implication_variable_id[0]_i_13_1 ),
        .O(\implication_variable_id_reg[0]_i_43_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_variable_id_reg[0]_i_5 
       (.I0(\implication_variable_id_reg[0]_i_14_n_0 ),
        .I1(\implication_variable_id_reg[0]_i_15_n_0 ),
        .O(\implication_variable_id_reg[0]_i_5_n_0 ),
        .S(clause_count_reg[4]));
  FDRE \implication_variable_id_reg[1] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_variable_id[1]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  MUXF7 \implication_variable_id_reg[1]_i_14 
       (.I0(\implication_variable_id[1]_i_44_n_0 ),
        .I1(\implication_variable_id[1]_i_45_n_0 ),
        .O(\implication_variable_id_reg[1]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[1]_i_15 
       (.I0(\implication_variable_id[1]_i_46_n_0 ),
        .I1(\implication_variable_id[1]_i_47_n_0 ),
        .O(\implication_variable_id_reg[1]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[1]_i_29 
       (.I0(\implication_variable_id[1]_i_10_6 ),
        .I1(\implication_variable_id[1]_i_10_7 ),
        .O(\implication_variable_id_reg[1]_i_29_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_3 
       (.I0(\implication_variable_id[1]_i_10_n_0 ),
        .I1(\implication_variable_id[1]_i_11_n_0 ),
        .O(\implication_variable_id_reg[1]_i_3_n_0 ),
        .S(clause_count_reg[4]));
  MUXF7 \implication_variable_id_reg[1]_i_30 
       (.I0(\implication_variable_id[1]_i_10_4 ),
        .I1(\implication_variable_id[1]_i_10_5 ),
        .O(\implication_variable_id_reg[1]_i_30_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_31 
       (.I0(\implication_variable_id[1]_i_10_2 ),
        .I1(\implication_variable_id[1]_i_10_3 ),
        .O(\implication_variable_id_reg[1]_i_31_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_32 
       (.I0(\implication_variable_id[1]_i_10_0 ),
        .I1(\implication_variable_id[1]_i_10_1 ),
        .O(\implication_variable_id_reg[1]_i_32_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_33 
       (.I0(\implication_variable_id[1]_i_11_4 ),
        .I1(\implication_variable_id[1]_i_11_5 ),
        .O(\implication_variable_id_reg[1]_i_33_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_34 
       (.I0(\implication_variable_id[1]_i_11_2 ),
        .I1(\implication_variable_id[1]_i_11_3 ),
        .O(\implication_variable_id_reg[1]_i_34_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_35 
       (.I0(\implication_variable_id[1]_i_11_0 ),
        .I1(\implication_variable_id[1]_i_11_1 ),
        .O(\implication_variable_id_reg[1]_i_35_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_36 
       (.I0(\implication_variable_id[1]_i_12_6 ),
        .I1(\implication_variable_id[1]_i_12_7 ),
        .O(\implication_variable_id_reg[1]_i_36_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_37 
       (.I0(\implication_variable_id[1]_i_12_4 ),
        .I1(\implication_variable_id[1]_i_12_5 ),
        .O(\implication_variable_id_reg[1]_i_37_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_38 
       (.I0(\implication_variable_id[1]_i_12_2 ),
        .I1(\implication_variable_id[1]_i_12_3 ),
        .O(\implication_variable_id_reg[1]_i_38_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_39 
       (.I0(\implication_variable_id[1]_i_12_0 ),
        .I1(\implication_variable_id[1]_i_12_1 ),
        .O(\implication_variable_id_reg[1]_i_39_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_4 
       (.I0(\implication_variable_id[1]_i_12_n_0 ),
        .I1(\implication_variable_id[1]_i_13_n_0 ),
        .O(\implication_variable_id_reg[1]_i_4_n_0 ),
        .S(clause_count_reg[4]));
  MUXF7 \implication_variable_id_reg[1]_i_40 
       (.I0(\implication_variable_id[1]_i_13_6 ),
        .I1(\implication_variable_id[1]_i_13_7 ),
        .O(\implication_variable_id_reg[1]_i_40_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_41 
       (.I0(\implication_variable_id[1]_i_13_4 ),
        .I1(\implication_variable_id[1]_i_13_5 ),
        .O(\implication_variable_id_reg[1]_i_41_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_42 
       (.I0(\implication_variable_id[1]_i_13_2 ),
        .I1(\implication_variable_id[1]_i_13_3 ),
        .O(\implication_variable_id_reg[1]_i_42_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[1]_i_43 
       (.I0(\implication_variable_id[1]_i_13_0 ),
        .I1(\implication_variable_id[1]_i_13_1 ),
        .O(\implication_variable_id_reg[1]_i_43_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_variable_id_reg[1]_i_5 
       (.I0(\implication_variable_id_reg[1]_i_14_n_0 ),
        .I1(\implication_variable_id_reg[1]_i_15_n_0 ),
        .O(\implication_variable_id_reg[1]_i_5_n_0 ),
        .S(clause_count_reg[4]));
  FDRE \implication_variable_id_reg[2] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_variable_id[2]_i_1_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  MUXF7 \implication_variable_id_reg[2]_i_14 
       (.I0(\implication_variable_id[2]_i_44_n_0 ),
        .I1(\implication_variable_id[2]_i_45_n_0 ),
        .O(\implication_variable_id_reg[2]_i_14_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[2]_i_15 
       (.I0(\implication_variable_id[2]_i_46_n_0 ),
        .I1(\implication_variable_id[2]_i_47_n_0 ),
        .O(\implication_variable_id_reg[2]_i_15_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[2]_i_29 
       (.I0(\implication_variable_id[2]_i_10_6 ),
        .I1(\implication_variable_id[2]_i_10_7 ),
        .O(\implication_variable_id_reg[2]_i_29_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_3 
       (.I0(\implication_variable_id[2]_i_10_n_0 ),
        .I1(\implication_variable_id[2]_i_11_n_0 ),
        .O(\implication_variable_id_reg[2]_i_3_n_0 ),
        .S(clause_count_reg[4]));
  MUXF7 \implication_variable_id_reg[2]_i_30 
       (.I0(\implication_variable_id[2]_i_10_4 ),
        .I1(\implication_variable_id[2]_i_10_5 ),
        .O(\implication_variable_id_reg[2]_i_30_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_31 
       (.I0(\implication_variable_id[2]_i_10_2 ),
        .I1(\implication_variable_id[2]_i_10_3 ),
        .O(\implication_variable_id_reg[2]_i_31_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_32 
       (.I0(\implication_variable_id[2]_i_10_0 ),
        .I1(\implication_variable_id[2]_i_10_1 ),
        .O(\implication_variable_id_reg[2]_i_32_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_33 
       (.I0(\implication_variable_id[2]_i_11_4 ),
        .I1(\implication_variable_id[2]_i_11_5 ),
        .O(\implication_variable_id_reg[2]_i_33_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_34 
       (.I0(\implication_variable_id[2]_i_11_2 ),
        .I1(\implication_variable_id[2]_i_11_3 ),
        .O(\implication_variable_id_reg[2]_i_34_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_35 
       (.I0(\implication_variable_id[2]_i_11_0 ),
        .I1(\implication_variable_id[2]_i_11_1 ),
        .O(\implication_variable_id_reg[2]_i_35_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_36 
       (.I0(\implication_variable_id[2]_i_12_6 ),
        .I1(\implication_variable_id[2]_i_12_7 ),
        .O(\implication_variable_id_reg[2]_i_36_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_37 
       (.I0(\implication_variable_id[2]_i_12_4 ),
        .I1(\implication_variable_id[2]_i_12_5 ),
        .O(\implication_variable_id_reg[2]_i_37_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_38 
       (.I0(\implication_variable_id[2]_i_12_2 ),
        .I1(\implication_variable_id[2]_i_12_3 ),
        .O(\implication_variable_id_reg[2]_i_38_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_39 
       (.I0(\implication_variable_id[2]_i_12_0 ),
        .I1(\implication_variable_id[2]_i_12_1 ),
        .O(\implication_variable_id_reg[2]_i_39_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_4 
       (.I0(\implication_variable_id[2]_i_12_n_0 ),
        .I1(\implication_variable_id[2]_i_13_n_0 ),
        .O(\implication_variable_id_reg[2]_i_4_n_0 ),
        .S(clause_count_reg[4]));
  MUXF7 \implication_variable_id_reg[2]_i_40 
       (.I0(\implication_variable_id[2]_i_13_6 ),
        .I1(\implication_variable_id[2]_i_13_7 ),
        .O(\implication_variable_id_reg[2]_i_40_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_41 
       (.I0(\implication_variable_id[2]_i_13_4 ),
        .I1(\implication_variable_id[2]_i_13_5 ),
        .O(\implication_variable_id_reg[2]_i_41_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_42 
       (.I0(\implication_variable_id[2]_i_13_2 ),
        .I1(\implication_variable_id[2]_i_13_3 ),
        .O(\implication_variable_id_reg[2]_i_42_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[2]_i_43 
       (.I0(\implication_variable_id[2]_i_13_0 ),
        .I1(\implication_variable_id[2]_i_13_1 ),
        .O(\implication_variable_id_reg[2]_i_43_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF8 \implication_variable_id_reg[2]_i_5 
       (.I0(\implication_variable_id_reg[2]_i_14_n_0 ),
        .I1(\implication_variable_id_reg[2]_i_15_n_0 ),
        .O(\implication_variable_id_reg[2]_i_5_n_0 ),
        .S(clause_count_reg[4]));
  FDRE \implication_variable_id_reg[3] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_variable_id_reg[3]_i_1_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  MUXF7 \implication_variable_id_reg[3]_i_1 
       (.I0(\implication_variable_id[3]_i_2_n_0 ),
        .I1(\implication_variable_id[3]_i_3_n_0 ),
        .O(\implication_variable_id_reg[3]_i_1_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[3]_i_12 
       (.I0(\implication_variable_id[3]_i_4_6 ),
        .I1(\implication_variable_id[3]_i_4_7 ),
        .O(\implication_variable_id_reg[3]_i_12_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_13 
       (.I0(\implication_variable_id[3]_i_4_4 ),
        .I1(\implication_variable_id[3]_i_4_5 ),
        .O(\implication_variable_id_reg[3]_i_13_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_14 
       (.I0(\implication_variable_id[3]_i_4_2 ),
        .I1(\implication_variable_id[3]_i_4_3 ),
        .O(\implication_variable_id_reg[3]_i_14_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_15 
       (.I0(\implication_variable_id[3]_i_4_0 ),
        .I1(\implication_variable_id[3]_i_4_1 ),
        .O(\implication_variable_id_reg[3]_i_15_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_16 
       (.I0(\implication_variable_id[3]_i_5_6 ),
        .I1(\implication_variable_id[3]_i_5_7 ),
        .O(\implication_variable_id_reg[3]_i_16_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_17 
       (.I0(\implication_variable_id[3]_i_5_4 ),
        .I1(\implication_variable_id[3]_i_5_5 ),
        .O(\implication_variable_id_reg[3]_i_17_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_18 
       (.I0(\implication_variable_id[3]_i_5_2 ),
        .I1(\implication_variable_id[3]_i_5_3 ),
        .O(\implication_variable_id_reg[3]_i_18_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_19 
       (.I0(\implication_variable_id[3]_i_5_0 ),
        .I1(\implication_variable_id[3]_i_5_1 ),
        .O(\implication_variable_id_reg[3]_i_19_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_22 
       (.I0(\implication_variable_id[3]_i_59_n_0 ),
        .I1(\implication_variable_id[3]_i_7_0 ),
        .O(\implication_variable_id_reg[3]_i_22_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[3]_i_28 
       (.I0(\implication_variable_id[3]_i_10_4 ),
        .I1(\implication_variable_id[3]_i_10_5 ),
        .O(\implication_variable_id_reg[3]_i_28_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_29 
       (.I0(\implication_variable_id[3]_i_10_2 ),
        .I1(\implication_variable_id[3]_i_10_3 ),
        .O(\implication_variable_id_reg[3]_i_29_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_30 
       (.I0(\implication_variable_id[3]_i_10_0 ),
        .I1(\implication_variable_id[3]_i_10_1 ),
        .O(\implication_variable_id_reg[3]_i_30_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_31 
       (.I0(\implication_variable_id[3]_i_11_6 ),
        .I1(\implication_variable_id[3]_i_11_7 ),
        .O(\implication_variable_id_reg[3]_i_31_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_32 
       (.I0(\implication_variable_id[3]_i_11_4 ),
        .I1(\implication_variable_id[3]_i_11_5 ),
        .O(\implication_variable_id_reg[3]_i_32_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_33 
       (.I0(\implication_variable_id[3]_i_11_2 ),
        .I1(\implication_variable_id[3]_i_11_3 ),
        .O(\implication_variable_id_reg[3]_i_33_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_34 
       (.I0(\implication_variable_id[3]_i_11_0 ),
        .I1(\implication_variable_id[3]_i_11_1 ),
        .O(\implication_variable_id_reg[3]_i_34_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[3]_i_6 
       (.I0(\implication_variable_id[3]_i_20_n_0 ),
        .I1(\implication_variable_id[3]_i_21_n_0 ),
        .O(\implication_variable_id_reg[3]_i_6_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[3]_i_8 
       (.I0(\implication_variable_id[3]_i_24_n_0 ),
        .I1(\implication_variable_id[3]_i_25_n_0 ),
        .O(\implication_variable_id_reg[3]_i_8_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[3]_i_9 
       (.I0(\implication_variable_id[3]_i_26_n_0 ),
        .I1(\implication_variable_id[3]_i_27_n_0 ),
        .O(\implication_variable_id_reg[3]_i_9_n_0 ),
        .S(clause_count_reg[3]));
  FDRE \implication_variable_id_reg[4] 
       (.C(s01_axi_aclk),
        .CE(\implication_variable_id[4]_i_1_n_0 ),
        .D(\implication_variable_id_reg[4]_i_2_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  MUXF7 \implication_variable_id_reg[4]_i_10 
       (.I0(\implication_variable_id[4]_i_32_n_0 ),
        .I1(\implication_variable_id[4]_i_33_n_0 ),
        .O(\implication_variable_id_reg[4]_i_10_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[4]_i_12 
       (.I0(\implication_variable_id[4]_i_36_n_0 ),
        .I1(\implication_variable_id[4]_i_37_n_0 ),
        .O(\implication_variable_id_reg[4]_i_12_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[4]_i_13 
       (.I0(\implication_variable_id[4]_i_38_n_0 ),
        .I1(\implication_variable_id[4]_i_39_n_0 ),
        .O(\implication_variable_id_reg[4]_i_13_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_16 
       (.I0(\implication_variable_id_reg[4]_i_47_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_48_n_0 ),
        .O(\implication_variable_id_reg[4]_i_16_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_17 
       (.I0(\implication_variable_id_reg[4]_i_49_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_50_n_0 ),
        .O(\implication_variable_id_reg[4]_i_17_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_18 
       (.I0(\implication_variable_id_reg[4]_i_51_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_52_n_0 ),
        .O(\implication_variable_id_reg[4]_i_18_n_0 ),
        .S(clause_count_reg[3]));
  MUXF8 \implication_variable_id_reg[4]_i_19 
       (.I0(\implication_variable_id_reg[4]_i_53_n_0 ),
        .I1(\implication_variable_id_reg[4]_i_54_n_0 ),
        .O(\implication_variable_id_reg[4]_i_19_n_0 ),
        .S(clause_count_reg[3]));
  MUXF7 \implication_variable_id_reg[4]_i_2 
       (.I0(\implication_variable_id[4]_i_4_n_0 ),
        .I1(\implication_variable_id[4]_i_5_n_0 ),
        .O(\implication_variable_id_reg[4]_i_2_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[4]_i_21 
       (.I0(\implication_variable_id[4]_i_55_n_0 ),
        .I1(\implication_variable_id[4]_i_56_n_0 ),
        .O(\implication_variable_id_reg[4]_i_21_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_22 
       (.I0(\implication_variable_id[4]_i_57_n_0 ),
        .I1(\implication_variable_id[4]_i_58_n_0 ),
        .O(\implication_variable_id_reg[4]_i_22_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_23 
       (.I0(\implication_variable_id[4]_i_59_n_0 ),
        .I1(\implication_variable_id[4]_i_60_n_0 ),
        .O(\implication_variable_id_reg[4]_i_23_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_24 
       (.I0(\implication_variable_id[4]_i_8_6 ),
        .I1(\implication_variable_id[4]_i_8_7 ),
        .O(\implication_variable_id_reg[4]_i_24_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_25 
       (.I0(\implication_variable_id[4]_i_8_4 ),
        .I1(\implication_variable_id[4]_i_8_5 ),
        .O(\implication_variable_id_reg[4]_i_25_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_26 
       (.I0(\implication_variable_id[4]_i_8_2 ),
        .I1(\implication_variable_id[4]_i_8_3 ),
        .O(\implication_variable_id_reg[4]_i_26_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_27 
       (.I0(\implication_variable_id[4]_i_8_0 ),
        .I1(\implication_variable_id[4]_i_8_1 ),
        .O(\implication_variable_id_reg[4]_i_27_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_28 
       (.I0(\implication_variable_id[4]_i_9_6 ),
        .I1(\implication_variable_id[4]_i_9_7 ),
        .O(\implication_variable_id_reg[4]_i_28_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_29 
       (.I0(\implication_variable_id[4]_i_9_4 ),
        .I1(\implication_variable_id[4]_i_9_5 ),
        .O(\implication_variable_id_reg[4]_i_29_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_3 
       (.I0(\implication_variable_id[4]_i_6_n_0 ),
        .I1(\implication_variable_id[4]_i_7_n_0 ),
        .O(\implication_variable_id_reg[4]_i_3_n_0 ),
        .S(clause_count_reg[6]));
  MUXF7 \implication_variable_id_reg[4]_i_30 
       (.I0(\implication_variable_id[4]_i_9_2 ),
        .I1(\implication_variable_id[4]_i_9_3 ),
        .O(\implication_variable_id_reg[4]_i_30_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_31 
       (.I0(\implication_variable_id[4]_i_9_0 ),
        .I1(\implication_variable_id[4]_i_9_1 ),
        .O(\implication_variable_id_reg[4]_i_31_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_34 
       (.I0(\implication_variable_id[4]_i_85_n_0 ),
        .I1(\implication_variable_id[4]_i_11_0 ),
        .O(\implication_variable_id_reg[4]_i_34_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_40 
       (.I0(\implication_variable_id[4]_i_14_4 ),
        .I1(\implication_variable_id[4]_i_14_5 ),
        .O(\implication_variable_id_reg[4]_i_40_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_41 
       (.I0(\implication_variable_id[4]_i_14_2 ),
        .I1(\implication_variable_id[4]_i_14_3 ),
        .O(\implication_variable_id_reg[4]_i_41_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_42 
       (.I0(\implication_variable_id[4]_i_14_0 ),
        .I1(\implication_variable_id[4]_i_14_1 ),
        .O(\implication_variable_id_reg[4]_i_42_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_43 
       (.I0(\implication_variable_id[4]_i_15_6 ),
        .I1(\implication_variable_id[4]_i_15_7 ),
        .O(\implication_variable_id_reg[4]_i_43_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_44 
       (.I0(\implication_variable_id[4]_i_15_4 ),
        .I1(\implication_variable_id[4]_i_15_5 ),
        .O(\implication_variable_id_reg[4]_i_44_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_45 
       (.I0(\implication_variable_id[4]_i_15_2 ),
        .I1(\implication_variable_id[4]_i_15_3 ),
        .O(\implication_variable_id_reg[4]_i_45_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_46 
       (.I0(\implication_variable_id[4]_i_15_0 ),
        .I1(\implication_variable_id[4]_i_15_1 ),
        .O(\implication_variable_id_reg[4]_i_46_n_0 ),
        .S(\clause_count_reg[1]_0 ));
  MUXF7 \implication_variable_id_reg[4]_i_47 
       (.I0(\implication_variable_id[4]_i_118_n_0 ),
        .I1(\implication_variable_id[4]_i_119_n_0 ),
        .O(\implication_variable_id_reg[4]_i_47_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_48 
       (.I0(\implication_variable_id[4]_i_120_n_0 ),
        .I1(\implication_variable_id[4]_i_121_n_0 ),
        .O(\implication_variable_id_reg[4]_i_48_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_49 
       (.I0(\implication_variable_id[4]_i_122_n_0 ),
        .I1(\implication_variable_id[4]_i_123_n_0 ),
        .O(\implication_variable_id_reg[4]_i_49_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_50 
       (.I0(\implication_variable_id[4]_i_124_n_0 ),
        .I1(\implication_variable_id[4]_i_125_n_0 ),
        .O(\implication_variable_id_reg[4]_i_50_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_51 
       (.I0(\implication_variable_id[4]_i_126_n_0 ),
        .I1(\implication_variable_id[4]_i_127_n_0 ),
        .O(\implication_variable_id_reg[4]_i_51_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_52 
       (.I0(\implication_variable_id[4]_i_128_n_0 ),
        .I1(\implication_variable_id[4]_i_129_n_0 ),
        .O(\implication_variable_id_reg[4]_i_52_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_53 
       (.I0(\implication_variable_id[4]_i_130_n_0 ),
        .I1(\implication_variable_id[4]_i_131_n_0 ),
        .O(\implication_variable_id_reg[4]_i_53_n_0 ),
        .S(clause_count_reg[2]));
  MUXF7 \implication_variable_id_reg[4]_i_54 
       (.I0(\implication_variable_id[4]_i_132_n_0 ),
        .I1(\implication_variable_id[4]_i_133_n_0 ),
        .O(\implication_variable_id_reg[4]_i_54_n_0 ),
        .S(clause_count_reg[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCC222ECCCC)) 
    state_i_1
       (.I0(state_reg_0),
        .I1(state_reg_n_0),
        .I2(CO),
        .I3(\implication_variable_id_reg[4]_i_3_n_0 ),
        .I4(s01_axi_aresetn),
        .I5(Q[1]),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1 
       (.I0(D[0]),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_0 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_4 ),
        .O(\implication_assignment_reg[0]_rep__1_2 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__0 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_1 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_62 ),
        .O(\implication_assignment_reg[0]_rep__1_5 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__1 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_2 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_7 ),
        .O(\implication_assignment_reg[0]_rep__1_8 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__10 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_11 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_22 ),
        .O(\implication_assignment_reg[0]_rep__0_14 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__11 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_12 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_75 ),
        .O(\implication_assignment_reg[0]_rep__0_17 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__12 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_13 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_78 ),
        .O(\implication_assignment_reg[0]_rep__0_20 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__13 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_14 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_51),
        .O(\implication_assignment_reg[0]_rep__0_23 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__14 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_15 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_81 ),
        .O(\implication_assignment_reg[0]_rep__0_26 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__15 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_16 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_54),
        .O(\implication_assignment_reg[0]_rep__0_29 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__16 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_17 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_57),
        .O(\implication_assignment_reg[0]_rep__0_32 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__17 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_18 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_14 ),
        .O(\implication_assignment_reg[0]_rep__0_35 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__18 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_19 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_60),
        .O(\implication_assignment_reg[0]_rep__0_38 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__19 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_20 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_63),
        .O(\implication_assignment_reg[0]_rep__0_41 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__2 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_3 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_65 ),
        .O(\implication_assignment_reg[0]_rep__1_11 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__20 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_21 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_34 ),
        .O(\implication_assignment_reg[0]_rep__0_44 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__21 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_22 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_27 ),
        .O(\implication_assignment_reg[0]_rep__0_47 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__22 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_23 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_17),
        .O(\implication_assignment_reg[0]_rep__0_50 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__23 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_24 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_6),
        .O(\implication_assignment_reg[0]_rep__0_53 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__24 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_25 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_84 ),
        .O(\implication_assignment_reg[0]_rep__0_56 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__25 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_26 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_66),
        .O(\implication_assignment_reg[0]_rep__0_59 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__26 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_27 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_86 ),
        .O(\implication_assignment_reg[0]_rep__0_62 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__27 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_28 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_70),
        .O(\implication_assignment_reg[0]_rep__0_65 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__28 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_29 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_52 ),
        .O(\implication_assignment_reg[0]_rep__0_68 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__29 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_30 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_90 ),
        .O(\implication_assignment_reg[0]_rep__0_71 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__3 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_4 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_68 ),
        .O(\implication_assignment_reg[0]_rep__1_14 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__30 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_31 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_92 ),
        .O(\implication_assignment_reg[0]_rep_2 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__31 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_32 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_74),
        .O(\implication_assignment_reg[0]_rep_5 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__32 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_33 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_24),
        .O(\implication_assignment_reg[0]_rep_8 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__33 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_34 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_0 ),
        .O(\implication_assignment_reg[0]_rep_11 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__34 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_35 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_94 ),
        .O(\implication_assignment_reg[0]_rep_14 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__35 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_36 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_78),
        .O(\implication_assignment_reg[0]_rep_17 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__36 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_37 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_21),
        .O(\implication_assignment_reg[0]_rep_20 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__37 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_38 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_97 ),
        .O(\implication_assignment_reg[0]_rep_23 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__38 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_39 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_81),
        .O(\implication_assignment_reg[0]_rep_26 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__39 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_40 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_99 ),
        .O(\implication_assignment_reg[0]_rep_29 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__4 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_5 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_29 ),
        .O(\implication_assignment_reg[0]_rep__1_17 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__40 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_41 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_85),
        .O(\implication_assignment_reg[0]_rep_32 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__41 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_42 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_101 ),
        .O(\implication_assignment_reg[0]_rep_35 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__42 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_43 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_103 ),
        .O(\implication_assignment_reg[0]_rep_38 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__43 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_44 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_105 ),
        .O(\implication_assignment_reg[0]_rep_41 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__44 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_45 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_107 ),
        .O(\implication_assignment_reg[0]_rep_44 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__45 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_46 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_31),
        .O(\implication_assignment_reg[0]_rep_47 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__46 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_47 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_92),
        .O(\implication_assignment_reg[0]_rep_50 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__47 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_48 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_109 ),
        .O(\implication_assignment_reg[0]_rep_53 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__48 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_49 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_50 ),
        .O(\implication_assignment_reg[0]_rep_56 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__49 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_50 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_34),
        .O(\implication_assignment_reg[0]_rep_59 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__5 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_6 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_43),
        .O(\implication_assignment_reg[0]_rep__1_20 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__50 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_51 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_112 ),
        .O(\implication_assignment_reg[0]_rep_62 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__51 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_52 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_115 ),
        .O(\implication_assignment_reg[0]_rep_65 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__52 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_53 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_48 ),
        .O(\implication_assignment_reg[0]_rep_68 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__53 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_54 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_37),
        .O(\implication_assignment_reg[0]_rep_71 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__54 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_55 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_96),
        .O(\implication_assignment_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__55 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_56 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_99),
        .O(\implication_assignment_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__56 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_57 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_118 ),
        .O(\implication_assignment_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__57 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_58 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_102),
        .O(\implication_assignment_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__58 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_59 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_120 ),
        .O(\implication_assignment_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__59 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_60 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_123 ),
        .O(\implication_assignment_reg[0]_17 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__6 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_7 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_71 ),
        .O(\implication_assignment_reg[0]_rep__0_2 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__60 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_61 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_56 ),
        .O(\implication_assignment_reg[0]_20 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__61 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_62 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_59 ),
        .O(\implication_assignment_reg[0]_23 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__62 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_63 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_126 ),
        .O(\implication_assignment_reg[0]_26 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__63 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_64 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_12 ),
        .O(\implication_assignment_reg[0]_29 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__64 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_65 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_106),
        .O(\implication_assignment_reg[0]_32 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__65 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_1_assignment_reg[0]_66 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_2 ),
        .O(\implication_assignment_reg[0]_35 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__66 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_67 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_31 ),
        .O(\implication_assignment_reg[0]_38 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__67 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_68 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_40 ),
        .O(\implication_assignment_reg[0]_41 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__68 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_69 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_37 ),
        .O(\implication_assignment_reg[0]_44 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__69 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_70 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_54 ),
        .O(\implication_assignment_reg[0]_47 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__7 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_8 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_73 ),
        .O(\implication_assignment_reg[0]_rep__0_5 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__70 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_71 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_109),
        .O(\implication_assignment_reg[0]_50 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__71 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_72 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_129 ),
        .O(\implication_assignment_reg[0]_53 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__72 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_73 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_131 ),
        .O(\implication_assignment_reg[0]_56 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__73 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_74 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_43 ),
        .O(\implication_assignment_reg[0]_59 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__74 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_75 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_134 ),
        .O(\implication_assignment_reg[0]_62 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__75 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_76 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_24 ),
        .O(\implication_assignment_reg[0]_65 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__76 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_77 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_113),
        .O(\implication_assignment_reg[0]_68 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__77 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_78 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_40),
        .O(\implication_assignment_reg[0]_71 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__78 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_79 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_136 ),
        .O(\implication_assignment_reg[0]_74 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__79 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_80 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_139 ),
        .O(\implication_assignment_reg[0]_77 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__8 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_9 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_47),
        .O(\implication_assignment_reg[0]_rep__0_8 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__80 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_81 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_142 ),
        .O(\implication_assignment_reg[0]_80 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__81 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_82 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_16 ),
        .O(\implication_assignment_reg[0]_83 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__82 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_83 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_117),
        .O(\implication_assignment_reg[0]_86 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__83 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_84 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_120),
        .O(\implication_assignment_reg[0]_89 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__84 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_85 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_144 ),
        .O(\implication_assignment_reg[0]_92 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__85 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_86 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_46 ),
        .O(\implication_assignment_reg[0]_95 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__86 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_87 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_124),
        .O(\implication_assignment_reg[0]_98 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__87 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_88 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_18 ),
        .O(\implication_assignment_reg[0]_101 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__88 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_89 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_147 ),
        .O(\implication_assignment_reg[0]_104 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__89 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_1_assignment_reg[0]_90 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_20 ),
        .O(\implication_assignment_reg[0]_107 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_1_assignment[0]_i_1__9 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_1_assignment_reg[0]_10 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_9 ),
        .O(\implication_assignment_reg[0]_rep__0_11 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__10 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_8 ),
        .I3(\variable_1_assignment[1]_i_3__53_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_14 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__11 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_9 ),
        .I3(\variable_1_assignment[1]_i_3__73_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_16 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__12 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_10 ),
        .I3(\variable_1_assignment[1]_i_4__59_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_18 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__13 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_11 ),
        .I3(\variable_1_assignment[1]_i_3__51_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_22 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__14 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_13 ),
        .I3(\variable_1_assignment[1]_i_3__54_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_27 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__15 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_14 ),
        .I3(\variable_1_assignment[1]_i_3__48_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_29 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__16 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_15 ),
        .I3(\variable_1_assignment[1]_i_3__65_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_31 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__17 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_16 ),
        .I3(\variable_1_assignment[1]_i_4__11_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__18 
       (.I0(\variable_2_assignment_reg[0]_17 ),
        .I1(\variable_1_assignment[1]_i_4__12_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_17));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__19 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_18 ),
        .I3(\variable_1_assignment[1]_i_4__48_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_37 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__20 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_19 ),
        .I3(\variable_1_assignment[1]_i_3__66_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_40 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__21 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_20 ),
        .I3(\variable_1_assignment[1]_i_4__50_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_43 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__22 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_21 ),
        .I3(\variable_1_assignment[1]_i_3__74_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__23 
       (.I0(\variable_2_assignment_reg[0]_22 ),
        .I1(\variable_1_assignment[1]_i_4__24_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_21));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__24 
       (.I0(\variable_2_assignment_reg[0]_23 ),
        .I1(\variable_1_assignment[1]_i_4__21_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_24));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__25 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_24 ),
        .I3(\variable_1_assignment[1]_i_4__35_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_48 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__26 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_25 ),
        .I3(\variable_1_assignment[1]_i_4__31_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_50 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__27 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_26 ),
        .I3(\variable_1_assignment[1]_i_4__17_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_52 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__28 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_27 ),
        .I3(\variable_1_assignment[1]_i_3__67_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_54 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__29 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_28 ),
        .I3(\variable_1_assignment[1]_i_4__41_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_56 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__3 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0] ),
        .I3(\variable_1_assignment[1]_i_4__22_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__30 
       (.I0(\variable_1_assignment_reg[0] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_29 ),
        .I3(\variable_1_assignment[1]_i_4__42_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__31 
       (.I0(\variable_2_assignment_reg[0]_30 ),
        .I1(\variable_1_assignment[1]_i_4__28_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_31));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__32 
       (.I0(\variable_2_assignment_reg[0]_31 ),
        .I1(\variable_1_assignment[1]_i_4__32_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_34));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__33 
       (.I0(\variable_2_assignment_reg[0]_32 ),
        .I1(\variable_1_assignment[1]_i_4__36_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_37));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__34 
       (.I0(\variable_2_assignment_reg[0]_33 ),
        .I1(\variable_1_assignment[1]_i_4__54_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_40));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__35 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_34 ),
        .I3(\variable_1_assignment[1]_i_3__44_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_62 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__36 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_35 ),
        .I3(\variable_1_assignment[1]_i_3__46_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_65 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__37 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_36 ),
        .I3(\variable_1_assignment[1]_i_3__47_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__38 
       (.I0(\variable_2_assignment_reg[0]_37 ),
        .I1(\variable_1_assignment[1]_i_4_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_43));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__39 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_38 ),
        .I3(\variable_1_assignment[1]_i_3__49_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_71 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__4 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_1 ),
        .I3(\variable_1_assignment[1]_i_4__46_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_2 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__40 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_39 ),
        .I3(\variable_1_assignment[1]_i_3__50_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_73 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__41 
       (.I0(\variable_3_assignment_reg[0]_10 ),
        .I1(\variable_1_assignment[1]_i_4__1_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_47));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__42 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_40 ),
        .I3(\variable_1_assignment[1]_i_3__52_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_75 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__43 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_41 ),
        .I3(\variable_1_assignment[1]_i_4__3_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__44 
       (.I0(\variable_2_assignment_reg[0]_42 ),
        .I1(\variable_1_assignment[1]_i_4__4_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_51));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__45 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_43 ),
        .I3(\variable_1_assignment[1]_i_4__5_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_81 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__46 
       (.I0(\variable_2_assignment_reg[0]_44 ),
        .I1(\variable_1_assignment[1]_i_4__6_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_54));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__47 
       (.I0(\variable_2_assignment_reg[0]_45 ),
        .I1(\variable_1_assignment[1]_i_4__7_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_57));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__48 
       (.I0(\variable_2_assignment_reg[0]_46 ),
        .I1(\variable_1_assignment[1]_i_4__9_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_60));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__49 
       (.I0(\variable_2_assignment_reg[0]_47 ),
        .I1(\variable_1_assignment[1]_i_4__10_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_63));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__5 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_3 ),
        .I3(\variable_1_assignment[1]_i_3__43_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_4 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__50 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_48 ),
        .I3(\variable_1_assignment[1]_i_4__14_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_84 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__51 
       (.I0(\variable_3_assignment_reg[0]_11 ),
        .I1(\variable_1_assignment[1]_i_4__15_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_66));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__52 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_49 ),
        .I3(\variable_1_assignment[1]_i_3__55_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_86 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__53 
       (.I0(\variable_2_assignment_reg[0]_50 ),
        .I1(\variable_1_assignment[1]_i_4__16_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_70));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__54 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_51 ),
        .I3(\variable_1_assignment[1]_i_4__18_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_90 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__55 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_52 ),
        .I3(\variable_1_assignment[1]_i_4__19_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__56 
       (.I0(\variable_2_assignment_reg[0]_53 ),
        .I1(\variable_1_assignment[1]_i_4__20_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_74));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__57 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_54 ),
        .I3(\variable_1_assignment[1]_i_3__56_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_94 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__58 
       (.I0(\variable_2_assignment_reg[0]_55 ),
        .I1(\variable_1_assignment[1]_i_4__23_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_78));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__59 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_56 ),
        .I3(\variable_1_assignment[1]_i_4__25_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_97 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__6 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_4 ),
        .I3(\variable_1_assignment[1]_i_3__45_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__60 
       (.I0(\variable_2_assignment_reg[0]_57 ),
        .I1(\variable_1_assignment[1]_i_4__26_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_81));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__61 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_58 ),
        .I3(\variable_1_assignment[1]_i_3__57_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_99 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__62 
       (.I0(\variable_2_assignment_reg[0]_59 ),
        .I1(\variable_1_assignment[1]_i_4__27_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_85));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__63 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_60 ),
        .I3(\variable_1_assignment[1]_i_3__58_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_101 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__64 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_61 ),
        .I3(\variable_1_assignment[1]_i_3__59_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_103 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__65 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_62 ),
        .I3(\variable_1_assignment[1]_i_3__60_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_105 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__66 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_63 ),
        .I3(\variable_1_assignment[1]_i_3__61_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__67 
       (.I0(\variable_2_assignment_reg[0]_64 ),
        .I1(\variable_1_assignment[1]_i_4__29_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_92));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__68 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_65 ),
        .I3(\variable_1_assignment[1]_i_3__62_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_109 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__69 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_66 ),
        .I3(\variable_1_assignment[1]_i_4__33_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_112 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__7 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_5 ),
        .I3(\variable_1_assignment[1]_i_4__2_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_9 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__70 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_67 ),
        .I3(\variable_1_assignment[1]_i_4__34_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__71 
       (.I0(\variable_2_assignment_reg[0]_68 ),
        .I1(\variable_1_assignment[1]_i_4__37_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_96));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__72 
       (.I0(\variable_2_assignment_reg[0]_69 ),
        .I1(\variable_1_assignment[1]_i_4__38_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_99));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__73 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_70 ),
        .I3(\variable_1_assignment[1]_i_4__39_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__74 
       (.I0(\variable_2_assignment_reg[0]_71 ),
        .I1(\variable_1_assignment[1]_i_4__40_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_102));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__75 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_72 ),
        .I3(\variable_1_assignment[1]_i_3__63_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_120 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__76 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_73 ),
        .I3(\variable_1_assignment[1]_i_3__64_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_123 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__77 
       (.I0(\variable_3_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_74 ),
        .I3(\variable_1_assignment[1]_i_4__43_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_126 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__78 
       (.I0(\variable_2_assignment_reg[0]_75 ),
        .I1(\variable_1_assignment[1]_i_4__45_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_106));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__79 
       (.I0(\variable_2_assignment_reg[0]_76 ),
        .I1(\variable_1_assignment[1]_i_4__49_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_109));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__8 
       (.I0(\variable_2_assignment_reg[0]_6 ),
        .I1(\variable_1_assignment[1]_i_4__13_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_6));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__80 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_77 ),
        .I3(\variable_1_assignment[1]_i_3__68_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_129 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__81 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_78 ),
        .I3(\variable_1_assignment[1]_i_3__69_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_131 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__82 
       (.I0(\FSM_onehot_state_reg[6] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_79 ),
        .I3(\variable_1_assignment[1]_i_4__51_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_134 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__83 
       (.I0(\variable_2_assignment_reg[0]_80 ),
        .I1(\variable_1_assignment[1]_i_4__53_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_113));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__84 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_81 ),
        .I3(\variable_1_assignment[1]_i_3__70_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_136 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__85 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_82 ),
        .I3(\variable_1_assignment[1]_i_3__71_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_139 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_2__86 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_83 ),
        .I3(\variable_1_assignment[1]_i_3__72_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_142 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__87 
       (.I0(\variable_2_assignment_reg[0]_84 ),
        .I1(\variable_1_assignment[1]_i_4__55_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_117));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_1_assignment[1]_i_2__88 
       (.I0(\variable_2_assignment_reg[0]_85 ),
        .I1(\variable_1_assignment[1]_i_4__56_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_120));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \variable_1_assignment[1]_i_2__89 
       (.I0(\variable_3_assignment_reg[0]_18 ),
        .I1(\variable_1_assignment[1]_i_4__58_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_124));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_2__9 
       (.I0(\variable_1_assignment_reg[0] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_7 ),
        .I3(\variable_1_assignment[1]_i_4__44_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_12 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__43 
       (.I0(\variable_1_assignment[1]_i_4__61_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__43_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__43_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__43_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__44 
       (.I0(\variable_1_assignment[1]_i_3__44_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__44_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__62_n_0 ),
        .O(\variable_1_assignment[1]_i_3__44_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__45 
       (.I0(\variable_1_assignment[1]_i_4__63_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__45_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__45_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__45_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__46 
       (.I0(\variable_1_assignment[1]_i_4__64_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__46_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__46_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__46_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__47 
       (.I0(\variable_1_assignment[1]_i_3__47_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__47_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__65_n_0 ),
        .O(\variable_1_assignment[1]_i_3__47_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__48 
       (.I0(\variable_1_assignment[1]_i_3__48_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__48_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__66_n_0 ),
        .O(\variable_1_assignment[1]_i_3__48_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \variable_1_assignment[1]_i_3__49 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__36_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__0_n_0 ),
        .I3(\variable_3_assignment[1]_i_2__36_0 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_3__49_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__50 
       (.I0(\variable_1_assignment[1]_i_4__67_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__50_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__50_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__50_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__51 
       (.I0(\variable_1_assignment[1]_i_4__68_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__51_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__51_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__51_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__52 
       (.I0(\variable_1_assignment[1]_i_4__69_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__52_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__52_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__52_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \variable_1_assignment[1]_i_3__53 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__6_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__8_n_0 ),
        .I3(\variable_3_assignment[1]_i_2__6_0 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_3__53_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__54 
       (.I0(\variable_1_assignment[1]_i_4__70_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__54_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__54_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__54_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__55 
       (.I0(\variable_1_assignment[1]_i_3__55_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__55_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__71_n_0 ),
        .O(\variable_1_assignment[1]_i_3__55_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__56 
       (.I0(\variable_1_assignment[1]_i_4__72_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__56_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__56_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__56_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__57 
       (.I0(\variable_1_assignment[1]_i_4__73_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__57_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__57_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__57_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__58 
       (.I0(\variable_1_assignment[1]_i_4__74_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__58_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__58_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__58_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__59 
       (.I0(\variable_1_assignment[1]_i_4__75_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__59_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__59_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__59_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__60 
       (.I0(\variable_1_assignment[1]_i_3__60_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__60_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__76_n_0 ),
        .O(\variable_1_assignment[1]_i_3__60_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__61 
       (.I0(\variable_1_assignment[1]_i_3__61_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__61_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__77_n_0 ),
        .O(\variable_1_assignment[1]_i_3__61_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \variable_1_assignment[1]_i_3__62 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__66_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__30_n_0 ),
        .I3(\variable_3_assignment[1]_i_2__66_0 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_3__62_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__63 
       (.I0(\variable_1_assignment[1]_i_4__78_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__63_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__63_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__63_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__64 
       (.I0(\variable_1_assignment[1]_i_4__79_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__64_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__64_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__64_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__65 
       (.I0(\variable_1_assignment[1]_i_3__65_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__65_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__80_n_0 ),
        .O(\variable_1_assignment[1]_i_3__65_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \variable_1_assignment[1]_i_3__66 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_2__18_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__47_n_0 ),
        .I3(\variable_2_assignment[1]_i_2__18_0 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_3__66_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__67 
       (.I0(\variable_1_assignment[1]_i_4__81_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__67_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__67_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__67_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__68 
       (.I0(\variable_1_assignment[1]_i_4__82_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__68_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__68_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__68_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__69 
       (.I0(\variable_1_assignment[1]_i_3__69_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__69_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__83_n_0 ),
        .O(\variable_1_assignment[1]_i_3__69_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__70 
       (.I0(\variable_1_assignment[1]_i_4__84_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__70_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__70_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__70_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_3__71 
       (.I0(\variable_1_assignment[1]_i_4__85_n_0 ),
        .I1(\variable_1_assignment[1]_i_3__71_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_3__71_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_3__71_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__72 
       (.I0(\variable_1_assignment[1]_i_3__72_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__72_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__86_n_0 ),
        .O(\variable_1_assignment[1]_i_3__72_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__73 
       (.I0(\variable_1_assignment[1]_i_3__73_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__73_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__87_n_0 ),
        .O(\variable_1_assignment[1]_i_3__73_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_3__74 
       (.I0(\variable_1_assignment[1]_i_3__74_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_3__74_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_4__88_n_0 ),
        .O(\variable_1_assignment[1]_i_3__74_n_0 ));
  LUT5 #(
    .INIT(32'h0054FFFF)) 
    \variable_1_assignment[1]_i_3__86 
       (.I0(clause_in_use0),
        .I1(\variable_3_assignment_reg[0]_2 ),
        .I2(Q[4]),
        .I3(\variable_1_assignment[1]_i_4__60_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_20 ));
  LUT5 #(
    .INIT(32'h0E00FFFF)) 
    \variable_1_assignment[1]_i_3__87 
       (.I0(\variable_2_assignment_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_12 ),
        .I3(\variable_1_assignment[1]_i_4__52_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_24 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_3__88 
       (.I0(\variable_1_assignment_reg[0] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_86 ),
        .I3(\variable_1_assignment[1]_i_4__57_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_144 ));
  LUT5 #(
    .INIT(32'h000EFFFF)) 
    \variable_1_assignment[1]_i_3__89 
       (.I0(\variable_2_assignment_reg[0]_2 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_87 ),
        .I3(\variable_1_assignment[1]_i_5__6_n_0 ),
        .I4(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_147 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4 
       (.I0(\variable_1_assignment[1]_i_5__7_n_0 ),
        .I1(\variable_1_assignment[1]_i_4_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__0 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__36_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__36_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__36_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__1 
       (.I0(\variable_1_assignment[1]_i_4__1_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__1_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__8_n_0 ),
        .O(\variable_1_assignment[1]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \variable_1_assignment[1]_i_4__10 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__46_0 [3]),
        .I2(\variable_1_assignment[1]_i_5__1_n_0 ),
        .I3(\variable_3_assignment[1]_i_2__46_0 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_4__10_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__11 
       (.I0(\variable_1_assignment[1]_i_5__15_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__11_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__11_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__11_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__12 
       (.I0(\variable_1_assignment[1]_i_4__12_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__12_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__16_n_0 ),
        .O(\variable_1_assignment[1]_i_4__12_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__13 
       (.I0(\variable_1_assignment[1]_i_5__17_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__13_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__13_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__13_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__14 
       (.I0(\variable_1_assignment[1]_i_5__18_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__14_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__14_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__14_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__15 
       (.I0(\variable_1_assignment[1]_i_5__19_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__15_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__15_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__15_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__16 
       (.I0(\variable_1_assignment[1]_i_4__16_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__16_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__20_n_0 ),
        .O(\variable_1_assignment[1]_i_4__16_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \variable_1_assignment[1]_i_4__17 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_2__25_0 [3]),
        .I2(\variable_1_assignment[1]_i_5__2_n_0 ),
        .I3(\variable_2_assignment[1]_i_2__25_0 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_4__17_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__18 
       (.I0(\variable_1_assignment[1]_i_4__18_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__18_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__21_n_0 ),
        .O(\variable_1_assignment[1]_i_4__18_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__19 
       (.I0(\variable_1_assignment[1]_i_4__19_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__19_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__22_n_0 ),
        .O(\variable_1_assignment[1]_i_4__19_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__2 
       (.I0(\variable_1_assignment[1]_i_5__9_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__2_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__2_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__20 
       (.I0(\variable_1_assignment[1]_i_4__20_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__20_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__23_n_0 ),
        .O(\variable_1_assignment[1]_i_4__20_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__21 
       (.I0(\variable_1_assignment[1]_i_4__21_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__21_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__24_n_0 ),
        .O(\variable_1_assignment[1]_i_4__21_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__22 
       (.I0(\variable_1_assignment[1]_i_5__25_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__22_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__22_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__22_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__23 
       (.I0(\variable_1_assignment[1]_i_4__23_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__23_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__26_n_0 ),
        .O(\variable_1_assignment[1]_i_4__23_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__24 
       (.I0(\variable_1_assignment[1]_i_4__24_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__24_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__27_n_0 ),
        .O(\variable_1_assignment[1]_i_4__24_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__25 
       (.I0(\variable_1_assignment[1]_i_5__28_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__25_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__25_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__25_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__26 
       (.I0(\variable_1_assignment[1]_i_4__26_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__26_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__29_n_0 ),
        .O(\variable_1_assignment[1]_i_4__26_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__27 
       (.I0(\variable_1_assignment[1]_i_5__30_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__27_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__27_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__27_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__28 
       (.I0(\variable_1_assignment[1]_i_5__31_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__28_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__28_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__28_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__29 
       (.I0(\variable_1_assignment[1]_i_4__29_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__29_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__32_n_0 ),
        .O(\variable_1_assignment[1]_i_4__29_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__3 
       (.I0(\variable_1_assignment[1]_i_5__10_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__3_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__3_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__30 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__66_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__66_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__66_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__30_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \variable_1_assignment[1]_i_4__31 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__24_0 [3]),
        .I2(\variable_1_assignment[1]_i_5__3_n_0 ),
        .I3(\variable_3_assignment[1]_i_2__24_0 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_4__31_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \variable_1_assignment[1]_i_4__32 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__29_1 [3]),
        .I2(\variable_1_assignment[1]_i_5__4_n_0 ),
        .I3(\variable_3_assignment[1]_i_2__29_1 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_4__32_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__33 
       (.I0(\variable_1_assignment[1]_i_4__33_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__33_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__33_n_0 ),
        .O(\variable_1_assignment[1]_i_4__33_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__34 
       (.I0(\variable_1_assignment[1]_i_5__34_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__34_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__34_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__34_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__35 
       (.I0(\variable_1_assignment[1]_i_4__35_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__35_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__35_n_0 ),
        .O(\variable_1_assignment[1]_i_4__35_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__36 
       (.I0(\variable_1_assignment[1]_i_5__36_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__36_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__36_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__36_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__37 
       (.I0(\variable_1_assignment[1]_i_5__37_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__37_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__37_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__37_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__38 
       (.I0(\variable_1_assignment[1]_i_4__38_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__38_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__38_n_0 ),
        .O(\variable_1_assignment[1]_i_4__38_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__39 
       (.I0(\variable_1_assignment[1]_i_5__39_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__39_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__39_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__39_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__4 
       (.I0(\variable_1_assignment[1]_i_5__11_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__4_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__4_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__40 
       (.I0(\variable_1_assignment[1]_i_4__40_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__40_0 [2]),
        .I3(\variable_1_assignment[1]_i_5__57_n_0 ),
        .I4(\variable_1_assignment[1]_i_6__0_n_0 ),
        .O(\variable_1_assignment[1]_i_4__40_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__41 
       (.I0(\variable_1_assignment[1]_i_4__41_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__41_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__40_n_0 ),
        .O(\variable_1_assignment[1]_i_4__41_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__42 
       (.I0(\variable_1_assignment[1]_i_5__41_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__42_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__42_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__42_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__43 
       (.I0(\variable_1_assignment[1]_i_5__42_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__43_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__43_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__43_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__44 
       (.I0(\variable_1_assignment[1]_i_5__43_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__44_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__44_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__44_n_0 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \variable_1_assignment[1]_i_4__45 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__76_1 [3]),
        .I2(\variable_1_assignment[1]_i_5__5_n_0 ),
        .I3(\variable_3_assignment[1]_i_2__76_1 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_4__45_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__46 
       (.I0(\variable_1_assignment[1]_i_4__46_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__46_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__44_n_0 ),
        .O(\variable_1_assignment[1]_i_4__46_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__47 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_2__18_0 [0]),
        .I2(\variable_2_assignment[1]_i_2__18_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_2_assignment[1]_i_2__18_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__47_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__48 
       (.I0(\variable_1_assignment[1]_i_5__45_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__48_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__48_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__48_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__49 
       (.I0(\variable_1_assignment[1]_i_5__46_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__49_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__49_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__49_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__5 
       (.I0(\variable_1_assignment[1]_i_5__12_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__5_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__5_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__50 
       (.I0(\variable_1_assignment[1]_i_5__47_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__50_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__50_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__50_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__51 
       (.I0(\variable_1_assignment[1]_i_5__48_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__51_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__51_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__51_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__52 
       (.I0(\variable_1_assignment[1]_i_4__52_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__52_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__49_n_0 ),
        .O(\variable_1_assignment[1]_i_4__52_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__53 
       (.I0(\variable_1_assignment[1]_i_4__53_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__53_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__50_n_0 ),
        .O(\variable_1_assignment[1]_i_4__53_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__54 
       (.I0(\variable_1_assignment[1]_i_4__54_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__54_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__51_n_0 ),
        .O(\variable_1_assignment[1]_i_4__54_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__55 
       (.I0(\variable_1_assignment[1]_i_4__55_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__55_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__52_n_0 ),
        .O(\variable_1_assignment[1]_i_4__55_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_1_assignment[1]_i_4__56 
       (.I0(\variable_1_assignment[1]_i_4__56_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment[1]_i_4__56_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_1_assignment[1]_i_5__53_n_0 ),
        .O(\variable_1_assignment[1]_i_4__56_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__57 
       (.I0(\variable_1_assignment[1]_i_5__54_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__57_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__57_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__57_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__58 
       (.I0(\variable_1_assignment[1]_i_6__1_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__58_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__58_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__58_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__59 
       (.I0(\variable_1_assignment[1]_i_5__55_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__59_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__59_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__59_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \variable_1_assignment[1]_i_4__6 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__43_1 [3]),
        .I2(\variable_1_assignment[1]_i_5__0_n_0 ),
        .I3(\variable_3_assignment[1]_i_2__43_1 [4]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .O(\variable_1_assignment[1]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__60 
       (.I0(\variable_1_assignment[1]_i_5__56_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__60_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__60_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__60_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__61 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__43_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__43_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__43_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__61_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__62 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__44_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__44_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__44_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__62_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__63 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__45_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__45_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__45_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__63_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__64 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_3__46_0 [3]),
        .I2(\variable_1_assignment[1]_i_3__46_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__46_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__64_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__65 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_3__47_0 [0]),
        .I2(\variable_1_assignment[1]_i_3__47_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__47_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_4__65_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__66 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__48_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__48_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__48_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__66_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__67 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__50_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__50_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__50_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__67_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__68 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__51_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__51_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__51_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__68_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__69 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_3__52_0 [0]),
        .I2(\variable_1_assignment[1]_i_3__52_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__52_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_4__69_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__7 
       (.I0(\variable_1_assignment[1]_i_5__13_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__7_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__7_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__70 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_3__54_0 [0]),
        .I2(\variable_1_assignment[1]_i_3__54_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__54_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_4__70_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__71 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_3__55_0 [0]),
        .I2(\variable_1_assignment[1]_i_3__55_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__55_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_4__71_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__72 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_3__56_0 [3]),
        .I2(\variable_1_assignment[1]_i_3__56_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__56_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__72_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__73 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__57_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__57_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__57_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__73_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__74 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_3__58_0 [3]),
        .I2(\variable_1_assignment[1]_i_3__58_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__58_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__74_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__75 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__59_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__59_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__59_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__75_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__76 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_3__60_0 [0]),
        .I2(\variable_1_assignment[1]_i_3__60_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__60_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_4__76_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__77 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_3__61_0 [0]),
        .I2(\variable_1_assignment[1]_i_3__61_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__61_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_4__77_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__78 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_3__63_0 [0]),
        .I2(\variable_1_assignment[1]_i_3__63_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__63_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_4__78_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__79 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_3__64_0 [3]),
        .I2(\variable_1_assignment[1]_i_3__64_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__64_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__79_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__8 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__6_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__6_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__6_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__80 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__65_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__65_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__65_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__80_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__81 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__67_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__67_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__67_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__81_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__82 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__68_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__68_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__68_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__82_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__83 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__69_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__69_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__69_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__83_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__84 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__70_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__70_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__70_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__84_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__85 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__71_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__71_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__71_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__85_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__86 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_3__72_0 [3]),
        .I2(\variable_1_assignment[1]_i_3__72_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__72_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__86_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__87 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_3__73_0 [4]),
        .I2(\variable_1_assignment[1]_i_3__73_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_3__73_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_4__87_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_4__88 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_3__74_0 [0]),
        .I2(\variable_1_assignment[1]_i_3__74_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_3__74_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_4__88_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_4__9 
       (.I0(\variable_1_assignment[1]_i_5__14_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__9_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_4__9_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__0 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__43_1 [0]),
        .I2(\variable_3_assignment[1]_i_2__43_1 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__43_1 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__1 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__46_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__46_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__46_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__10 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__3_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__3_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__3_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__11 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__4_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__4_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__4_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__12 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__5_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__5_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__5_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__13 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__7_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__7_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__7_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__13_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__14 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__9_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__9_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__9_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__15 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__11_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__11_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__11_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__15_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__16 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__12_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__12_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__12_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__16_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__17 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_4__13_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__13_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__13_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__17_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__18 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__14_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__14_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__14_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__18_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__19 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__15_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__15_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__15_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__19_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__2 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_2__25_0 [0]),
        .I2(\variable_2_assignment[1]_i_2__25_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_2_assignment[1]_i_2__25_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__20 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_4__16_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__16_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__16_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__20_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__21 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__18_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__18_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__18_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__21_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__22 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__19_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__19_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__19_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__22_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__23 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_4__20_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__20_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__20_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__23_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__24 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__21_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__21_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__21_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__24_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__25 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__22_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__22_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__22_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__25_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__26 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__23_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__23_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__23_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__26_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__27 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__24_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__24_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__24_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__27_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__28 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__25_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__25_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__25_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__28_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__29 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__26_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__26_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__26_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__29_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__3 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__24_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__24_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__24_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__30 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__27_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__27_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__27_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__30_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__31 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_4__28_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__28_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__28_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__31_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__32 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__29_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__29_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__29_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__32_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__33 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__33_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__33_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__33_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__33_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__34 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__34_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__34_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__34_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__34_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__35 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__35_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__35_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__35_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__35_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__36 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__36_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__36_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__36_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__36_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__37 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__37_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__37_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__37_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__37_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__38 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__38_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__38_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__38_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__38_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__39 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__39_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__39_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__39_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__39_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__4 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__29_1 [0]),
        .I2(\variable_3_assignment[1]_i_2__29_1 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__29_1 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__40 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__41_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__41_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__41_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__40_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__41 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__42_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__42_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__42_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__41_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__42 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__43_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__43_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__43_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__42_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__43 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__44_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__44_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__44_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__43_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__44 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_4__46_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__46_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__46_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__44_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__45 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__48_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__48_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__48_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__45_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__46 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__49_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__49_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__49_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__46_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__47 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__50_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__50_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__50_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__47_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__48 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__51_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__51_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__51_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__48_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__49 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__52_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__52_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__52_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__49_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__5 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__76_1 [0]),
        .I2(\variable_3_assignment[1]_i_2__76_1 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__76_1 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__50 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4__53_0 [0]),
        .I2(\variable_1_assignment[1]_i_4__53_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__53_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__50_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__51 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__54_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__54_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__54_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__51_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__52 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__55_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__55_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__55_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__52_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__53 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_4__56_0 [3]),
        .I2(\variable_1_assignment[1]_i_4__56_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4__56_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__53_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__54 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__57_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__57_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__57_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__54_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__55 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__59_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__59_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__59_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__55_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__56 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__60_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__60_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__60_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__56_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \variable_1_assignment[1]_i_5__57 
       (.I0(D[3]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [3]),
        .O(\variable_1_assignment[1]_i_5__57_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \variable_1_assignment[1]_i_5__6 
       (.I0(\variable_1_assignment[1]_i_6__2_n_0 ),
        .I1(\variable_1_assignment[1]_i_5__6_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_1_assignment[1]_i_5__6_0 [2]),
        .I4(\implication_variable_id_reg[2]_0 ),
        .O(\variable_1_assignment[1]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__7 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_1_assignment[1]_i_4_0 [0]),
        .I2(\variable_1_assignment[1]_i_4_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_4_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_1_assignment[1]_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__8 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__1_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__1_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__1_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_5__9 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__2_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__2_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__2_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \variable_1_assignment[1]_i_6 
       (.I0(D[2]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [2]),
        .O(\implication_variable_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_6__0 
       (.I0(\variable_3_assignment[1]_i_5__74_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__40_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__40_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__40_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_6__1 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_1_assignment[1]_i_4__58_0 [4]),
        .I2(\variable_1_assignment[1]_i_4__58_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_1_assignment[1]_i_4__58_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_1_assignment[1]_i_6__2 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_1_assignment[1]_i_5__6_0 [3]),
        .I2(\variable_1_assignment[1]_i_5__6_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_1_assignment[1]_i_5__6_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_1_assignment[1]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \variable_1_assignment[1]_i_7 
       (.I0(D[3]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [3]),
        .O(\implication_variable_id_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1 
       (.I0(D[0]),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_89 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_3 ),
        .O(\implication_assignment_reg[0]_rep__1_1 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__0 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_90 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_61 ),
        .O(\implication_assignment_reg[0]_rep__1_4 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__1 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_91 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_6 ),
        .O(\implication_assignment_reg[0]_rep__1_7 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__10 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_100 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_21 ),
        .O(\implication_assignment_reg[0]_rep__0_13 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__11 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_101 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_74 ),
        .O(\implication_assignment_reg[0]_rep__0_16 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__12 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_102 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_77 ),
        .O(\implication_assignment_reg[0]_rep__0_19 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__13 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_103 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_50),
        .O(\implication_assignment_reg[0]_rep__0_22 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__14 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_104 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_80 ),
        .O(\implication_assignment_reg[0]_rep__0_25 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__15 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_105 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_53),
        .O(\implication_assignment_reg[0]_rep__0_28 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__16 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_106 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_56),
        .O(\implication_assignment_reg[0]_rep__0_31 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__17 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_107 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_13 ),
        .O(\implication_assignment_reg[0]_rep__0_34 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__18 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_108 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_59),
        .O(\implication_assignment_reg[0]_rep__0_37 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__19 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_109 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_62),
        .O(\implication_assignment_reg[0]_rep__0_40 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__2 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_92 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_64 ),
        .O(\implication_assignment_reg[0]_rep__1_10 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__20 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_110 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_33 ),
        .O(\implication_assignment_reg[0]_rep__0_43 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__21 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_111 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_26 ),
        .O(\implication_assignment_reg[0]_rep__0_46 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__22 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_112 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_16),
        .O(\implication_assignment_reg[0]_rep__0_49 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__23 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_113 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_5),
        .O(\implication_assignment_reg[0]_rep__0_52 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__24 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_114 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_83 ),
        .O(\implication_assignment_reg[0]_rep__0_55 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__25 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_115 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_65),
        .O(\implication_assignment_reg[0]_rep__0_58 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__26 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_116 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_85 ),
        .O(\implication_assignment_reg[0]_rep__0_61 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__27 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_117 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_69),
        .O(\implication_assignment_reg[0]_rep__0_64 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__28 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_118 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_51 ),
        .O(\implication_assignment_reg[0]_rep__0_67 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__29 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_119 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_89 ),
        .O(\implication_assignment_reg[0]_rep__0_70 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__3 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_93 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_67 ),
        .O(\implication_assignment_reg[0]_rep__1_13 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__30 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_120 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_91 ),
        .O(\implication_assignment_reg[0]_rep_1 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__31 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_121 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_73),
        .O(\implication_assignment_reg[0]_rep_4 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__32 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_122 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_23),
        .O(\implication_assignment_reg[0]_rep_7 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__33 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_123 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5] ),
        .O(\implication_assignment_reg[0]_rep_10 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__34 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_124 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_93 ),
        .O(\implication_assignment_reg[0]_rep_13 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__35 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_125 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_77),
        .O(\implication_assignment_reg[0]_rep_16 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__36 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_126 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_20),
        .O(\implication_assignment_reg[0]_rep_19 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__37 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_127 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_96 ),
        .O(\implication_assignment_reg[0]_rep_22 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__38 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_128 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_80),
        .O(\implication_assignment_reg[0]_rep_25 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__39 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_129 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_98 ),
        .O(\implication_assignment_reg[0]_rep_28 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__4 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_94 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_28 ),
        .O(\implication_assignment_reg[0]_rep__1_16 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__40 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_130 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_84),
        .O(\implication_assignment_reg[0]_rep_31 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__41 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_131 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_100 ),
        .O(\implication_assignment_reg[0]_rep_34 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__42 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_133 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_102 ),
        .O(\implication_assignment_reg[0]_rep_37 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__43 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_134 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_104 ),
        .O(\implication_assignment_reg[0]_rep_40 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__44 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_135 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_106 ),
        .O(\implication_assignment_reg[0]_rep_43 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__45 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_136 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_30),
        .O(\implication_assignment_reg[0]_rep_46 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__46 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_137 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_91),
        .O(\implication_assignment_reg[0]_rep_49 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__47 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_138 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_108 ),
        .O(\implication_assignment_reg[0]_rep_52 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__48 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_139 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_49 ),
        .O(\implication_assignment_reg[0]_rep_55 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__49 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_140 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_33),
        .O(\implication_assignment_reg[0]_rep_58 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__5 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_95 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_42),
        .O(\implication_assignment_reg[0]_rep__1_19 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__50 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_141 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_111 ),
        .O(\implication_assignment_reg[0]_rep_61 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__51 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_142 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_114 ),
        .O(\implication_assignment_reg[0]_rep_64 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__52 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_143 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_47 ),
        .O(\implication_assignment_reg[0]_rep_67 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__53 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_144 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_36),
        .O(\implication_assignment_reg[0]_rep_70 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__54 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_145 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_95),
        .O(\implication_assignment_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__55 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_146 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_98),
        .O(\implication_assignment_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__56 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_147 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_117 ),
        .O(\implication_assignment_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__57 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_148 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_101),
        .O(\implication_assignment_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__58 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_149 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_119 ),
        .O(\implication_assignment_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__59 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_150 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_122 ),
        .O(\implication_assignment_reg[0]_16 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__6 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_96 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_70 ),
        .O(\implication_assignment_reg[0]_rep__0_1 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__60 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_151 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_55 ),
        .O(\implication_assignment_reg[0]_19 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__61 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_152 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_58 ),
        .O(\implication_assignment_reg[0]_22 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__62 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_153 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_125 ),
        .O(\implication_assignment_reg[0]_25 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__63 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_154 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_11 ),
        .O(\implication_assignment_reg[0]_28 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__64 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_155 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_105),
        .O(\implication_assignment_reg[0]_31 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__65 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_2_assignment_reg[0]_156 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_1 ),
        .O(\implication_assignment_reg[0]_34 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__66 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_158 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_30 ),
        .O(\implication_assignment_reg[0]_37 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__67 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_159 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_39 ),
        .O(\implication_assignment_reg[0]_40 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__68 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_160 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_36 ),
        .O(\implication_assignment_reg[0]_43 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__69 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_161 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_53 ),
        .O(\implication_assignment_reg[0]_46 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__7 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_97 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_72 ),
        .O(\implication_assignment_reg[0]_rep__0_4 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__70 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_162 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_108),
        .O(\implication_assignment_reg[0]_49 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__71 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_163 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_128 ),
        .O(\implication_assignment_reg[0]_52 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__72 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_164 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_130 ),
        .O(\implication_assignment_reg[0]_55 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__73 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_165 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_42 ),
        .O(\implication_assignment_reg[0]_58 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__74 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_166 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_133 ),
        .O(\implication_assignment_reg[0]_61 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__75 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_167 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_23 ),
        .O(\implication_assignment_reg[0]_64 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__76 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_168 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_112),
        .O(\implication_assignment_reg[0]_67 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__77 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_169 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_39),
        .O(\implication_assignment_reg[0]_70 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__78 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_170 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_135 ),
        .O(\implication_assignment_reg[0]_73 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__79 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_171 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_138 ),
        .O(\implication_assignment_reg[0]_76 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__8 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_98 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_46),
        .O(\implication_assignment_reg[0]_rep__0_7 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__80 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_172 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_141 ),
        .O(\implication_assignment_reg[0]_79 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__81 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_173 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_15 ),
        .O(\implication_assignment_reg[0]_82 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__82 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_174 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_116),
        .O(\implication_assignment_reg[0]_85 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__83 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_175 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_119),
        .O(\implication_assignment_reg[0]_88 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__84 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_176 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_143 ),
        .O(\implication_assignment_reg[0]_91 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__85 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_177 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_45 ),
        .O(\implication_assignment_reg[0]_94 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__86 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_178 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_123),
        .O(\implication_assignment_reg[0]_97 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__87 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_179 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_17 ),
        .O(\implication_assignment_reg[0]_100 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__88 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_180 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_146 ),
        .O(\implication_assignment_reg[0]_103 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__89 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_2_assignment_reg[0]_181 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_19 ),
        .O(\implication_assignment_reg[0]_106 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_2_assignment[0]_i_1__9 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_2_assignment_reg[0]_99 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_8 ),
        .O(\implication_assignment_reg[0]_rep__0_10 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2 
       (.I0(\variable_2_assignment_reg[0] ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment[1]_i_3__33_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__22_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5] ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__0 
       (.I0(\variable_1_assignment[1]_i_4__46_n_0 ),
        .I1(\variable_2_assignment_reg[0]_1 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__65_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__1 
       (.I0(\variable_2_assignment_reg[0]_3 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__43_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__10 
       (.I0(\variable_2_assignment_reg[0]_11 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__10_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__51_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_21 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__11 
       (.I0(\variable_1_assignment[1]_i_4__52_n_0 ),
        .I1(\variable_2_assignment_reg[0]_12 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(\variable_2_assignment[1]_i_3__75_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_23 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__12 
       (.I0(\variable_2_assignment_reg[0]_13 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__21_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__54_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_26 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__13 
       (.I0(\variable_1_assignment[1]_i_3__48_n_0 ),
        .I1(\variable_2_assignment_reg[0]_14 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(\variable_2_assignment[1]_i_3__4_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_28 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__14 
       (.I0(\variable_1_assignment[1]_i_3__65_n_0 ),
        .I1(\variable_2_assignment_reg[0]_15 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__66_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_30 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__15 
       (.I0(\variable_2_assignment_reg[0]_16 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment[1]_i_3__20_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__11_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__16 
       (.I0(\variable_1_assignment[1]_i_4__12_n_0 ),
        .I1(\variable_2_assignment_reg[0]_17 ),
        .I2(\variable_2_assignment[1]_i_3__22_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_16));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__17 
       (.I0(\variable_2_assignment_reg[0]_18 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__68_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__48_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_36 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__18 
       (.I0(\variable_2_assignment_reg[0]_19 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__67_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__66_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_39 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__19 
       (.I0(\variable_2_assignment_reg[0]_20 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__73_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__50_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_42 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__2 
       (.I0(\variable_2_assignment_reg[0]_4 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__1_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__45_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__20 
       (.I0(\variable_1_assignment[1]_i_3__74_n_0 ),
        .I1(\variable_2_assignment_reg[0]_21 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__85_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_45 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__21 
       (.I0(\variable_1_assignment[1]_i_4__24_n_0 ),
        .I1(\variable_2_assignment_reg[0]_22 ),
        .I2(\variable_2_assignment[1]_i_3__36_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_20));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__22 
       (.I0(\variable_1_assignment[1]_i_4__21_n_0 ),
        .I1(\variable_2_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment[1]_i_3__32_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_23));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__23 
       (.I0(\variable_1_assignment[1]_i_4__35_n_0 ),
        .I1(\variable_2_assignment_reg[0]_24 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__52_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_47 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__24 
       (.I0(\variable_2_assignment_reg[0]_25 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__48_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__31_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_49 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__25 
       (.I0(\variable_2_assignment_reg[0]_26 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__28_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__17_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_51 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__26 
       (.I0(\variable_2_assignment_reg[0]_27 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__69_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__67_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_53 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__27 
       (.I0(\variable_1_assignment[1]_i_4__41_n_0 ),
        .I1(\variable_2_assignment_reg[0]_28 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__60_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_55 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__28 
       (.I0(\variable_2_assignment_reg[0]_29 ),
        .I1(Q[4]),
        .I2(\variable_1_assignment_reg[0] ),
        .I3(\variable_2_assignment[1]_i_3__61_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__42_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__29 
       (.I0(\variable_2_assignment_reg[0]_30 ),
        .I1(\variable_2_assignment[1]_i_3__45_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__28_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_30));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__3 
       (.I0(\variable_2_assignment_reg[0]_5 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__9_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__2_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__30 
       (.I0(\variable_2_assignment_reg[0]_31 ),
        .I1(\variable_2_assignment[1]_i_3__49_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__32_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_33));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__31 
       (.I0(\variable_2_assignment_reg[0]_32 ),
        .I1(\variable_2_assignment[1]_i_3__53_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__36_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_36));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__32 
       (.I0(\variable_1_assignment[1]_i_4__54_n_0 ),
        .I1(\variable_2_assignment_reg[0]_33 ),
        .I2(\variable_2_assignment[1]_i_3__77_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_39));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__33 
       (.I0(\variable_1_assignment[1]_i_3__44_n_0 ),
        .I1(\variable_2_assignment_reg[0]_34 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_2_assignment[1]_i_3__0_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_61 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__34 
       (.I0(\variable_2_assignment_reg[0]_35 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__2_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__46_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_64 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__35 
       (.I0(\variable_1_assignment[1]_i_3__47_n_0 ),
        .I1(\variable_2_assignment_reg[0]_36 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_2_assignment[1]_i_3__3_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_67 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__36 
       (.I0(\variable_2_assignment_reg[0]_37 ),
        .I1(\variable_2_assignment[1]_i_3__5_n_0 ),
        .I2(\variable_1_assignment[1]_i_4_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_42));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__37 
       (.I0(\variable_1_assignment[1]_i_3__49_n_0 ),
        .I1(\variable_2_assignment_reg[0]_38 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(\variable_2_assignment[1]_i_3__6_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_70 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__38 
       (.I0(\variable_2_assignment_reg[0]_39 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment[1]_i_3__7_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__50_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__39 
       (.I0(\variable_1_assignment[1]_i_4__1_n_0 ),
        .I1(\variable_3_assignment_reg[0]_10 ),
        .I2(\variable_2_assignment[1]_i_3__8_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_46));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__4 
       (.I0(\variable_2_assignment_reg[0]_6 ),
        .I1(\variable_2_assignment[1]_i_3__23_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__13_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_5));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__40 
       (.I0(\variable_2_assignment_reg[0]_40 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__11_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__52_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_74 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__41 
       (.I0(\variable_2_assignment_reg[0]_41 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__12_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__3_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__42 
       (.I0(\variable_2_assignment_reg[0]_42 ),
        .I1(\variable_2_assignment[1]_i_3__13_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__4_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_50));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__43 
       (.I0(\variable_2_assignment_reg[0]_43 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment[1]_i_3__14_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__5_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_80 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__44 
       (.I0(\variable_1_assignment[1]_i_4__6_n_0 ),
        .I1(\variable_2_assignment_reg[0]_44 ),
        .I2(\variable_2_assignment[1]_i_3__15_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_53));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__45 
       (.I0(\variable_2_assignment_reg[0]_45 ),
        .I1(\variable_2_assignment[1]_i_3__16_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__7_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_56));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__46 
       (.I0(\variable_2_assignment_reg[0]_46 ),
        .I1(\variable_2_assignment[1]_i_3__18_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__9_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_59));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__47 
       (.I0(\variable_1_assignment[1]_i_4__10_n_0 ),
        .I1(\variable_2_assignment_reg[0]_47 ),
        .I2(\variable_2_assignment[1]_i_3__19_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_62));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__48 
       (.I0(\variable_2_assignment_reg[0]_48 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__24_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__14_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__49 
       (.I0(\variable_3_assignment_reg[0]_11 ),
        .I1(\variable_2_assignment[1]_i_3__25_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__15_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_65));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__5 
       (.I0(\variable_2_assignment_reg[0]_7 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__63_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__44_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_11 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__50 
       (.I0(\variable_1_assignment[1]_i_3__55_n_0 ),
        .I1(\variable_2_assignment_reg[0]_49 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(\variable_2_assignment[1]_i_3__26_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_85 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__51 
       (.I0(\variable_1_assignment[1]_i_4__16_n_0 ),
        .I1(\variable_2_assignment_reg[0]_50 ),
        .I2(\variable_2_assignment[1]_i_3__27_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_69));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__52 
       (.I0(\variable_1_assignment[1]_i_4__18_n_0 ),
        .I1(\variable_2_assignment_reg[0]_51 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_2_assignment[1]_i_3__29_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_89 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__53 
       (.I0(\variable_1_assignment[1]_i_4__19_n_0 ),
        .I1(\variable_2_assignment_reg[0]_52 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__30_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_91 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__54 
       (.I0(\variable_1_assignment[1]_i_4__20_n_0 ),
        .I1(\variable_2_assignment_reg[0]_53 ),
        .I2(\variable_2_assignment[1]_i_3__31_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_73));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__55 
       (.I0(\variable_2_assignment_reg[0]_54 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__34_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__56_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__56 
       (.I0(\variable_1_assignment[1]_i_4__23_n_0 ),
        .I1(\variable_2_assignment_reg[0]_55 ),
        .I2(\variable_2_assignment[1]_i_3__35_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_77));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__57 
       (.I0(\variable_2_assignment_reg[0]_56 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__37_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__25_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__58 
       (.I0(\variable_1_assignment[1]_i_4__26_n_0 ),
        .I1(\variable_2_assignment_reg[0]_57 ),
        .I2(\variable_2_assignment[1]_i_3__38_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_80));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__59 
       (.I0(\variable_2_assignment_reg[0]_58 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment[1]_i_3__39_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__57_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_98 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__6 
       (.I0(\variable_2_assignment_reg[0]_8 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment[1]_i_3__17_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__53_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__60 
       (.I0(\variable_2_assignment_reg[0]_59 ),
        .I1(\variable_2_assignment[1]_i_3__40_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__27_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_84));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__61 
       (.I0(\variable_2_assignment_reg[0]_60 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment[1]_i_3__41_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__58_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_100 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__62 
       (.I0(\variable_2_assignment_reg[0]_61 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__42_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__59_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_102 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__63 
       (.I0(\variable_1_assignment[1]_i_3__60_n_0 ),
        .I1(\variable_2_assignment_reg[0]_62 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_2_assignment[1]_i_3__43_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_104 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__64 
       (.I0(\variable_1_assignment[1]_i_3__61_n_0 ),
        .I1(\variable_2_assignment_reg[0]_63 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__44_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__65 
       (.I0(\variable_1_assignment[1]_i_4__29_n_0 ),
        .I1(\variable_2_assignment_reg[0]_64 ),
        .I2(\variable_2_assignment[1]_i_3__46_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_91));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__66 
       (.I0(\variable_2_assignment_reg[0]_65 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(\variable_2_assignment[1]_i_3__47_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__62_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_108 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__67 
       (.I0(\variable_1_assignment[1]_i_4__33_n_0 ),
        .I1(\variable_2_assignment_reg[0]_66 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_2_assignment[1]_i_3__50_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_111 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__68 
       (.I0(\variable_2_assignment_reg[0]_67 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__51_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__34_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_114 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__69 
       (.I0(\variable_2_assignment_reg[0]_68 ),
        .I1(\variable_2_assignment[1]_i_3__54_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__37_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_95));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__7 
       (.I0(\variable_1_assignment[1]_i_3__73_n_0 ),
        .I1(\variable_2_assignment_reg[0]_9 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__81_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__70 
       (.I0(\variable_1_assignment[1]_i_4__38_n_0 ),
        .I1(\variable_2_assignment_reg[0]_69 ),
        .I2(\variable_2_assignment[1]_i_3__55_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_98));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__71 
       (.I0(\variable_2_assignment_reg[0]_70 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__56_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__39_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__72 
       (.I0(\variable_1_assignment[1]_i_4__40_n_0 ),
        .I1(\variable_2_assignment_reg[0]_71 ),
        .I2(\variable_2_assignment[1]_i_3__57_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_101));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__73 
       (.I0(\variable_2_assignment_reg[0]_72 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__58_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__63_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_119 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__74 
       (.I0(\variable_2_assignment_reg[0]_73 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__59_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__64_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_122 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__75 
       (.I0(\variable_2_assignment_reg[0]_74 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__62_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__43_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__76 
       (.I0(\variable_2_assignment_reg[0]_75 ),
        .I1(\variable_2_assignment[1]_i_3__64_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__45_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_105));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__77 
       (.I0(\variable_2_assignment_reg[0]_76 ),
        .I1(\variable_2_assignment[1]_i_3__70_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__49_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_108));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__78 
       (.I0(\variable_2_assignment_reg[0]_77 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__71_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__68_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_128 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__79 
       (.I0(\variable_1_assignment[1]_i_3__69_n_0 ),
        .I1(\variable_2_assignment_reg[0]_78 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__72_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_130 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__8 
       (.I0(\variable_2_assignment_reg[0]_10 ),
        .I1(Q[4]),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__87_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__59_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_17 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__80 
       (.I0(\variable_2_assignment_reg[0]_79 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(\variable_2_assignment[1]_i_3__74_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__51_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_133 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__81 
       (.I0(\variable_1_assignment[1]_i_4__53_n_0 ),
        .I1(\variable_2_assignment_reg[0]_80 ),
        .I2(\variable_2_assignment[1]_i_3__76_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_112));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__82 
       (.I0(\variable_2_assignment_reg[0]_81 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__78_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__70_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_135 ));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__83 
       (.I0(\variable_2_assignment_reg[0]_82 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__79_n_0 ),
        .I4(\variable_1_assignment[1]_i_3__71_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_138 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__84 
       (.I0(\variable_1_assignment[1]_i_3__72_n_0 ),
        .I1(\variable_2_assignment_reg[0]_83 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_2_assignment[1]_i_3__80_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_141 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__85 
       (.I0(\variable_1_assignment[1]_i_4__55_n_0 ),
        .I1(\variable_2_assignment_reg[0]_84 ),
        .I2(\variable_2_assignment[1]_i_3__82_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_116));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \variable_2_assignment[1]_i_2__86 
       (.I0(\variable_1_assignment[1]_i_4__56_n_0 ),
        .I1(\variable_2_assignment_reg[0]_85 ),
        .I2(\variable_2_assignment[1]_i_3__83_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_119));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__87 
       (.I0(\variable_2_assignment_reg[0]_86 ),
        .I1(Q[4]),
        .I2(\variable_1_assignment_reg[0] ),
        .I3(\variable_2_assignment[1]_i_3__84_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__57_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_143 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \variable_2_assignment[1]_i_2__88 
       (.I0(\variable_3_assignment_reg[0]_18 ),
        .I1(\variable_2_assignment[1]_i_3__86_n_0 ),
        .I2(\variable_1_assignment[1]_i_4__58_n_0 ),
        .I3(s01_axi_aresetn),
        .O(s01_axi_aresetn_123));
  LUT6 #(
    .INIT(64'h54000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__89 
       (.I0(\variable_2_assignment_reg[0]_87 ),
        .I1(Q[4]),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(\variable_2_assignment[1]_i_3__88_n_0 ),
        .I4(\variable_1_assignment[1]_i_5__6_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_146 ));
  LUT6 #(
    .INIT(64'h0E000000FFFFFFFF)) 
    \variable_2_assignment[1]_i_2__9 
       (.I0(Q[4]),
        .I1(\variable_3_assignment_reg[0]_2 ),
        .I2(clause_in_use0),
        .I3(\variable_2_assignment[1]_i_3__89_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__60_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_19 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3 
       (.I0(\variable_2_assignment[1]_i_3_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__7_n_0 ),
        .O(\variable_2_assignment[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \variable_2_assignment[1]_i_3__0 
       (.I0(\variable_2_assignment[1]_i_4_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__32_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_2__32_0 [3]),
        .O(\variable_2_assignment[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__1 
       (.I0(\variable_2_assignment[1]_i_3__1_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__1_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__8_n_0 ),
        .O(\variable_2_assignment[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__10 
       (.I0(\variable_2_assignment[1]_i_3__10_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__10_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__16_n_0 ),
        .O(\variable_2_assignment[1]_i_3__10_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__11 
       (.I0(\variable_2_assignment[1]_i_3__11_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__11_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__17_n_0 ),
        .O(\variable_2_assignment[1]_i_3__11_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__12 
       (.I0(\variable_2_assignment[1]_i_3__12_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__12_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__18_n_0 ),
        .O(\variable_2_assignment[1]_i_3__12_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__13 
       (.I0(\variable_2_assignment[1]_i_3__13_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__13_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__19_n_0 ),
        .O(\variable_2_assignment[1]_i_3__13_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__14 
       (.I0(\variable_2_assignment[1]_i_3__14_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__14_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__20_n_0 ),
        .O(\variable_2_assignment[1]_i_3__14_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__15 
       (.I0(\variable_2_assignment[1]_i_3__15_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__15_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__21_n_0 ),
        .O(\variable_2_assignment[1]_i_3__15_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__16 
       (.I0(\variable_2_assignment[1]_i_3__16_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__16_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__22_n_0 ),
        .O(\variable_2_assignment[1]_i_3__16_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__17 
       (.I0(\variable_2_assignment[1]_i_3__17_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__17_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__23_n_0 ),
        .O(\variable_2_assignment[1]_i_3__17_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__18 
       (.I0(\variable_2_assignment[1]_i_3__18_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__18_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__24_n_0 ),
        .O(\variable_2_assignment[1]_i_3__18_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__19 
       (.I0(\variable_2_assignment[1]_i_3__19_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__19_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__25_n_0 ),
        .O(\variable_2_assignment[1]_i_3__19_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__2 
       (.I0(\variable_2_assignment[1]_i_3__2_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__2_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__9_n_0 ),
        .O(\variable_2_assignment[1]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__20 
       (.I0(\variable_2_assignment[1]_i_3__20_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__20_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__26_n_0 ),
        .O(\variable_2_assignment[1]_i_3__20_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__21 
       (.I0(\variable_2_assignment[1]_i_3__21_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__21_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__27_n_0 ),
        .O(\variable_2_assignment[1]_i_3__21_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__22 
       (.I0(\variable_2_assignment[1]_i_3__22_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__22_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__28_n_0 ),
        .O(\variable_2_assignment[1]_i_3__22_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__23 
       (.I0(\variable_2_assignment[1]_i_3__23_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__23_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__29_n_0 ),
        .O(\variable_2_assignment[1]_i_3__23_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__24 
       (.I0(\variable_2_assignment[1]_i_3__24_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__24_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__30_n_0 ),
        .O(\variable_2_assignment[1]_i_3__24_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__25 
       (.I0(\variable_2_assignment[1]_i_3__25_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__25_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__31_n_0 ),
        .O(\variable_2_assignment[1]_i_3__25_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \variable_2_assignment[1]_i_3__26 
       (.I0(\variable_2_assignment[1]_i_4__1_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__49_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_2__49_0 [3]),
        .O(\variable_2_assignment[1]_i_3__26_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__27 
       (.I0(\variable_2_assignment[1]_i_3__27_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__27_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__32_n_0 ),
        .O(\variable_2_assignment[1]_i_3__27_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__28 
       (.I0(\variable_2_assignment[1]_i_3__28_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__28_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__33_n_0 ),
        .O(\variable_2_assignment[1]_i_3__28_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__29 
       (.I0(\variable_2_assignment[1]_i_3__29_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__29_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__34_n_0 ),
        .O(\variable_2_assignment[1]_i_3__29_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__3 
       (.I0(\variable_2_assignment[1]_i_3__3_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__3_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__10_n_0 ),
        .O(\variable_2_assignment[1]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__30 
       (.I0(\variable_2_assignment[1]_i_3__30_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__30_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__35_n_0 ),
        .O(\variable_2_assignment[1]_i_3__30_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__31 
       (.I0(\variable_2_assignment[1]_i_3__31_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__31_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__36_n_0 ),
        .O(\variable_2_assignment[1]_i_3__31_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__32 
       (.I0(\variable_2_assignment[1]_i_3__32_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__32_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__37_n_0 ),
        .O(\variable_2_assignment[1]_i_3__32_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__33 
       (.I0(\variable_2_assignment[1]_i_3__33_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__33_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__38_n_0 ),
        .O(\variable_2_assignment[1]_i_3__33_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \variable_2_assignment[1]_i_3__34 
       (.I0(\variable_2_assignment[1]_i_4__2_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__55_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_2__55_0 [3]),
        .O(\variable_2_assignment[1]_i_3__34_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__35 
       (.I0(\variable_2_assignment[1]_i_3__35_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__35_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__39_n_0 ),
        .O(\variable_2_assignment[1]_i_3__35_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__36 
       (.I0(\variable_2_assignment[1]_i_3__36_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__36_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__40_n_0 ),
        .O(\variable_2_assignment[1]_i_3__36_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__37 
       (.I0(\variable_2_assignment[1]_i_3__37_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__37_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__41_n_0 ),
        .O(\variable_2_assignment[1]_i_3__37_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__38 
       (.I0(\variable_2_assignment[1]_i_3__38_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__38_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__42_n_0 ),
        .O(\variable_2_assignment[1]_i_3__38_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__39 
       (.I0(\variable_2_assignment[1]_i_3__39_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__39_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__43_n_0 ),
        .O(\variable_2_assignment[1]_i_3__39_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__4 
       (.I0(\variable_2_assignment[1]_i_3__4_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__4_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__11_n_0 ),
        .O(\variable_2_assignment[1]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \variable_2_assignment[1]_i_3__40 
       (.I0(\variable_2_assignment[1]_i_4__3_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__48_1 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_3__48_1 [3]),
        .O(\variable_2_assignment[1]_i_3__40_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \variable_2_assignment[1]_i_3__41 
       (.I0(\variable_2_assignment[1]_i_4__4_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__61_1 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_2__61_1 [3]),
        .O(\variable_2_assignment[1]_i_3__41_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__42 
       (.I0(\variable_2_assignment[1]_i_3__42_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__42_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__44_n_0 ),
        .O(\variable_2_assignment[1]_i_3__42_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__43 
       (.I0(\variable_2_assignment[1]_i_3__43_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__43_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__45_n_0 ),
        .O(\variable_2_assignment[1]_i_3__43_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__44 
       (.I0(\variable_2_assignment[1]_i_3__44_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__44_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__46_n_0 ),
        .O(\variable_2_assignment[1]_i_3__44_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__45 
       (.I0(\variable_2_assignment[1]_i_3__45_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__45_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__47_n_0 ),
        .O(\variable_2_assignment[1]_i_3__45_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__46 
       (.I0(\variable_2_assignment[1]_i_3__46_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__46_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__48_n_0 ),
        .O(\variable_2_assignment[1]_i_3__46_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__47 
       (.I0(\variable_2_assignment[1]_i_3__47_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__47_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__49_n_0 ),
        .O(\variable_2_assignment[1]_i_3__47_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__48 
       (.I0(\variable_2_assignment[1]_i_3__48_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__48_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__50_n_0 ),
        .O(\variable_2_assignment[1]_i_3__48_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__49 
       (.I0(\variable_2_assignment[1]_i_3__49_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__49_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__51_n_0 ),
        .O(\variable_2_assignment[1]_i_3__49_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__5 
       (.I0(\variable_2_assignment[1]_i_3__5_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__5_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__12_n_0 ),
        .O(\variable_2_assignment[1]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__50 
       (.I0(\variable_2_assignment[1]_i_3__50_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__50_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__52_n_0 ),
        .O(\variable_2_assignment[1]_i_3__50_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__51 
       (.I0(\variable_2_assignment[1]_i_3__51_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__51_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__53_n_0 ),
        .O(\variable_2_assignment[1]_i_3__51_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__52 
       (.I0(\variable_2_assignment[1]_i_3__52_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__52_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__54_n_0 ),
        .O(\variable_2_assignment[1]_i_3__52_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__53 
       (.I0(\variable_2_assignment[1]_i_3__53_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__53_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__55_n_0 ),
        .O(\variable_2_assignment[1]_i_3__53_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__54 
       (.I0(\variable_2_assignment[1]_i_3__54_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__54_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__56_n_0 ),
        .O(\variable_2_assignment[1]_i_3__54_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__55 
       (.I0(\variable_2_assignment[1]_i_3__55_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__55_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__57_n_0 ),
        .O(\variable_2_assignment[1]_i_3__55_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__56 
       (.I0(\variable_2_assignment[1]_i_3__56_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__56_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__58_n_0 ),
        .O(\variable_2_assignment[1]_i_3__56_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__57 
       (.I0(\variable_2_assignment[1]_i_3__57_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__57_0 [2]),
        .I3(\variable_1_assignment[1]_i_5__57_n_0 ),
        .I4(\variable_2_assignment[1]_i_4__59_n_0 ),
        .O(\variable_2_assignment[1]_i_3__57_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \variable_2_assignment[1]_i_3__58 
       (.I0(\variable_2_assignment[1]_i_4__5_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__73_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_2__73_0 [3]),
        .O(\variable_2_assignment[1]_i_3__58_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__59 
       (.I0(\variable_2_assignment[1]_i_3__59_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__59_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__60_n_0 ),
        .O(\variable_2_assignment[1]_i_3__59_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__6 
       (.I0(\variable_2_assignment[1]_i_3__6_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__6_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__13_n_0 ),
        .O(\variable_2_assignment[1]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__60 
       (.I0(\variable_2_assignment[1]_i_3__60_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__60_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__61_n_0 ),
        .O(\variable_2_assignment[1]_i_3__60_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__61 
       (.I0(\variable_2_assignment[1]_i_3__61_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__61_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__62_n_0 ),
        .O(\variable_2_assignment[1]_i_3__61_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__62 
       (.I0(\variable_2_assignment[1]_i_3__62_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__62_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__63_n_0 ),
        .O(\variable_2_assignment[1]_i_3__62_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__63 
       (.I0(\variable_2_assignment[1]_i_3__63_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__63_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__64_n_0 ),
        .O(\variable_2_assignment[1]_i_3__63_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__64 
       (.I0(\variable_2_assignment[1]_i_3__64_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__64_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__65_n_0 ),
        .O(\variable_2_assignment[1]_i_3__64_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__65 
       (.I0(\variable_2_assignment[1]_i_3__65_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__65_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__66_n_0 ),
        .O(\variable_2_assignment[1]_i_3__65_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__66 
       (.I0(\variable_2_assignment[1]_i_3__66_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__66_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__67_n_0 ),
        .O(\variable_2_assignment[1]_i_3__66_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__67 
       (.I0(\variable_2_assignment[1]_i_3__67_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__67_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__68_n_0 ),
        .O(\variable_2_assignment[1]_i_3__67_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__68 
       (.I0(\variable_2_assignment[1]_i_3__68_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__68_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__69_n_0 ),
        .O(\variable_2_assignment[1]_i_3__68_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__69 
       (.I0(\variable_2_assignment[1]_i_3__69_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__69_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__70_n_0 ),
        .O(\variable_2_assignment[1]_i_3__69_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__7 
       (.I0(\variable_2_assignment[1]_i_3__7_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__7_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__14_n_0 ),
        .O(\variable_2_assignment[1]_i_3__7_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__70 
       (.I0(\variable_2_assignment[1]_i_3__70_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__70_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__71_n_0 ),
        .O(\variable_2_assignment[1]_i_3__70_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__71 
       (.I0(\variable_2_assignment[1]_i_3__71_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__71_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__72_n_0 ),
        .O(\variable_2_assignment[1]_i_3__71_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__72 
       (.I0(\variable_2_assignment[1]_i_3__72_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__72_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__73_n_0 ),
        .O(\variable_2_assignment[1]_i_3__72_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__73 
       (.I0(\variable_2_assignment[1]_i_3__73_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__73_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__74_n_0 ),
        .O(\variable_2_assignment[1]_i_3__73_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__74 
       (.I0(\variable_2_assignment[1]_i_3__74_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__74_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__75_n_0 ),
        .O(\variable_2_assignment[1]_i_3__74_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \variable_2_assignment[1]_i_3__75 
       (.I0(\variable_2_assignment[1]_i_4__6_n_0 ),
        .I1(\variable_2_assignment[1]_i_2__11_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_2__11_0 [3]),
        .O(\variable_2_assignment[1]_i_3__75_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__76 
       (.I0(\variable_2_assignment[1]_i_3__76_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__76_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__76_n_0 ),
        .O(\variable_2_assignment[1]_i_3__76_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__77 
       (.I0(\variable_2_assignment[1]_i_3__77_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__77_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__77_n_0 ),
        .O(\variable_2_assignment[1]_i_3__77_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__78 
       (.I0(\variable_2_assignment[1]_i_3__78_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__78_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__78_n_0 ),
        .O(\variable_2_assignment[1]_i_3__78_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__79 
       (.I0(\variable_2_assignment[1]_i_3__79_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__79_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__79_n_0 ),
        .O(\variable_2_assignment[1]_i_3__79_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__8 
       (.I0(\variable_2_assignment[1]_i_3__8_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__8_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__15_n_0 ),
        .O(\variable_2_assignment[1]_i_3__8_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__80 
       (.I0(\variable_2_assignment[1]_i_3__80_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__80_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__80_n_0 ),
        .O(\variable_2_assignment[1]_i_3__80_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__81 
       (.I0(\variable_2_assignment[1]_i_3__81_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__81_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__81_n_0 ),
        .O(\variable_2_assignment[1]_i_3__81_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__82 
       (.I0(\variable_2_assignment[1]_i_3__82_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__82_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__82_n_0 ),
        .O(\variable_2_assignment[1]_i_3__82_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__83 
       (.I0(\variable_2_assignment[1]_i_3__83_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__83_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__83_n_0 ),
        .O(\variable_2_assignment[1]_i_3__83_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__84 
       (.I0(\variable_2_assignment[1]_i_3__84_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__84_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__84_n_0 ),
        .O(\variable_2_assignment[1]_i_3__84_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__85 
       (.I0(\variable_2_assignment[1]_i_3__85_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__85_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__85_n_0 ),
        .O(\variable_2_assignment[1]_i_3__85_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__86 
       (.I0(\variable_2_assignment[1]_i_3__86_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__86_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__86_n_0 ),
        .O(\variable_2_assignment[1]_i_3__86_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__87 
       (.I0(\variable_2_assignment[1]_i_3__87_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__87_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__87_n_0 ),
        .O(\variable_2_assignment[1]_i_3__87_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__88 
       (.I0(\variable_2_assignment[1]_i_3__88_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__88_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__88_n_0 ),
        .O(\variable_2_assignment[1]_i_3__88_n_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \variable_2_assignment[1]_i_3__89 
       (.I0(\variable_2_assignment[1]_i_3__89_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment[1]_i_3__89_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment[1]_i_4__89_n_0 ),
        .O(\variable_2_assignment[1]_i_3__89_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \variable_2_assignment[1]_i_3__9 
       (.I0(\variable_2_assignment[1]_i_4__0_n_0 ),
        .I1(\variable_2_assignment[1]_i_2__3_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_2__3_0 [3]),
        .O(\variable_2_assignment[1]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__32_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__32_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__32_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_2_assignment[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__0 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_2__3_0 [0]),
        .I2(\variable_2_assignment[1]_i_2__3_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_2_assignment[1]_i_2__3_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_2_assignment[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__1 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__49_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__49_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__49_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_2_assignment[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__10 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__3_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__3_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__3_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__11 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__4_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__4_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__4_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__12 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__5_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__5_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__5_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__13 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__6_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__6_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__6_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__13_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__14 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__7_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__7_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__7_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__14_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__15 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__8_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__8_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__8_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__15_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__16 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__10_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__10_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__10_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__16_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__17 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__11_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__11_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__11_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__17_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__18 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__12_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__12_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__12_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__18_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__19 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__13_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__13_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__13_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__19_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__2 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__55_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__55_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__55_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_2_assignment[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__20 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__14_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__14_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__14_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__20_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__21 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__15_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__15_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__15_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__21_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__22 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__16_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__16_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__16_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__22_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__23 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__17_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__17_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__17_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__23_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__24 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__18_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__18_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__18_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__24_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__25 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__19_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__19_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__19_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__25_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__26 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__20_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__20_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__20_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__26_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__27 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__21_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__21_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__21_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__27_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__28 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__22_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__22_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__22_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__28_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__29 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__23_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__23_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__23_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__29_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__3 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__48_1 [0]),
        .I2(\variable_3_assignment[1]_i_3__48_1 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_3__48_1 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_2_assignment[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__30 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__24_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__24_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__24_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__30_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__31 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__25_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__25_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__25_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__31_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__32 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__27_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__27_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__27_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__32_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__33 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__28_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__28_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__28_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__33_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__34 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__29_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__29_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__29_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__34_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__35 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__30_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__30_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__30_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__35_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__36 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__31_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__31_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__31_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__36_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__37 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__32_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__32_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__32_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__37_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__38 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__33_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__33_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__33_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__38_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__39 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__35_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__35_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__35_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__39_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__4 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__61_1 [0]),
        .I2(\variable_3_assignment[1]_i_2__61_1 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__61_1 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_2_assignment[1]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__40 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__36_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__36_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__36_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__40_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__41 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__37_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__37_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__37_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__41_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__42 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__38_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__38_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__38_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__42_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__43 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__39_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__39_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__39_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__43_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__44 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__42_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__42_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__42_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__44_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__45 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__43_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__43_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__43_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__45_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__46 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__44_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__44_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__44_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__46_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__47 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__45_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__45_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__45_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__47_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__48 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__46_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__46_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__46_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__48_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__49 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__47_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__47_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__47_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__49_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__5 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__73_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__73_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_3_assignment[1]_i_2__73_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_2_assignment[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__50 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__48_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__48_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__48_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__50_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__51 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__49_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__49_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__49_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__51_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__52 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__50_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__50_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__50_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__52_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__53 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__51_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__51_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__51_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__53_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__54 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__52_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__52_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__52_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__54_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__55 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__53_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__53_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__53_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__55_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__56 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__54_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__54_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__54_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__56_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__57 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__55_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__55_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__55_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__57_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__58 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__56_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__56_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__56_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__58_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__59 
       (.I0(\variable_3_assignment[1]_i_5__74_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__57_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__57_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__57_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__59_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__6 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_2__11_0 [0]),
        .I2(\variable_2_assignment[1]_i_2__11_0 [1]),
        .I3(\implication_variable_id_reg[1]_0 ),
        .I4(\variable_2_assignment[1]_i_2__11_0 [2]),
        .I5(\implication_variable_id_reg[2]_0 ),
        .O(\variable_2_assignment[1]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__60 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__59_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__59_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__59_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__60_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__61 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__60_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__60_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__60_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__61_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__62 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__61_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__61_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__61_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__62_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__63 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__62_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__62_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__62_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__63_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__64 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__63_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__63_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__63_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__64_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__65 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__64_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__64_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__64_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__65_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__66 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__65_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__65_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__65_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__66_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__67 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__66_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__66_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__66_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__67_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__68 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__67_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__67_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__67_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__68_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__69 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__68_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__68_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__68_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__69_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__7 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3_0 [3]),
        .I2(\variable_2_assignment[1]_i_3_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__70 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__69_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__69_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__69_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__70_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__71 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__70_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__70_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__70_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__71_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__72 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__71_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__71_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__71_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__72_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__73 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__72_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__72_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__72_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__73_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__74 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__73_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__73_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__73_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__74_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__75 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__74_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__74_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__74_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__75_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__76 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__76_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__76_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__76_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__76_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__77 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__77_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__77_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__77_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__77_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__78 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__78_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__78_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__78_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__78_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__79 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__79_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__79_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__79_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__79_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__8 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__1_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__1_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__1_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__80 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__80_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__80_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__80_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__80_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__81 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__81_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__81_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__81_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__81_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__82 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_2_assignment[1]_i_3__82_0 [0]),
        .I2(\variable_2_assignment[1]_i_3__82_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__82_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_2_assignment[1]_i_4__82_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__83 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__83_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__83_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__83_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__83_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__84 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__84_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__84_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__84_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__84_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__85 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__85_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__85_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__85_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__85_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__86 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__86_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__86_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__86_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__86_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__87 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__87_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__87_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__87_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__87_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__88 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_2_assignment[1]_i_3__88_0 [3]),
        .I2(\variable_2_assignment[1]_i_3__88_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_2_assignment[1]_i_3__88_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__88_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__89 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__89_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__89_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__89_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__89_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_2_assignment[1]_i_4__9 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_2_assignment[1]_i_3__2_0 [4]),
        .I2(\variable_2_assignment[1]_i_3__2_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment[1]_i_3__2_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_2_assignment[1]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1 
       (.I0(D[0]),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_19 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_5 ),
        .O(\implication_assignment_reg[0]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__0 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_20 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_60 ),
        .O(\implication_assignment_reg[0]_rep__1_3 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__1 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_21 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_3),
        .O(\implication_assignment_reg[0]_rep__1_6 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__10 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_31 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_12),
        .O(\implication_assignment_reg[0]_rep__0_12 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__11 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_32 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_48),
        .O(\implication_assignment_reg[0]_rep__0_15 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__12 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_33 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_76 ),
        .O(\implication_assignment_reg[0]_rep__0_18 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__13 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_34 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_49),
        .O(\implication_assignment_reg[0]_rep__0_21 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__14 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_35 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_79 ),
        .O(\implication_assignment_reg[0]_rep__0_24 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__15 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_36 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_52),
        .O(\implication_assignment_reg[0]_rep__0_27 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__16 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_37 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_55),
        .O(\implication_assignment_reg[0]_rep__0_30 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__17 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_38 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_8),
        .O(\implication_assignment_reg[0]_rep__0_33 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__18 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_39 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_58),
        .O(\implication_assignment_reg[0]_rep__0_36 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__19 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_40 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_61),
        .O(\implication_assignment_reg[0]_rep__0_39 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__2 
       (.I0(D[0]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_22 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_63 ),
        .O(\implication_assignment_reg[0]_rep__1_9 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__20 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_41 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_35 ),
        .O(\implication_assignment_reg[0]_rep__0_42 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__21 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_42 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_13),
        .O(\implication_assignment_reg[0]_rep__0_45 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__22 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_43 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_15),
        .O(\implication_assignment_reg[0]_rep__0_48 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__23 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_44 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_4),
        .O(\implication_assignment_reg[0]_rep__0_51 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__24 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_45 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_82 ),
        .O(\implication_assignment_reg[0]_rep__0_54 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__25 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_46 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_64),
        .O(\implication_assignment_reg[0]_rep__0_57 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__26 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_47 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_67),
        .O(\implication_assignment_reg[0]_rep__0_60 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__27 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_48 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_68),
        .O(\implication_assignment_reg[0]_rep__0_63 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__28 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_49 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_87 ),
        .O(\implication_assignment_reg[0]_rep__0_66 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__29 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_50 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_88 ),
        .O(\implication_assignment_reg[0]_rep__0_69 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__3 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_24 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_66 ),
        .O(\implication_assignment_reg[0]_rep__1_12 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__30 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_51 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_71),
        .O(\implication_assignment_reg[0]_rep_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__31 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_52 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_72),
        .O(\implication_assignment_reg[0]_rep_3 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__32 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_53 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_22),
        .O(\implication_assignment_reg[0]_rep_6 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__33 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_54 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_1),
        .O(\implication_assignment_reg[0]_rep_9 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__34 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_55 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_75),
        .O(\implication_assignment_reg[0]_rep_12 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__35 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_56 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_76),
        .O(\implication_assignment_reg[0]_rep_15 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__36 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_57 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_19),
        .O(\implication_assignment_reg[0]_rep_18 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__37 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_58 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_95 ),
        .O(\implication_assignment_reg[0]_rep_21 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__38 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_59 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_79),
        .O(\implication_assignment_reg[0]_rep_24 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__39 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_60 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_82),
        .O(\implication_assignment_reg[0]_rep_27 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__4 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_25 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_14),
        .O(\implication_assignment_reg[0]_rep__1_15 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__40 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_61 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_83),
        .O(\implication_assignment_reg[0]_rep_30 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__41 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_62 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_86),
        .O(\implication_assignment_reg[0]_rep_33 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__42 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_63 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_87),
        .O(\implication_assignment_reg[0]_rep_36 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__43 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_64 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_88),
        .O(\implication_assignment_reg[0]_rep_39 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__44 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_65 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_89),
        .O(\implication_assignment_reg[0]_rep_42 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__45 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_66 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_29),
        .O(\implication_assignment_reg[0]_rep_45 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__46 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_67 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_90),
        .O(\implication_assignment_reg[0]_rep_48 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__47 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_68 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_93),
        .O(\implication_assignment_reg[0]_rep_51 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__48 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_69 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_26),
        .O(\implication_assignment_reg[0]_rep_54 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__49 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_70 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_32),
        .O(\implication_assignment_reg[0]_rep_57 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__5 
       (.I0(D[0]),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_26 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_41),
        .O(\implication_assignment_reg[0]_rep__1_18 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__50 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_71 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_110 ),
        .O(\implication_assignment_reg[0]_rep_60 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__51 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_72 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_113 ),
        .O(\implication_assignment_reg[0]_rep_63 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__52 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_73 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_25),
        .O(\implication_assignment_reg[0]_rep_66 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__53 
       (.I0(\implication_assignment_reg[0]_rep_n_0 ),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_74 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_35),
        .O(\implication_assignment_reg[0]_rep_69 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__54 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_75 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_94),
        .O(\implication_assignment_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__55 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_76 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_97),
        .O(\implication_assignment_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__56 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_77 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_116 ),
        .O(\implication_assignment_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__57 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_78 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_100),
        .O(\implication_assignment_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__58 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_79 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_103),
        .O(\implication_assignment_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__59 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_80 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_121 ),
        .O(\implication_assignment_reg[0]_15 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__6 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_27 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_69 ),
        .O(\implication_assignment_reg[0]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__60 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_81 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_57 ),
        .O(\implication_assignment_reg[0]_18 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__61 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_82 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_28),
        .O(\implication_assignment_reg[0]_21 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__62 
       (.I0(chosen_implication_assignment),
        .I1(\variable_2_assignment_reg[0]_88 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_83 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_124 ),
        .O(\implication_assignment_reg[0]_24 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__63 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_84 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_7),
        .O(\implication_assignment_reg[0]_27 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__64 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_85 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_104),
        .O(\implication_assignment_reg[0]_30 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__65 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_132 ),
        .I3(\variable_3_assignment_reg[0]_86 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_2),
        .O(\implication_assignment_reg[0]_33 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__66 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_87 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_32 ),
        .O(\implication_assignment_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__67 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_88 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_41 ),
        .O(\implication_assignment_reg[0]_39 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__68 
       (.I0(chosen_implication_assignment),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_89 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_38 ),
        .O(\implication_assignment_reg[0]_42 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__69 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_90 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_27),
        .O(\implication_assignment_reg[0]_45 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__7 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_28 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_44),
        .O(\implication_assignment_reg[0]_rep__0_3 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__70 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_91 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_107),
        .O(\implication_assignment_reg[0]_48 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__71 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_92 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_127 ),
        .O(\implication_assignment_reg[0]_51 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__72 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_93 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_110),
        .O(\implication_assignment_reg[0]_54 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__73 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_94 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_44 ),
        .O(\implication_assignment_reg[0]_57 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__74 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_95 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_132 ),
        .O(\implication_assignment_reg[0]_60 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__75 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_96 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_25 ),
        .O(\implication_assignment_reg[0]_63 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__76 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_97 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_111),
        .O(\implication_assignment_reg[0]_66 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__77 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_98 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_38),
        .O(\implication_assignment_reg[0]_69 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__78 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_99 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_114),
        .O(\implication_assignment_reg[0]_72 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__79 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_100 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_137 ),
        .O(\implication_assignment_reg[0]_75 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__8 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_29 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_45),
        .O(\implication_assignment_reg[0]_rep__0_6 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__80 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_101 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_140 ),
        .O(\implication_assignment_reg[0]_78 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__81 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_102 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_9),
        .O(\implication_assignment_reg[0]_81 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__82 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_103 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_115),
        .O(\implication_assignment_reg[0]_84 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__83 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_104 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_118),
        .O(\implication_assignment_reg[0]_87 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__84 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_105 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_121),
        .O(\implication_assignment_reg[0]_90 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__85 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_106 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_18),
        .O(\implication_assignment_reg[0]_93 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__86 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_107 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_122),
        .O(\implication_assignment_reg[0]_96 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__87 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_108 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_10),
        .O(\implication_assignment_reg[0]_99 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__88 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_109 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_145 ),
        .O(\implication_assignment_reg[0]_102 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__89 
       (.I0(chosen_implication_assignment),
        .I1(broadcast_implication),
        .I2(\variable_2_assignment_reg[0]_157 ),
        .I3(\variable_3_assignment_reg[0]_110 ),
        .I4(s01_axi_aresetn),
        .I5(s01_axi_aresetn_11),
        .O(\implication_assignment_reg[0]_105 ));
  LUT6 #(
    .INIT(64'hB8B80000FF00FF00)) 
    \variable_3_assignment[0]_i_1__9 
       (.I0(\implication_assignment_reg[0]_rep__0_n_0 ),
        .I1(\variable_3_assignment_reg[0]_23 ),
        .I2(\variable_3_assignment[1]_i_3__0 [0]),
        .I3(\variable_3_assignment_reg[0]_30 ),
        .I4(s01_axi_aresetn),
        .I5(\FSM_onehot_state_reg[5]_10 ),
        .O(\implication_assignment_reg[0]_rep__0_9 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2 
       (.I0(\variable_2_assignment[1]_i_3__33_n_0 ),
        .I1(\variable_3_assignment_reg[0] ),
        .I2(\variable_3_assignment[1]_i_4__56_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__22_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_1));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__0 
       (.I0(\variable_1_assignment[1]_i_4__46_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__65_n_0 ),
        .I2(\variable_3_assignment_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_4__66_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_2));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__1 
       (.I0(\variable_2_assignment[1]_i_3_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__1_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_1_assignment[1]_i_3__43_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_5 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__10 
       (.I0(\variable_2_assignment[1]_i_3__10_n_0 ),
        .I1(\variable_3_assignment_reg[0]_4 ),
        .I2(\variable_3_assignment[1]_i_4__46_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__51_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_12));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__11 
       (.I0(\variable_1_assignment[1]_i_4__52_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__75_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__11_n_0 ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_25 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__12 
       (.I0(\variable_2_assignment[1]_i_3__21_n_0 ),
        .I1(\variable_3_assignment_reg[0]_5 ),
        .I2(\variable_3_assignment[1]_i_4__52_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__54_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_13));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__13 
       (.I0(\variable_1_assignment[1]_i_3__48_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__4_n_0 ),
        .I2(\variable_3_assignment_reg[0]_6 ),
        .I3(\variable_3_assignment[1]_i_4__43_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_14));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__14 
       (.I0(\variable_1_assignment[1]_i_3__65_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__66_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__14_n_0 ),
        .I3(Q[4]),
        .I4(\variable_3_assignment_reg[0]_2 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_32 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__15 
       (.I0(\variable_2_assignment[1]_i_3__20_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__15_n_0 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(\variable_1_assignment[1]_i_4__11_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__16 
       (.I0(\variable_1_assignment[1]_i_4__12_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__16_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_15));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__17 
       (.I0(\variable_2_assignment[1]_i_3__68_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__17_n_0 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_4__48_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_38 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__18 
       (.I0(\variable_2_assignment[1]_i_3__67_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__18_n_0 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__66_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_41 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__19 
       (.I0(\variable_2_assignment[1]_i_3__73_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__19_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_1_assignment[1]_i_4__50_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_44 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__2 
       (.I0(\variable_2_assignment[1]_i_3__1_n_0 ),
        .I1(\variable_3_assignment_reg[0]_1 ),
        .I2(\variable_3_assignment[1]_i_4__78_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__45_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_3));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__20 
       (.I0(\variable_1_assignment[1]_i_3__74_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__85_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__20_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__74_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_18));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__21 
       (.I0(\variable_1_assignment[1]_i_4__24_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__36_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__21_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__15_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_19));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__22 
       (.I0(\variable_1_assignment[1]_i_4__21_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__32_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__22_n_0 ),
        .I3(\variable_3_assignment_reg[0]_7 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_22));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__23 
       (.I0(\variable_1_assignment[1]_i_4__35_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__52_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__23_n_0 ),
        .I3(\variable_3_assignment_reg[0]_8 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_25));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__24 
       (.I0(\variable_2_assignment[1]_i_3__48_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__24_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__20_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__31_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_26));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__25 
       (.I0(\variable_2_assignment[1]_i_3__69_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__25_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__67_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__67_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_27));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__26 
       (.I0(\variable_1_assignment[1]_i_4__41_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__60_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__26_n_0 ),
        .I3(Q[4]),
        .I4(\variable_3_assignment_reg[0]_2 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_57 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__27 
       (.I0(\variable_2_assignment[1]_i_3__61_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__27_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__29_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__42_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_28));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__28 
       (.I0(\variable_2_assignment[1]_i_3__45_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__28_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__17_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__28_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_29));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__29 
       (.I0(\variable_2_assignment[1]_i_3__49_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__29_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__21_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__32_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_32));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__3 
       (.I0(\variable_2_assignment[1]_i_3__9_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__3_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_1_assignment[1]_i_4__2_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_10 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__30 
       (.I0(\variable_2_assignment[1]_i_3__53_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__30_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__25_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__36_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_35));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__31 
       (.I0(\variable_1_assignment[1]_i_4__54_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__77_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__31_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__70_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_38));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__32 
       (.I0(\variable_1_assignment[1]_i_3__44_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__0_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__67_n_0 ),
        .I3(Q[4]),
        .I4(\FSM_onehot_state_reg[6] ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_60 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__33 
       (.I0(\variable_2_assignment[1]_i_3__2_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__68_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_1_assignment[1]_i_3__46_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_63 ));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__34 
       (.I0(\variable_1_assignment[1]_i_3__47_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__3_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__69_n_0 ),
        .I3(Q[4]),
        .I4(\FSM_onehot_state_reg[6] ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_66 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__35 
       (.I0(\variable_3_assignment[1]_i_3__32_n_0 ),
        .I1(\variable_1_assignment[1]_i_4_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_41));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__36 
       (.I0(\variable_1_assignment[1]_i_3__49_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__6_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__70_n_0 ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_69 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__37 
       (.I0(\variable_2_assignment[1]_i_3__7_n_0 ),
        .I1(\variable_3_assignment_reg[0]_9 ),
        .I2(\variable_3_assignment[1]_i_4__44_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__50_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_44));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__38 
       (.I0(\variable_1_assignment[1]_i_4__1_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__8_n_0 ),
        .I2(\variable_3_assignment_reg[0]_10 ),
        .I3(\variable_3_assignment[1]_i_3__71_n_0 ),
        .I4(\variable_3_assignment[1]_i_4__45_n_0 ),
        .I5(s01_axi_aresetn),
        .O(s01_axi_aresetn_45));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__39 
       (.I0(\variable_2_assignment[1]_i_3__11_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__34_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__5_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__52_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_48));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__4 
       (.I0(\variable_3_assignment[1]_i_3__4_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__13_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_4));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__40 
       (.I0(\variable_2_assignment[1]_i_3__12_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__72_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_1_assignment[1]_i_4__3_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_76 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__41 
       (.I0(\variable_3_assignment[1]_i_3__35_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__4_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_49));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__42 
       (.I0(\variable_2_assignment[1]_i_3__14_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__73_n_0 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(\variable_1_assignment[1]_i_4__5_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_79 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__43 
       (.I0(\variable_1_assignment[1]_i_4__6_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__36_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_52));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__44 
       (.I0(\variable_3_assignment[1]_i_3__37_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__7_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_55));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__45 
       (.I0(\variable_3_assignment[1]_i_3__38_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__9_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_58));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__46 
       (.I0(\variable_1_assignment[1]_i_4__10_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__39_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_61));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__47 
       (.I0(\variable_2_assignment[1]_i_3__24_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__74_n_0 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_4__14_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_82 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__48 
       (.I0(\variable_2_assignment[1]_i_3__25_n_0 ),
        .I1(\variable_3_assignment_reg[0]_11 ),
        .I2(\variable_3_assignment[1]_i_3__75_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__80_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__15_n_0 ),
        .I5(s01_axi_aresetn),
        .O(s01_axi_aresetn_64));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__49 
       (.I0(\variable_1_assignment[1]_i_3__55_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__26_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__40_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__10_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_67));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__5 
       (.I0(\variable_2_assignment[1]_i_3__63_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__5_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__31_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__44_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_7));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__50 
       (.I0(\variable_1_assignment[1]_i_4__16_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__27_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__41_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__54_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_68));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__51 
       (.I0(\variable_2_assignment[1]_i_3__28_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__76_n_0 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_4__17_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_87 ));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__52 
       (.I0(\variable_1_assignment[1]_i_4__18_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__29_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__77_n_0 ),
        .I3(Q[4]),
        .I4(\FSM_onehot_state_reg[6] ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_88 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__53 
       (.I0(\variable_1_assignment[1]_i_4__19_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__30_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__42_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__12_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_71));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__54 
       (.I0(\variable_1_assignment[1]_i_4__20_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__31_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__43_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__55_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_72));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__55 
       (.I0(\variable_2_assignment[1]_i_3__34_n_0 ),
        .I1(\variable_3_assignment_reg[0]_12 ),
        .I2(\variable_3_assignment[1]_i_4__57_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__56_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_75));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__56 
       (.I0(\variable_1_assignment[1]_i_4__23_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__35_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__45_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__14_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_76));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__57 
       (.I0(\variable_2_assignment[1]_i_3__37_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__78_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_1_assignment[1]_i_4__25_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__58 
       (.I0(\variable_1_assignment[1]_i_4__26_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__46_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_79));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__59 
       (.I0(\variable_2_assignment[1]_i_3__39_n_0 ),
        .I1(\variable_3_assignment_reg[0]_13 ),
        .I2(\variable_3_assignment[1]_i_4__59_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__57_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_82));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__6 
       (.I0(\variable_2_assignment[1]_i_3__17_n_0 ),
        .I1(\variable_3_assignment_reg[0]_3 ),
        .I2(\variable_3_assignment[1]_i_4__50_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__53_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_8));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__60 
       (.I0(\variable_3_assignment[1]_i_3__48_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__27_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_83));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__61 
       (.I0(\variable_2_assignment[1]_i_3__41_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__49_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__60_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__58_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_86));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__62 
       (.I0(\variable_2_assignment[1]_i_3__42_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__50_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__61_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__59_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_87));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__63 
       (.I0(\variable_1_assignment[1]_i_3__60_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__43_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__51_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__62_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_88));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__64 
       (.I0(\variable_1_assignment[1]_i_3__61_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__44_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__52_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__63_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_89));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__65 
       (.I0(\variable_1_assignment[1]_i_4__29_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__46_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__53_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__18_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_90));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__66 
       (.I0(\variable_2_assignment[1]_i_3__47_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__54_n_0 ),
        .I2(\variable_3_assignment_reg[0]_14 ),
        .I3(\variable_1_assignment[1]_i_3__62_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_93));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__67 
       (.I0(\variable_1_assignment[1]_i_4__33_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__50_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__79_n_0 ),
        .I3(Q[4]),
        .I4(\FSM_onehot_state_reg[6] ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_110 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__68 
       (.I0(\variable_2_assignment[1]_i_3__51_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__80_n_0 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_4__34_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__69 
       (.I0(\variable_3_assignment[1]_i_3__55_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__37_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_94));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__7 
       (.I0(\variable_1_assignment[1]_i_3__73_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__81_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__7_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__72_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_9));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__70 
       (.I0(\variable_1_assignment[1]_i_4__38_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__56_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_97));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__71 
       (.I0(\variable_2_assignment[1]_i_3__56_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__81_n_0 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_4__39_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_116 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__72 
       (.I0(\variable_1_assignment[1]_i_4__40_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__57_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__57_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__26_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_100));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__73 
       (.I0(\variable_2_assignment[1]_i_3__58_n_0 ),
        .I1(\variable_3_assignment_reg[0]_15 ),
        .I2(\variable_3_assignment[1]_i_4__64_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__63_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_103));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__74 
       (.I0(\variable_2_assignment[1]_i_3__59_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__82_n_0 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__64_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_121 ));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__75 
       (.I0(\variable_2_assignment[1]_i_3__62_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__83_n_0 ),
        .I2(Q[4]),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_4__43_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_124 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__76 
       (.I0(\variable_3_assignment[1]_i_3__59_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__45_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_104));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__77 
       (.I0(\variable_3_assignment[1]_i_3__60_n_0 ),
        .I1(\variable_1_assignment[1]_i_4__49_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_107));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__78 
       (.I0(\variable_2_assignment[1]_i_3__71_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__84_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_1_assignment[1]_i_3__68_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_127 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__79 
       (.I0(\variable_1_assignment[1]_i_3__69_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__72_n_0 ),
        .I2(\variable_3_assignment_reg[0]_16 ),
        .I3(\variable_3_assignment[1]_i_4__68_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_110));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__8 
       (.I0(\variable_2_assignment[1]_i_3__87_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__8_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__76_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__59_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_10));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__80 
       (.I0(\variable_2_assignment[1]_i_3__74_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__85_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(\variable_1_assignment[1]_i_4__51_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_132 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__81 
       (.I0(\variable_1_assignment[1]_i_4__53_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__62_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_111));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__82 
       (.I0(\variable_2_assignment[1]_i_3__78_n_0 ),
        .I1(\variable_3_assignment_reg[0]_17 ),
        .I2(\variable_3_assignment[1]_i_4__71_n_0 ),
        .I3(\variable_1_assignment[1]_i_3__70_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_114));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__83 
       (.I0(\variable_2_assignment[1]_i_3__79_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__86_n_0 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_3__71_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_137 ));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__84 
       (.I0(\variable_1_assignment[1]_i_3__72_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__80_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__87_n_0 ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_2 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_140 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \variable_3_assignment[1]_i_2__85 
       (.I0(\variable_1_assignment[1]_i_4__55_n_0 ),
        .I1(\variable_2_assignment[1]_i_3__82_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__64_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__41_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_115));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \variable_3_assignment[1]_i_2__86 
       (.I0(\variable_1_assignment[1]_i_4__56_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__65_n_0 ),
        .I2(s01_axi_aresetn),
        .O(s01_axi_aresetn_118));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__87 
       (.I0(\variable_2_assignment[1]_i_3__84_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__66_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__73_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__57_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_121));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__88 
       (.I0(\variable_2_assignment[1]_i_3__86_n_0 ),
        .I1(\variable_3_assignment_reg[0]_18 ),
        .I2(\variable_3_assignment[1]_i_3__88_n_0 ),
        .I3(\variable_3_assignment[1]_i_4__75_n_0 ),
        .I4(\variable_1_assignment[1]_i_4__58_n_0 ),
        .I5(s01_axi_aresetn),
        .O(s01_axi_aresetn_122));
  LUT6 #(
    .INIT(64'h11100000FFFFFFFF)) 
    \variable_3_assignment[1]_i_2__89 
       (.I0(\variable_2_assignment[1]_i_3__88_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__89_n_0 ),
        .I2(Q[4]),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(\variable_1_assignment[1]_i_5__6_n_0 ),
        .I5(s01_axi_aresetn),
        .O(\FSM_onehot_state_reg[5]_145 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \variable_3_assignment[1]_i_2__9 
       (.I0(\variable_2_assignment[1]_i_3__89_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__9_n_0 ),
        .I2(\variable_3_assignment[1]_i_4__77_n_0 ),
        .I3(\variable_1_assignment[1]_i_4__60_n_0 ),
        .I4(s01_axi_aresetn),
        .O(s01_axi_aresetn_11));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__1 
       (.I0(\variable_3_assignment[1]_i_3__1_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_3 ),
        .I3(\variable_3_assignment[1]_i_4_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__20_n_0 ),
        .O(\variable_3_assignment[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__11 
       (.I0(\variable_3_assignment[1]_i_3__11_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_12 ),
        .I3(\variable_3_assignment[1]_i_4__38_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__43_n_0 ),
        .O(\variable_3_assignment[1]_i_3__11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__14 
       (.I0(\variable_3_assignment[1]_i_3__14_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_15 ),
        .I3(\variable_3_assignment[1]_i_4__32_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__37_n_0 ),
        .O(\variable_3_assignment[1]_i_3__14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__15 
       (.I0(\variable_3_assignment[1]_i_3__15_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_16 ),
        .I3(\variable_3_assignment[1]_i_4__8_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__27_n_0 ),
        .O(\variable_3_assignment[1]_i_3__15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \variable_3_assignment[1]_i_3__16 
       (.I0(\variable_2_assignment[1]_i_3__22_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__16_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_2_assignment_reg[0]_17 ),
        .I4(\variable_3_assignment[1]_i_4__53_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__5_n_0 ),
        .O(\variable_3_assignment[1]_i_3__16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__17 
       (.I0(\variable_3_assignment[1]_i_3__17_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_18 ),
        .I3(\variable_3_assignment[1]_i_4__34_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__39_n_0 ),
        .O(\variable_3_assignment[1]_i_3__17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__18 
       (.I0(\variable_3_assignment[1]_i_3__18_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_19 ),
        .I3(\variable_3_assignment[1]_i_4__33_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__38_n_0 ),
        .O(\variable_3_assignment[1]_i_3__18_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \variable_3_assignment[1]_i_3__19 
       (.I0(\variable_3_assignment[1]_i_4__36_n_0 ),
        .I1(\variable_3_assignment[1]_i_5__70_n_0 ),
        .I2(\variable_2_assignment_reg[0]_20 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_3__19_0 [3]),
        .O(\variable_3_assignment[1]_i_3__19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__20 
       (.I0(\variable_3_assignment[1]_i_2__20_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_21 ),
        .I5(\variable_3_assignment[1]_i_5__49_n_0 ),
        .O(\variable_3_assignment[1]_i_3__20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__21 
       (.I0(\variable_3_assignment[1]_i_5__59_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__21_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__21_0 ),
        .O(\variable_3_assignment[1]_i_3__21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__22 
       (.I0(\variable_3_assignment[1]_i_5__57_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__22_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__22_0 ),
        .O(\variable_3_assignment[1]_i_3__22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__23 
       (.I0(\variable_3_assignment[1]_i_5__67_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__23_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_2_assignment_reg[0]_24 ),
        .O(\variable_3_assignment[1]_i_3__23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__24 
       (.I0(\variable_3_assignment[1]_i_5__64_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__24_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\FSM_onehot_state_reg[6] ),
        .I4(Q[4]),
        .I5(\variable_2_assignment_reg[0]_25 ),
        .O(\variable_3_assignment[1]_i_3__24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__25 
       (.I0(\variable_3_assignment[1]_i_2__25_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_27 ),
        .I5(\variable_3_assignment[1]_i_5__40_n_0 ),
        .O(\variable_3_assignment[1]_i_3__25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__26 
       (.I0(\variable_3_assignment[1]_i_3__26_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_28 ),
        .I3(\variable_3_assignment[1]_i_4__28_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__35_n_0 ),
        .O(\variable_3_assignment[1]_i_3__26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__27 
       (.I0(\variable_3_assignment[1]_i_3__27_0 [3]),
        .I1(\implication_variable_id_reg[3]_0 ),
        .I2(\variable_1_assignment_reg[0] ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_29 ),
        .I5(\variable_3_assignment[1]_i_5__18_n_0 ),
        .O(\variable_3_assignment[1]_i_3__27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__28 
       (.I0(\variable_3_assignment[1]_i_5__61_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__28_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__28_0 ),
        .O(\variable_3_assignment[1]_i_3__28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__29 
       (.I0(\variable_3_assignment[1]_i_5__65_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__29_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__29_0 ),
        .O(\variable_3_assignment[1]_i_3__29_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \variable_3_assignment[1]_i_3__3 
       (.I0(\variable_3_assignment[1]_i_4__4_n_0 ),
        .I1(\variable_3_assignment[1]_i_5__53_n_0 ),
        .I2(\variable_2_assignment_reg[0]_5 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_3__3_0 [3]),
        .O(\variable_3_assignment[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__30 
       (.I0(\variable_3_assignment[1]_i_5__68_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__30_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__30_0 ),
        .O(\variable_3_assignment[1]_i_3__30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__31 
       (.I0(\variable_3_assignment[1]_i_5__44_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__31_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__31_1 ),
        .O(\variable_3_assignment[1]_i_3__31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__32 
       (.I0(\variable_2_assignment[1]_i_3__5_n_0 ),
        .I1(\variable_3_assignment[1]_i_4__83_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__32_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment_reg[0]_37 ),
        .I5(\variable_3_assignment[1]_i_5_n_0 ),
        .O(\variable_3_assignment[1]_i_3__32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__34 
       (.I0(\variable_3_assignment[1]_i_3__34_0 [3]),
        .I1(\implication_variable_id_reg[3]_0 ),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_40 ),
        .I5(\variable_3_assignment[1]_i_5__14_n_0 ),
        .O(\variable_3_assignment[1]_i_3__34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \variable_3_assignment[1]_i_3__35 
       (.I0(\variable_2_assignment[1]_i_3__13_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__35_0 [3]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_2_assignment_reg[0]_42 ),
        .I4(\variable_3_assignment[1]_i_4__47_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__0_n_0 ),
        .O(\variable_3_assignment[1]_i_3__35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \variable_3_assignment[1]_i_3__36 
       (.I0(\variable_2_assignment[1]_i_3__15_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__43_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_2_assignment_reg[0]_44 ),
        .I4(\variable_3_assignment[1]_i_4__48_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__1_n_0 ),
        .O(\variable_3_assignment[1]_i_3__36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \variable_3_assignment[1]_i_3__37 
       (.I0(\variable_2_assignment[1]_i_3__16_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__37_0 [3]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_2_assignment_reg[0]_45 ),
        .I4(\variable_3_assignment[1]_i_4__49_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__2_n_0 ),
        .O(\variable_3_assignment[1]_i_3__37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \variable_3_assignment[1]_i_3__38 
       (.I0(\variable_2_assignment[1]_i_3__18_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__38_0 [3]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_2_assignment_reg[0]_46 ),
        .I4(\variable_3_assignment[1]_i_4__51_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__3_n_0 ),
        .O(\variable_3_assignment[1]_i_3__38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \variable_3_assignment[1]_i_3__39 
       (.I0(\variable_2_assignment[1]_i_3__19_n_0 ),
        .I1(\variable_3_assignment[1]_i_4__84_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__39_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment_reg[0]_47 ),
        .I5(\variable_3_assignment[1]_i_5__4_n_0 ),
        .O(\variable_3_assignment[1]_i_3__39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \variable_3_assignment[1]_i_3__4 
       (.I0(\variable_2_assignment[1]_i_3__23_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__4_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_2_assignment_reg[0]_6 ),
        .I4(\variable_3_assignment[1]_i_4__79_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__15_n_0 ),
        .O(\variable_3_assignment[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__40 
       (.I0(\variable_3_assignment[1]_i_5__54_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__40_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(Q[4]),
        .I5(\variable_2_assignment_reg[0]_49 ),
        .O(\variable_3_assignment[1]_i_3__40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__41 
       (.I0(\variable_3_assignment[1]_i_2__50_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(Q[4]),
        .I4(\variable_3_assignment[1]_i_2__50_1 ),
        .I5(\variable_3_assignment[1]_i_6__5_n_0 ),
        .O(\variable_3_assignment[1]_i_3__41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__42 
       (.I0(\variable_3_assignment[1]_i_5__56_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__42_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_2_assignment_reg[0]_52 ),
        .O(\variable_3_assignment[1]_i_3__42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__43 
       (.I0(\variable_3_assignment[1]_i_2__54_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(Q[4]),
        .I4(\variable_3_assignment[1]_i_2__54_1 ),
        .I5(\variable_3_assignment[1]_i_6__6_n_0 ),
        .O(\variable_3_assignment[1]_i_3__43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__45 
       (.I0(\variable_3_assignment[1]_i_5__58_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__45_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_2_assignment_reg[0]_0 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__56_0 ),
        .O(\variable_3_assignment[1]_i_3__45_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \variable_3_assignment[1]_i_3__46 
       (.I0(\variable_2_assignment[1]_i_3__38_n_0 ),
        .I1(\variable_3_assignment[1]_i_4__58_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__46_0 [3]),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_2_assignment_reg[0]_57 ),
        .I5(\variable_3_assignment[1]_i_5__7_n_0 ),
        .O(\variable_3_assignment[1]_i_3__46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__48 
       (.I0(\variable_2_assignment[1]_i_3__40_n_0 ),
        .I1(\variable_3_assignment[1]_i_4__86_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__48_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment_reg[0]_59 ),
        .I5(\variable_3_assignment[1]_i_5__8_n_0 ),
        .O(\variable_3_assignment[1]_i_3__48_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__49 
       (.I0(\variable_3_assignment[1]_i_2__61_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment_reg[0]_0 ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_60 ),
        .I5(\variable_3_assignment[1]_i_5__29_n_0 ),
        .O(\variable_3_assignment[1]_i_3__49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__5 
       (.I0(\variable_3_assignment[1]_i_5__69_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__5_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_2_assignment_reg[0]_7 ),
        .O(\variable_3_assignment[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__50 
       (.I0(\variable_3_assignment[1]_i_2__62_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_61 ),
        .I5(\variable_3_assignment[1]_i_5__30_n_0 ),
        .O(\variable_3_assignment[1]_i_3__50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__51 
       (.I0(\variable_3_assignment[1]_i_2__63_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\FSM_onehot_state_reg[6] ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_62 ),
        .I5(\variable_3_assignment[1]_i_5__31_n_0 ),
        .O(\variable_3_assignment[1]_i_3__51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__52 
       (.I0(\variable_3_assignment[1]_i_2__64_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_63 ),
        .I5(\variable_3_assignment[1]_i_5__32_n_0 ),
        .O(\variable_3_assignment[1]_i_3__52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__53 
       (.I0(\variable_3_assignment[1]_i_5__62_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__53_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__65_0 ),
        .O(\variable_3_assignment[1]_i_3__53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__54 
       (.I0(\variable_3_assignment[1]_i_5__63_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__54_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_2_assignment_reg[0]_65 ),
        .O(\variable_3_assignment[1]_i_3__54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \variable_3_assignment[1]_i_3__55 
       (.I0(\variable_2_assignment[1]_i_3__54_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__55_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_2_assignment_reg[0]_68 ),
        .I4(\variable_3_assignment[1]_i_4__81_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__16_n_0 ),
        .O(\variable_3_assignment[1]_i_3__55_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \variable_3_assignment[1]_i_3__56 
       (.I0(\variable_2_assignment[1]_i_3__55_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__56_0 [1]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_2_assignment_reg[0]_69 ),
        .I4(\variable_3_assignment[1]_i_4__82_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__17_n_0 ),
        .O(\variable_3_assignment[1]_i_3__56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \variable_3_assignment[1]_i_3__57 
       (.I0(\variable_3_assignment[1]_i_5__74_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__72_0 [4]),
        .I2(\variable_3_assignment[1]_i_2__72_0 [2]),
        .I3(\variable_1_assignment[1]_i_5__57_n_0 ),
        .I4(\variable_2_assignment_reg[0]_71 ),
        .I5(\variable_3_assignment[1]_i_6__7_n_0 ),
        .O(\variable_3_assignment[1]_i_3__57_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \variable_3_assignment[1]_i_3__59 
       (.I0(\variable_2_assignment[1]_i_3__64_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__76_0 [4]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_2_assignment_reg[0]_75 ),
        .I4(\variable_3_assignment[1]_i_4__65_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__10_n_0 ),
        .O(\variable_3_assignment[1]_i_3__59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__60 
       (.I0(\variable_2_assignment[1]_i_3__70_n_0 ),
        .I1(\variable_3_assignment[1]_i_4__88_n_0 ),
        .I2(\variable_3_assignment[1]_i_3__60_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_2_assignment_reg[0]_76 ),
        .I5(\variable_3_assignment[1]_i_5__11_n_0 ),
        .O(\variable_3_assignment[1]_i_3__60_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \variable_3_assignment[1]_i_3__62 
       (.I0(\variable_2_assignment[1]_i_3__76_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__62_0 [3]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_2_assignment_reg[0]_80 ),
        .I4(\variable_3_assignment[1]_i_4__69_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__12_n_0 ),
        .O(\variable_3_assignment[1]_i_3__62_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEBEBEFF)) 
    \variable_3_assignment[1]_i_3__64 
       (.I0(\variable_3_assignment[1]_i_5__71_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__64_0 [2]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_2_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_2__85_0 ),
        .O(\variable_3_assignment[1]_i_3__64_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \variable_3_assignment[1]_i_3__65 
       (.I0(\variable_2_assignment[1]_i_3__83_n_0 ),
        .I1(\variable_3_assignment[1]_i_3__65_0 [3]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_2_assignment_reg[0]_85 ),
        .I4(\variable_3_assignment[1]_i_4__42_n_0 ),
        .I5(\variable_3_assignment[1]_i_5__19_n_0 ),
        .O(\variable_3_assignment[1]_i_3__65_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__66 
       (.I0(\variable_3_assignment[1]_i_2__87_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_1_assignment_reg[0] ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_86 ),
        .I5(\variable_3_assignment[1]_i_5__48_n_0 ),
        .O(\variable_3_assignment[1]_i_3__66_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__67 
       (.I0(\variable_3_assignment[1]_i_3__67_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_34 ),
        .I3(\variable_3_assignment[1]_i_4__0_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__21_n_0 ),
        .O(\variable_3_assignment[1]_i_3__67_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__68 
       (.I0(\variable_3_assignment[1]_i_3__68_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_35 ),
        .I3(\variable_3_assignment[1]_i_4__1_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__22_n_0 ),
        .O(\variable_3_assignment[1]_i_3__68_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__69 
       (.I0(\variable_3_assignment[1]_i_3__69_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_36 ),
        .I3(\variable_3_assignment[1]_i_4__2_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__23_n_0 ),
        .O(\variable_3_assignment[1]_i_3__69_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__7 
       (.I0(\variable_3_assignment[1]_i_2__7_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_2_assignment_reg[0]_2 ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_9 ),
        .I5(\variable_3_assignment[1]_i_5__47_n_0 ),
        .O(\variable_3_assignment[1]_i_3__7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__70 
       (.I0(\variable_3_assignment[1]_i_3__70_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_38 ),
        .I3(\variable_3_assignment[1]_i_4__3_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__24_n_0 ),
        .O(\variable_3_assignment[1]_i_3__70_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_3__71 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__38_0 [3]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_2__38_0 [1]),
        .O(\variable_3_assignment[1]_i_3__71_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__72 
       (.I0(\variable_3_assignment[1]_i_3__72_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_41 ),
        .I3(\variable_3_assignment[1]_i_4__6_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__25_n_0 ),
        .O(\variable_3_assignment[1]_i_3__72_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__73 
       (.I0(\variable_3_assignment[1]_i_3__73_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_43 ),
        .I3(\variable_3_assignment[1]_i_4__7_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__26_n_0 ),
        .O(\variable_3_assignment[1]_i_3__73_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__74 
       (.I0(\variable_3_assignment[1]_i_3__74_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_48 ),
        .I3(\variable_3_assignment[1]_i_4__9_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__28_n_0 ),
        .O(\variable_3_assignment[1]_i_3__74_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_3__75 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_2__48_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_2__48_0 [2]),
        .O(\variable_3_assignment[1]_i_3__75_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__76 
       (.I0(\variable_3_assignment[1]_i_4__85_n_0 ),
        .I1(\variable_3_assignment[1]_i_5__6_n_0 ),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_2__51_0 [3]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .I5(\variable_3_assignment[1]_i_2__51_0 [4]),
        .O(\variable_3_assignment[1]_i_3__76_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \variable_3_assignment[1]_i_3__77 
       (.I0(\variable_3_assignment[1]_i_4__11_n_0 ),
        .I1(\variable_3_assignment[1]_i_5__55_n_0 ),
        .I2(\variable_2_assignment_reg[0]_51 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_3__77_0 [3]),
        .O(\variable_3_assignment[1]_i_3__77_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \variable_3_assignment[1]_i_3__78 
       (.I0(\variable_3_assignment[1]_i_4__16_n_0 ),
        .I1(\variable_3_assignment[1]_i_5__60_n_0 ),
        .I2(\variable_2_assignment_reg[0]_56 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_3__78_0 [3]),
        .O(\variable_3_assignment[1]_i_3__78_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__79 
       (.I0(\variable_3_assignment[1]_i_3__79_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_66 ),
        .I3(\variable_3_assignment[1]_i_4__22_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__33_n_0 ),
        .O(\variable_3_assignment[1]_i_3__79_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF666F)) 
    \variable_3_assignment[1]_i_3__8 
       (.I0(\variable_3_assignment[1]_i_2__8_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(\variable_3_assignment_reg[0]_2 ),
        .I3(Q[4]),
        .I4(\variable_2_assignment_reg[0]_10 ),
        .I5(\variable_3_assignment[1]_i_5__50_n_0 ),
        .O(\variable_3_assignment[1]_i_3__8_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \variable_3_assignment[1]_i_3__80 
       (.I0(\variable_3_assignment[1]_i_4__23_n_0 ),
        .I1(\variable_3_assignment[1]_i_5__66_n_0 ),
        .I2(\variable_2_assignment_reg[0]_67 ),
        .I3(\implication_variable_id_reg[3]_0 ),
        .I4(\variable_3_assignment[1]_i_3__80_0 [3]),
        .O(\variable_3_assignment[1]_i_3__80_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \variable_3_assignment[1]_i_3__81 
       (.I0(\variable_3_assignment[1]_i_4__87_n_0 ),
        .I1(\variable_3_assignment[1]_i_5__9_n_0 ),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_2__71_0 [3]),
        .I4(\implication_variable_id_reg[4]_0 ),
        .I5(\variable_3_assignment[1]_i_2__71_0 [4]),
        .O(\variable_3_assignment[1]_i_3__81_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__82 
       (.I0(\variable_3_assignment[1]_i_3__82_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_73 ),
        .I3(\variable_3_assignment[1]_i_4__27_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__34_n_0 ),
        .O(\variable_3_assignment[1]_i_3__82_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__83 
       (.I0(\variable_3_assignment[1]_i_3__83_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_74 ),
        .I3(\variable_3_assignment[1]_i_4__30_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__36_n_0 ),
        .O(\variable_3_assignment[1]_i_3__83_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__84 
       (.I0(\variable_3_assignment[1]_i_3__84_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_77 ),
        .I3(\variable_3_assignment[1]_i_4__35_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__41_n_0 ),
        .O(\variable_3_assignment[1]_i_3__84_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__85 
       (.I0(\variable_3_assignment[1]_i_3__85_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_79 ),
        .I3(\variable_3_assignment[1]_i_4__37_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__42_n_0 ),
        .O(\variable_3_assignment[1]_i_3__85_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__86 
       (.I0(\variable_3_assignment[1]_i_3__86_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_82 ),
        .I3(\variable_3_assignment[1]_i_4__39_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__45_n_0 ),
        .O(\variable_3_assignment[1]_i_3__86_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__87 
       (.I0(\variable_3_assignment[1]_i_3__87_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_83 ),
        .I3(\variable_3_assignment[1]_i_4__40_n_0 ),
        .I4(\variable_3_assignment[1]_i_5__46_n_0 ),
        .O(\variable_3_assignment[1]_i_3__87_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_3__88 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__88_0 [3]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_2__88_0 [1]),
        .O(\variable_3_assignment[1]_i_3__88_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \variable_3_assignment[1]_i_3__89 
       (.I0(\variable_3_assignment[1]_i_3__89_0 [0]),
        .I1(\implication_variable_id_reg[0]_0 ),
        .I2(\variable_2_assignment_reg[0]_87 ),
        .I3(\variable_3_assignment[1]_i_5__13_n_0 ),
        .I4(\variable_3_assignment[1]_i_6__8_n_0 ),
        .O(\variable_3_assignment[1]_i_3__89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF6F6F6FF)) 
    \variable_3_assignment[1]_i_3__9 
       (.I0(\variable_3_assignment[1]_i_2__9_0 [1]),
        .I1(\implication_variable_id_reg[1]_0 ),
        .I2(clause_in_use0),
        .I3(\variable_3_assignment_reg[0]_2 ),
        .I4(Q[4]),
        .I5(\variable_3_assignment[1]_i_5__51_n_0 ),
        .O(\variable_3_assignment[1]_i_3__9_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__1_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__1_0 [1]),
        .O(\variable_3_assignment[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__0 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__67_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__67_0 [1]),
        .O(\variable_3_assignment[1]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__1 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__68_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__68_0 [1]),
        .O(\variable_3_assignment[1]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__10 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__40_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__40_0 [3]),
        .O(\variable_3_assignment[1]_i_4__10_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__11 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__77_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__77_0 [2]),
        .O(\variable_3_assignment[1]_i_4__11_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__12 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__42_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__42_0 [3]),
        .O(\variable_3_assignment[1]_i_4__12_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__14 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__45_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__45_0 [3]),
        .O(\variable_3_assignment[1]_i_4__14_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__15 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__21_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__21_0 [3]),
        .O(\variable_3_assignment[1]_i_4__15_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__16 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__78_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__78_0 [2]),
        .O(\variable_3_assignment[1]_i_4__16_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__17 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__28_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__28_0 [3]),
        .O(\variable_3_assignment[1]_i_4__17_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__18 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__53_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__53_0 [3]),
        .O(\variable_3_assignment[1]_i_4__18_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__2 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__69_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__69_0 [1]),
        .O(\variable_3_assignment[1]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__20 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__24_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__24_0 [3]),
        .O(\variable_3_assignment[1]_i_4__20_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__21 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__29_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__29_0 [3]),
        .O(\variable_3_assignment[1]_i_4__21_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__22 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__79_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__79_0 [1]),
        .O(\variable_3_assignment[1]_i_4__22_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__23 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__80_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__80_0 [2]),
        .O(\variable_3_assignment[1]_i_4__23_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__25 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__30_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__30_0 [3]),
        .O(\variable_3_assignment[1]_i_4__25_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \variable_3_assignment[1]_i_4__26 
       (.I0(\variable_3_assignment[1]_i_5__74_n_0 ),
        .I1(\variable_3_assignment[1]_i_2__72_0 [4]),
        .I2(\variable_3_assignment[1]_i_2__72_0 [2]),
        .I3(\variable_1_assignment[1]_i_5__57_n_0 ),
        .I4(\variable_3_assignment[1]_i_2__72_0 [1]),
        .I5(\implication_variable_id_reg[1]_0 ),
        .O(\variable_3_assignment[1]_i_4__26_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__27 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__82_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__82_0 [1]),
        .O(\variable_3_assignment[1]_i_4__27_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__28 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__26_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__26_0 [1]),
        .O(\variable_3_assignment[1]_i_4__28_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__29 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__27_0 [0]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__27_0 [1]),
        .O(\variable_3_assignment[1]_i_4__29_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__3 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__70_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__70_0 [1]),
        .O(\variable_3_assignment[1]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__30 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__83_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__83_0 [1]),
        .O(\variable_3_assignment[1]_i_4__30_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__31 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__5_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__5_0 [3]),
        .O(\variable_3_assignment[1]_i_4__31_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__32 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__14_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__14_0 [1]),
        .O(\variable_3_assignment[1]_i_4__32_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__33 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__18_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__18_0 [1]),
        .O(\variable_3_assignment[1]_i_4__33_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__34 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__17_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__17_0 [1]),
        .O(\variable_3_assignment[1]_i_4__34_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__35 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__84_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__84_0 [1]),
        .O(\variable_3_assignment[1]_i_4__35_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__36 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__19_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__19_0 [2]),
        .O(\variable_3_assignment[1]_i_4__36_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__37 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__85_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__85_0 [1]),
        .O(\variable_3_assignment[1]_i_4__37_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__38 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__11_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__11_0 [1]),
        .O(\variable_3_assignment[1]_i_4__38_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__39 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__86_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__86_0 [1]),
        .O(\variable_3_assignment[1]_i_4__39_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__4 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__3_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__3_0 [1]),
        .O(\variable_3_assignment[1]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__40 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__87_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__87_0 [1]),
        .O(\variable_3_assignment[1]_i_4__40_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__41 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__64_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__64_0 [3]),
        .O(\variable_3_assignment[1]_i_4__41_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__42 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__65_0 [1]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_3__65_0 [0]),
        .O(\variable_3_assignment[1]_i_4__42_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__43 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_2__13_0 [2]),
        .I2(\variable_3_assignment[1]_i_2__13_0 [1]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_3_assignment[1]_i_2__13_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_3_assignment[1]_i_4__43_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__44 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__37_0 [1]),
        .I2(\variable_3_assignment[1]_i_2__37_0 [0]),
        .I3(\implication_variable_id_reg[0]_0 ),
        .I4(\variable_3_assignment[1]_i_2__37_0 [2]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__44_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__45 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_2__38_0 [4]),
        .I2(\variable_3_assignment[1]_i_2__38_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_3_assignment[1]_i_2__38_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_3_assignment[1]_i_4__45_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__46 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__10_0 [1]),
        .I2(\variable_3_assignment[1]_i_2__10_0 [0]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_3_assignment[1]_i_2__10_0 [2]),
        .I5(\implication_variable_id_reg[4]_0 ),
        .O(\variable_3_assignment[1]_i_4__46_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__47 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__35_0 [4]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__35_0 [2]),
        .O(\variable_3_assignment[1]_i_4__47_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__48 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__43_0 [0]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_2__43_0 [2]),
        .O(\variable_3_assignment[1]_i_4__48_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__49 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__37_0 [4]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__37_0 [2]),
        .O(\variable_3_assignment[1]_i_4__49_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__5 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__34_0 [0]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__34_0 [1]),
        .O(\variable_3_assignment[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__50 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__6_1 [1]),
        .I2(\variable_3_assignment[1]_i_2__6_1 [0]),
        .I3(\implication_variable_id_reg[0]_0 ),
        .I4(\variable_3_assignment[1]_i_2__6_1 [2]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__50_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__51 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__38_0 [4]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__38_0 [2]),
        .O(\variable_3_assignment[1]_i_4__51_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__52 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__12_0 [1]),
        .I2(\variable_3_assignment[1]_i_2__12_0 [0]),
        .I3(\implication_variable_id_reg[0]_0 ),
        .I4(\variable_3_assignment[1]_i_2__12_0 [2]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__52_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__53 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__16_0 [0]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_2__16_0 [2]),
        .O(\variable_3_assignment[1]_i_4__53_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__54 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__50_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__50_0 [4]),
        .O(\variable_3_assignment[1]_i_4__54_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__55 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__54_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__54_0 [4]),
        .O(\variable_3_assignment[1]_i_4__55_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__56 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2_0 [1]),
        .I2(\variable_3_assignment[1]_i_2_0 [0]),
        .I3(\implication_variable_id_reg[0]_0 ),
        .I4(\variable_3_assignment[1]_i_2_0 [2]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__56_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__57 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__55_1 [1]),
        .I2(\variable_3_assignment[1]_i_2__55_1 [0]),
        .I3(\implication_variable_id_reg[0]_0 ),
        .I4(\variable_3_assignment[1]_i_2__55_1 [2]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__57_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__58 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__46_0 [0]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__46_0 [2]),
        .O(\variable_3_assignment[1]_i_4__58_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__59 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__59_0 [1]),
        .I2(\variable_3_assignment[1]_i_2__59_0 [0]),
        .I3(\implication_variable_id_reg[0]_0 ),
        .I4(\variable_3_assignment[1]_i_2__59_0 [2]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__59_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__6 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__72_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__72_0 [1]),
        .O(\variable_3_assignment[1]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__60 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__61_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__61_0 [4]),
        .O(\variable_3_assignment[1]_i_4__60_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__61 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__62_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__62_0 [4]),
        .O(\variable_3_assignment[1]_i_4__61_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__62 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__63_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__63_0 [4]),
        .O(\variable_3_assignment[1]_i_4__62_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__63 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__64_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__64_0 [4]),
        .O(\variable_3_assignment[1]_i_4__63_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__64 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_2__73_1 [2]),
        .I2(\variable_3_assignment[1]_i_2__73_1 [1]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_3_assignment[1]_i_2__73_1 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_3_assignment[1]_i_4__64_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__65 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__76_0 [0]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_2__76_0 [2]),
        .O(\variable_3_assignment[1]_i_4__65_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__66 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__0_0 [1]),
        .I2(\variable_3_assignment[1]_i_2__0_0 [0]),
        .I3(\implication_variable_id_reg[0]_0 ),
        .I4(\variable_3_assignment[1]_i_2__0_0 [2]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__66_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__67 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__25_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__25_0 [4]),
        .O(\variable_3_assignment[1]_i_4__67_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__68 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_2__79_0 [2]),
        .I2(\variable_3_assignment[1]_i_2__79_0 [1]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_3_assignment[1]_i_2__79_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_3_assignment[1]_i_4__68_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__69 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__62_0 [4]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__62_0 [2]),
        .O(\variable_3_assignment[1]_i_4__69_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__7 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__73_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__73_0 [1]),
        .O(\variable_3_assignment[1]_i_4__7_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__70 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__31_0 [2]),
        .I2(\variable_3_assignment[1]_i_2__31_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .O(\variable_3_assignment[1]_i_4__70_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__71 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_2__82_0 [2]),
        .I2(\variable_3_assignment[1]_i_2__82_0 [1]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_3_assignment[1]_i_2__82_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_3_assignment[1]_i_4__71_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__72 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__7_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__7_0 [4]),
        .O(\variable_3_assignment[1]_i_4__72_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__73 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__87_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__87_0 [4]),
        .O(\variable_3_assignment[1]_i_4__73_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__74 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__20_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__20_0 [4]),
        .O(\variable_3_assignment[1]_i_4__74_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__75 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_2__88_0 [4]),
        .I2(\variable_3_assignment[1]_i_2__88_0 [2]),
        .I3(\implication_variable_id_reg[2]_0 ),
        .I4(\variable_3_assignment[1]_i_2__88_0 [0]),
        .I5(\implication_variable_id_reg[0]_0 ),
        .O(\variable_3_assignment[1]_i_4__75_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__76 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__8_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__8_0 [4]),
        .O(\variable_3_assignment[1]_i_4__76_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__77 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__9_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_2__9_0 [4]),
        .O(\variable_3_assignment[1]_i_4__77_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__78 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__2_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__2_0 [2]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_3_assignment[1]_i_2__2_0 [1]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__78_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__79 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__4_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_3__4_0 [0]),
        .O(\variable_3_assignment[1]_i_4__79_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__8 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__15_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__15_0 [1]),
        .O(\variable_3_assignment[1]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \variable_3_assignment[1]_i_4__80 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_2__48_0 [0]),
        .I2(\variable_3_assignment[1]_i_2__48_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .I4(\variable_3_assignment[1]_i_2__48_0 [3]),
        .I5(\implication_variable_id_reg[3]_0 ),
        .O(\variable_3_assignment[1]_i_4__80_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__81 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__55_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_3__55_0 [0]),
        .O(\variable_3_assignment[1]_i_4__81_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__82 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__56_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_3__56_0 [0]),
        .O(\variable_3_assignment[1]_i_4__82_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__83 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__32_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__32_0 [4]),
        .O(\variable_3_assignment[1]_i_4__83_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__84 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__39_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__39_0 [4]),
        .O(\variable_3_assignment[1]_i_4__84_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFFF0010)) 
    \variable_3_assignment[1]_i_4__85 
       (.I0(\variable_3_assignment[1]_i_3__76_0 ),
        .I1(\variable_3_assignment[1]_i_3__76_1 ),
        .I2(\variable_3_assignment[1]_i_3__76_2 [1]),
        .I3(\variable_3_assignment[1]_i_3__76_3 ),
        .I4(\implication_variable_id_reg[0]_0 ),
        .I5(\variable_3_assignment[1]_i_2__51_0 [0]),
        .O(\variable_3_assignment[1]_i_4__85_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__86 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__48_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__48_0 [4]),
        .O(\variable_3_assignment[1]_i_4__86_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFFF0010)) 
    \variable_3_assignment[1]_i_4__87 
       (.I0(\variable_3_assignment[1]_i_3__76_2 [0]),
        .I1(\variable_3_assignment[1]_i_3__81_0 ),
        .I2(Q[5]),
        .I3(\variable_3_assignment[1]_i_3__81_1 ),
        .I4(\implication_variable_id_reg[0]_0 ),
        .I5(\variable_3_assignment[1]_i_2__71_0 [0]),
        .O(\variable_3_assignment[1]_i_4__87_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__88 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__60_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__60_0 [4]),
        .O(\variable_3_assignment[1]_i_4__88_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \variable_3_assignment[1]_i_4__89 
       (.I0(D[1]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [1]),
        .O(\implication_variable_id_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_4__9 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__74_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__74_0 [1]),
        .O(\variable_3_assignment[1]_i_4__9_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__32_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__32_0 [3]),
        .O(\variable_3_assignment[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__0 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__35_0 [0]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__35_0 [1]),
        .O(\variable_3_assignment[1]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__1 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__43_0 [3]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_2__43_0 [1]),
        .O(\variable_3_assignment[1]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__10 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__76_0 [3]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_2__76_0 [1]),
        .O(\variable_3_assignment[1]_i_5__10_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__11 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__60_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__60_0 [3]),
        .O(\variable_3_assignment[1]_i_5__11_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__12 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__62_0 [0]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__62_0 [1]),
        .O(\variable_3_assignment[1]_i_5__12_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__13 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__89_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__89_0 [1]),
        .O(\variable_3_assignment[1]_i_5__13_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__14 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__34_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__34_0 [4]),
        .O(\variable_3_assignment[1]_i_5__14_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__15 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__4_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__4_0 [4]),
        .O(\variable_3_assignment[1]_i_5__15_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__16 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__55_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__55_0 [4]),
        .O(\variable_3_assignment[1]_i_5__16_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__17 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__56_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__56_0 [4]),
        .O(\variable_3_assignment[1]_i_5__17_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__18 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__27_0 [4]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_3__27_0 [2]),
        .O(\variable_3_assignment[1]_i_5__18_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__19 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_3__65_0 [2]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__65_0 [4]),
        .O(\variable_3_assignment[1]_i_5__19_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__2 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__37_0 [0]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__37_0 [1]),
        .O(\variable_3_assignment[1]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__20 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__1_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__1_0 [4]),
        .O(\variable_3_assignment[1]_i_5__20_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__21 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__67_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__67_0 [4]),
        .O(\variable_3_assignment[1]_i_5__21_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__22 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__68_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__68_0 [4]),
        .O(\variable_3_assignment[1]_i_5__22_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__23 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__69_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__69_0 [4]),
        .O(\variable_3_assignment[1]_i_5__23_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__24 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__70_0 [4]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__70_0 [3]),
        .O(\variable_3_assignment[1]_i_5__24_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__25 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__72_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__72_0 [4]),
        .O(\variable_3_assignment[1]_i_5__25_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__26 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__73_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__73_0 [4]),
        .O(\variable_3_assignment[1]_i_5__26_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__27 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__15_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__15_0 [4]),
        .O(\variable_3_assignment[1]_i_5__27_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__28 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__74_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__74_0 [4]),
        .O(\variable_3_assignment[1]_i_5__28_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__29 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__61_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__61_0 [0]),
        .O(\variable_3_assignment[1]_i_5__29_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__3 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__38_0 [0]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_3__38_0 [1]),
        .O(\variable_3_assignment[1]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__30 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__62_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__62_0 [0]),
        .O(\variable_3_assignment[1]_i_5__30_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__31 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__63_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__63_0 [0]),
        .O(\variable_3_assignment[1]_i_5__31_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__32 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__64_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__64_0 [0]),
        .O(\variable_3_assignment[1]_i_5__32_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__33 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__79_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__79_0 [4]),
        .O(\variable_3_assignment[1]_i_5__33_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__34 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__82_0 [4]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__82_0 [3]),
        .O(\variable_3_assignment[1]_i_5__34_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__35 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__26_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__26_0 [4]),
        .O(\variable_3_assignment[1]_i_5__35_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__36 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__83_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__83_0 [4]),
        .O(\variable_3_assignment[1]_i_5__36_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__37 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__14_0 [4]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__14_0 [3]),
        .O(\variable_3_assignment[1]_i_5__37_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__38 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__18_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__18_0 [4]),
        .O(\variable_3_assignment[1]_i_5__38_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__39 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__17_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__17_0 [4]),
        .O(\variable_3_assignment[1]_i_5__39_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__4 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__39_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__39_0 [3]),
        .O(\variable_3_assignment[1]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__40 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__25_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__25_0 [0]),
        .O(\variable_3_assignment[1]_i_5__40_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__41 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__84_0 [4]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__84_0 [3]),
        .O(\variable_3_assignment[1]_i_5__41_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__42 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__85_0 [4]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__85_0 [3]),
        .O(\variable_3_assignment[1]_i_5__42_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__43 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__11_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__11_0 [4]),
        .O(\variable_3_assignment[1]_i_5__43_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__44 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__31_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__31_0 [0]),
        .O(\variable_3_assignment[1]_i_5__44_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__45 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_3__86_0 [3]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__86_0 [4]),
        .O(\variable_3_assignment[1]_i_5__45_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__46 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__87_0 [4]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__87_0 [3]),
        .O(\variable_3_assignment[1]_i_5__46_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__47 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__7_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__7_0 [0]),
        .O(\variable_3_assignment[1]_i_5__47_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__48 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__87_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__87_0 [0]),
        .O(\variable_3_assignment[1]_i_5__48_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__49 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__20_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__20_0 [0]),
        .O(\variable_3_assignment[1]_i_5__49_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__5 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__16_0 [3]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_2__16_0 [1]),
        .O(\variable_3_assignment[1]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__50 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__8_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__8_0 [0]),
        .O(\variable_3_assignment[1]_i_5__50_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__51 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__9_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__9_0 [0]),
        .O(\variable_3_assignment[1]_i_5__51_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \variable_3_assignment[1]_i_5__52 
       (.I0(D[4]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [4]),
        .O(\implication_variable_id_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__53 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__3_0 [4]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_3__3_0 [0]),
        .O(\variable_3_assignment[1]_i_5__53_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__54 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__40_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__40_0 [4]),
        .O(\variable_3_assignment[1]_i_5__54_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__55 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__77_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__77_0 [4]),
        .O(\variable_3_assignment[1]_i_5__55_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__56 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__42_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__42_0 [4]),
        .O(\variable_3_assignment[1]_i_5__56_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__57 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__22_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__22_0 [2]),
        .O(\variable_3_assignment[1]_i_5__57_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__58 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__45_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__45_0 [4]),
        .O(\variable_3_assignment[1]_i_5__58_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__59 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__21_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__21_0 [4]),
        .O(\variable_3_assignment[1]_i_5__59_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__6 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_2__51_0 [1]),
        .I2(\implication_variable_id_reg[2]_0 ),
        .I3(\variable_3_assignment[1]_i_2__51_0 [2]),
        .O(\variable_3_assignment[1]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__60 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__78_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__78_0 [4]),
        .O(\variable_3_assignment[1]_i_5__60_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__61 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__28_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__28_0 [4]),
        .O(\variable_3_assignment[1]_i_5__61_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__62 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__53_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__53_0 [4]),
        .O(\variable_3_assignment[1]_i_5__62_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__63 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__54_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__54_0 [2]),
        .O(\variable_3_assignment[1]_i_5__63_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__64 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__24_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__24_0 [4]),
        .O(\variable_3_assignment[1]_i_5__64_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__65 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__29_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__29_0 [4]),
        .O(\variable_3_assignment[1]_i_5__65_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__66 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__80_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__80_0 [4]),
        .O(\variable_3_assignment[1]_i_5__66_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__67 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__23_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__23_0 [2]),
        .O(\variable_3_assignment[1]_i_5__67_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__68 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__30_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__30_0 [4]),
        .O(\variable_3_assignment[1]_i_5__68_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__69 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__5_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__5_0 [4]),
        .O(\variable_3_assignment[1]_i_5__69_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__7 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__46_0 [1]),
        .I2(\variable_3_assignment[1]_i_3__46_0 [4]),
        .I3(\implication_variable_id_reg[4]_0 ),
        .O(\variable_3_assignment[1]_i_5__7_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__70 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__19_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__19_0 [4]),
        .O(\variable_3_assignment[1]_i_5__70_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__71 
       (.I0(\implication_variable_id_reg[0]_0 ),
        .I1(\variable_3_assignment[1]_i_3__64_0 [0]),
        .I2(\implication_variable_id_reg[4]_0 ),
        .I3(\variable_3_assignment[1]_i_3__64_0 [4]),
        .O(\variable_3_assignment[1]_i_5__71_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \variable_3_assignment[1]_i_5__74 
       (.I0(D[5]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [5]),
        .O(\variable_3_assignment[1]_i_5__74_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__8 
       (.I0(\implication_variable_id_reg[1]_0 ),
        .I1(\variable_3_assignment[1]_i_3__48_0 [1]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__48_0 [3]),
        .O(\variable_3_assignment[1]_i_5__8_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_5__9 
       (.I0(\implication_variable_id_reg[2]_0 ),
        .I1(\variable_3_assignment[1]_i_2__71_0 [2]),
        .I2(\implication_variable_id_reg[1]_0 ),
        .I3(\variable_3_assignment[1]_i_2__71_0 [1]),
        .O(\variable_3_assignment[1]_i_5__9_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_6__5 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__50_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__50_0 [0]),
        .O(\variable_3_assignment[1]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_6__6 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__54_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__54_0 [0]),
        .O(\variable_3_assignment[1]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_6__7 
       (.I0(\implication_variable_id_reg[3]_0 ),
        .I1(\variable_3_assignment[1]_i_2__72_0 [3]),
        .I2(\implication_variable_id_reg[0]_0 ),
        .I3(\variable_3_assignment[1]_i_2__72_0 [0]),
        .O(\variable_3_assignment[1]_i_6__7_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \variable_3_assignment[1]_i_6__8 
       (.I0(\implication_variable_id_reg[4]_0 ),
        .I1(\variable_3_assignment[1]_i_3__89_0 [4]),
        .I2(\implication_variable_id_reg[3]_0 ),
        .I3(\variable_3_assignment[1]_i_3__89_0 [3]),
        .O(\variable_3_assignment[1]_i_6__8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \variable_3_assignment[1]_i_6__9 
       (.I0(D[5]),
        .I1(broadcast_implication),
        .I2(\variable_3_assignment[1]_i_3__0 [5]),
        .O(\implication_variable_id_reg[4]_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_BCP_accelerator_0_0,BCP_accelerator_v2_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "BCP_accelerator_v2_0,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (led_out,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awlen,
    s00_axi_awsize,
    s00_axi_awburst,
    s00_axi_awlock,
    s00_axi_awcache,
    s00_axi_awprot,
    s00_axi_awqos,
    s00_axi_awregion,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wlast,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arlen,
    s00_axi_arsize,
    s00_axi_arburst,
    s00_axi_arlock,
    s00_axi_arcache,
    s00_axi_arprot,
    s00_axi_arqos,
    s00_axi_arregion,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rlast,
    s00_axi_rvalid,
    s00_axi_rready,
    s01_axi_aclk,
    s01_axi_aresetn,
    s01_axi_awaddr,
    s01_axi_awprot,
    s01_axi_awvalid,
    s01_axi_awready,
    s01_axi_wdata,
    s01_axi_wstrb,
    s01_axi_wvalid,
    s01_axi_wready,
    s01_axi_bresp,
    s01_axi_bvalid,
    s01_axi_bready,
    s01_axi_araddr,
    s01_axi_arprot,
    s01_axi_arvalid,
    s01_axi_arready,
    s01_axi_rdata,
    s01_axi_rresp,
    s01_axi_rvalid,
    s01_axi_rready);
  output [3:0]led_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [5:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN" *) input [7:0]s00_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE" *) input [2:0]s00_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST" *) input [1:0]s00_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK" *) input s00_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE" *) input [3:0]s00_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS" *) input [3:0]s00_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREGION" *) input [3:0]s00_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WLAST" *) input s00_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [5:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN" *) input [7:0]s00_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE" *) input [2:0]s00_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST" *) input [1:0]s00_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK" *) input s00_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE" *) input [3:0]s00_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS" *) input [3:0]s00_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREGION" *) input [3:0]s00_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RLAST" *) output s00_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_MEMORY_SIZE 64, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S01_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S01_AXI_CLK, ASSOCIATED_BUSIF S01_AXI, ASSOCIATED_RESET s01_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s01_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S01_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S01_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s01_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI AWADDR" *) input [4:0]s01_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI AWPROT" *) input [2:0]s01_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI AWVALID" *) input s01_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI AWREADY" *) output s01_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI WDATA" *) input [31:0]s01_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI WSTRB" *) input [3:0]s01_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI WVALID" *) input s01_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI WREADY" *) output s01_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI BRESP" *) output [1:0]s01_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI BVALID" *) output s01_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI BREADY" *) input s01_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARADDR" *) input [4:0]s01_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARPROT" *) input [2:0]s01_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARVALID" *) input s01_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI ARREADY" *) output s01_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RDATA" *) output [31:0]s01_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RRESP" *) output [1:0]s01_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RVALID" *) output s01_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S01_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S01_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s01_axi_rready;

  wire \<const0> ;
  wire [3:0]led_out;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire [1:0]s00_axi_arburst;
  wire s00_axi_aresetn;
  wire [7:0]s00_axi_arlen;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire [1:0]s00_axi_awburst;
  wire [7:0]s00_axi_awlen;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rlast;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wlast;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire s01_axi_aclk;
  wire [4:0]s01_axi_araddr;
  wire s01_axi_aresetn;
  wire s01_axi_arready;
  wire s01_axi_arvalid;
  wire [4:0]s01_axi_awaddr;
  wire s01_axi_awready;
  wire s01_axi_awvalid;
  wire s01_axi_bready;
  wire s01_axi_bvalid;
  wire [31:0]s01_axi_rdata;
  wire s01_axi_rready;
  wire s01_axi_rvalid;
  wire [31:0]s01_axi_wdata;
  wire s01_axi_wready;
  wire [3:0]s01_axi_wstrb;
  wire s01_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  assign s01_axi_bresp[1] = \<const0> ;
  assign s01_axi_bresp[0] = \<const0> ;
  assign s01_axi_rresp[1] = \<const0> ;
  assign s01_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0 inst
       (.axi_arready_reg(s00_axi_arready),
        .axi_awready_reg(s00_axi_awready),
        .axi_rvalid_reg(s00_axi_rvalid),
        .axi_wready_reg(s00_axi_wready),
        .led_out(led_out),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[5:2]),
        .s00_axi_arburst(s00_axi_arburst),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arlen(s00_axi_arlen),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[5:2]),
        .s00_axi_awburst(s00_axi_awburst),
        .s00_axi_awlen(s00_axi_awlen),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rlast(s00_axi_rlast),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wlast(s00_axi_wlast),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_araddr(s01_axi_araddr[4:2]),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_arready(s01_axi_arready),
        .s01_axi_arvalid(s01_axi_arvalid),
        .s01_axi_awaddr(s01_axi_awaddr[4:2]),
        .s01_axi_awready(s01_axi_awready),
        .s01_axi_awvalid(s01_axi_awvalid),
        .s01_axi_bready(s01_axi_bready),
        .s01_axi_bvalid(s01_axi_bvalid),
        .s01_axi_rdata(s01_axi_rdata),
        .s01_axi_rready(s01_axi_rready),
        .s01_axi_rvalid(s01_axi_rvalid),
        .s01_axi_wdata(s01_axi_wdata),
        .s01_axi_wready(s01_axi_wready),
        .s01_axi_wstrb(s01_axi_wstrb),
        .s01_axi_wvalid(s01_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top
   (SR,
    op_code_read,
    D,
    s01_axi_aresetn_0,
    E,
    implication_o,
    fifo_wr_en,
    s01_axi_aresetn,
    Q,
    s01_axi_wdata,
    \variable_1_id_reg[4] ,
    variable_1_polarity_reg,
    variable_1_polarity_reg_0,
    s01_axi_wstrb,
    \slv_reg4_reg[31] ,
    \slv_reg4_reg[31]_0 ,
    \slv_reg4_reg[31]_1 ,
    slv_reg_wren__2,
    s01_axi_aclk,
    \variable_2_id_reg[4] ,
    \variable_3_id_reg[4] );
  output [0:0]SR;
  output op_code_read;
  output [31:0]D;
  output [0:0]s01_axi_aresetn_0;
  output [3:0]E;
  output [5:0]implication_o;
  output fifo_wr_en;
  input s01_axi_aresetn;
  input [8:0]Q;
  input [31:0]s01_axi_wdata;
  input [5:0]\variable_1_id_reg[4] ;
  input variable_1_polarity_reg;
  input variable_1_polarity_reg_0;
  input [3:0]s01_axi_wstrb;
  input \slv_reg4_reg[31] ;
  input \slv_reg4_reg[31]_0 ;
  input \slv_reg4_reg[31]_1 ;
  input slv_reg_wren__2;
  input s01_axi_aclk;
  input [5:0]\variable_2_id_reg[4] ;
  input [5:0]\variable_3_id_reg[4] ;

  wire [31:0]D;
  wire [3:0]E;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[5]_i_1_n_0 ;
  wire \FSM_onehot_state[6]_i_2_n_0 ;
  wire \FSM_onehot_state[6]_i_4_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \FSM_onehot_state_reg_n_0_[6] ;
  wire [8:0]Q;
  wire [0:0]SR;
  wire broadcast_implication;
  wire broadcast_implication_reg_rep__0_n_0;
  wire broadcast_implication_reg_rep_n_0;
  wire [4:0]chosen_implication_variable_id;
  wire [1:1]clause_count_reg;
  wire clause_in_use0;
  wire clear_assignment;
  wire clear_cpu_req0;
  wire clear_cpu_req_i_1_n_0;
  wire fifo_wr_en;
  wire \generate_clause_modules[0].clauseModule_n_1 ;
  wire \generate_clause_modules[0].clauseModule_n_17 ;
  wire \generate_clause_modules[0].clauseModule_n_18 ;
  wire \generate_clause_modules[0].clauseModule_n_19 ;
  wire \generate_clause_modules[0].clauseModule_n_2 ;
  wire \generate_clause_modules[0].clauseModule_n_20 ;
  wire \generate_clause_modules[0].clauseModule_n_21 ;
  wire \generate_clause_modules[0].clauseModule_n_22 ;
  wire \generate_clause_modules[0].clauseModule_n_23 ;
  wire \generate_clause_modules[0].clauseModule_n_26 ;
  wire \generate_clause_modules[0].clauseModule_n_27 ;
  wire \generate_clause_modules[0].clauseModule_n_28 ;
  wire \generate_clause_modules[0].clauseModule_n_29 ;
  wire \generate_clause_modules[0].clauseModule_n_3 ;
  wire \generate_clause_modules[0].clauseModule_n_6 ;
  wire \generate_clause_modules[10].clauseModule_n_0 ;
  wire \generate_clause_modules[10].clauseModule_n_1 ;
  wire \generate_clause_modules[10].clauseModule_n_10 ;
  wire \generate_clause_modules[10].clauseModule_n_11 ;
  wire \generate_clause_modules[10].clauseModule_n_12 ;
  wire \generate_clause_modules[10].clauseModule_n_13 ;
  wire \generate_clause_modules[10].clauseModule_n_14 ;
  wire \generate_clause_modules[10].clauseModule_n_15 ;
  wire \generate_clause_modules[10].clauseModule_n_16 ;
  wire \generate_clause_modules[10].clauseModule_n_17 ;
  wire \generate_clause_modules[10].clauseModule_n_18 ;
  wire \generate_clause_modules[10].clauseModule_n_19 ;
  wire \generate_clause_modules[10].clauseModule_n_20 ;
  wire \generate_clause_modules[10].clauseModule_n_21 ;
  wire \generate_clause_modules[10].clauseModule_n_22 ;
  wire \generate_clause_modules[10].clauseModule_n_23 ;
  wire \generate_clause_modules[10].clauseModule_n_24 ;
  wire \generate_clause_modules[10].clauseModule_n_25 ;
  wire \generate_clause_modules[10].clauseModule_n_26 ;
  wire \generate_clause_modules[10].clauseModule_n_27 ;
  wire \generate_clause_modules[10].clauseModule_n_28 ;
  wire \generate_clause_modules[10].clauseModule_n_3 ;
  wire \generate_clause_modules[10].clauseModule_n_4 ;
  wire \generate_clause_modules[10].clauseModule_n_5 ;
  wire \generate_clause_modules[10].clauseModule_n_6 ;
  wire \generate_clause_modules[10].clauseModule_n_7 ;
  wire \generate_clause_modules[10].clauseModule_n_8 ;
  wire \generate_clause_modules[10].clauseModule_n_9 ;
  wire \generate_clause_modules[11].clauseModule_n_0 ;
  wire \generate_clause_modules[11].clauseModule_n_10 ;
  wire \generate_clause_modules[11].clauseModule_n_12 ;
  wire \generate_clause_modules[11].clauseModule_n_13 ;
  wire \generate_clause_modules[11].clauseModule_n_14 ;
  wire \generate_clause_modules[11].clauseModule_n_15 ;
  wire \generate_clause_modules[11].clauseModule_n_16 ;
  wire \generate_clause_modules[11].clauseModule_n_17 ;
  wire \generate_clause_modules[11].clauseModule_n_18 ;
  wire \generate_clause_modules[11].clauseModule_n_19 ;
  wire \generate_clause_modules[11].clauseModule_n_2 ;
  wire \generate_clause_modules[11].clauseModule_n_20 ;
  wire \generate_clause_modules[11].clauseModule_n_21 ;
  wire \generate_clause_modules[11].clauseModule_n_22 ;
  wire \generate_clause_modules[11].clauseModule_n_23 ;
  wire \generate_clause_modules[11].clauseModule_n_24 ;
  wire \generate_clause_modules[11].clauseModule_n_25 ;
  wire \generate_clause_modules[11].clauseModule_n_26 ;
  wire \generate_clause_modules[11].clauseModule_n_27 ;
  wire \generate_clause_modules[11].clauseModule_n_28 ;
  wire \generate_clause_modules[11].clauseModule_n_29 ;
  wire \generate_clause_modules[11].clauseModule_n_3 ;
  wire \generate_clause_modules[11].clauseModule_n_30 ;
  wire \generate_clause_modules[11].clauseModule_n_31 ;
  wire \generate_clause_modules[11].clauseModule_n_33 ;
  wire \generate_clause_modules[11].clauseModule_n_4 ;
  wire \generate_clause_modules[11].clauseModule_n_5 ;
  wire \generate_clause_modules[11].clauseModule_n_6 ;
  wire \generate_clause_modules[11].clauseModule_n_7 ;
  wire \generate_clause_modules[11].clauseModule_n_8 ;
  wire \generate_clause_modules[11].clauseModule_n_9 ;
  wire \generate_clause_modules[12].clauseModule_n_0 ;
  wire \generate_clause_modules[12].clauseModule_n_1 ;
  wire \generate_clause_modules[12].clauseModule_n_10 ;
  wire \generate_clause_modules[12].clauseModule_n_12 ;
  wire \generate_clause_modules[12].clauseModule_n_13 ;
  wire \generate_clause_modules[12].clauseModule_n_14 ;
  wire \generate_clause_modules[12].clauseModule_n_15 ;
  wire \generate_clause_modules[12].clauseModule_n_16 ;
  wire \generate_clause_modules[12].clauseModule_n_17 ;
  wire \generate_clause_modules[12].clauseModule_n_18 ;
  wire \generate_clause_modules[12].clauseModule_n_19 ;
  wire \generate_clause_modules[12].clauseModule_n_20 ;
  wire \generate_clause_modules[12].clauseModule_n_21 ;
  wire \generate_clause_modules[12].clauseModule_n_22 ;
  wire \generate_clause_modules[12].clauseModule_n_23 ;
  wire \generate_clause_modules[12].clauseModule_n_24 ;
  wire \generate_clause_modules[12].clauseModule_n_25 ;
  wire \generate_clause_modules[12].clauseModule_n_26 ;
  wire \generate_clause_modules[12].clauseModule_n_27 ;
  wire \generate_clause_modules[12].clauseModule_n_28 ;
  wire \generate_clause_modules[12].clauseModule_n_29 ;
  wire \generate_clause_modules[12].clauseModule_n_3 ;
  wire \generate_clause_modules[12].clauseModule_n_30 ;
  wire \generate_clause_modules[12].clauseModule_n_31 ;
  wire \generate_clause_modules[12].clauseModule_n_32 ;
  wire \generate_clause_modules[12].clauseModule_n_4 ;
  wire \generate_clause_modules[12].clauseModule_n_5 ;
  wire \generate_clause_modules[12].clauseModule_n_6 ;
  wire \generate_clause_modules[12].clauseModule_n_7 ;
  wire \generate_clause_modules[12].clauseModule_n_8 ;
  wire \generate_clause_modules[12].clauseModule_n_9 ;
  wire \generate_clause_modules[13].clauseModule_n_0 ;
  wire \generate_clause_modules[13].clauseModule_n_1 ;
  wire \generate_clause_modules[13].clauseModule_n_10 ;
  wire \generate_clause_modules[13].clauseModule_n_11 ;
  wire \generate_clause_modules[13].clauseModule_n_12 ;
  wire \generate_clause_modules[13].clauseModule_n_13 ;
  wire \generate_clause_modules[13].clauseModule_n_14 ;
  wire \generate_clause_modules[13].clauseModule_n_15 ;
  wire \generate_clause_modules[13].clauseModule_n_16 ;
  wire \generate_clause_modules[13].clauseModule_n_17 ;
  wire \generate_clause_modules[13].clauseModule_n_18 ;
  wire \generate_clause_modules[13].clauseModule_n_19 ;
  wire \generate_clause_modules[13].clauseModule_n_20 ;
  wire \generate_clause_modules[13].clauseModule_n_21 ;
  wire \generate_clause_modules[13].clauseModule_n_22 ;
  wire \generate_clause_modules[13].clauseModule_n_23 ;
  wire \generate_clause_modules[13].clauseModule_n_24 ;
  wire \generate_clause_modules[13].clauseModule_n_25 ;
  wire \generate_clause_modules[13].clauseModule_n_26 ;
  wire \generate_clause_modules[13].clauseModule_n_27 ;
  wire \generate_clause_modules[13].clauseModule_n_28 ;
  wire \generate_clause_modules[13].clauseModule_n_29 ;
  wire \generate_clause_modules[13].clauseModule_n_3 ;
  wire \generate_clause_modules[13].clauseModule_n_4 ;
  wire \generate_clause_modules[13].clauseModule_n_5 ;
  wire \generate_clause_modules[13].clauseModule_n_6 ;
  wire \generate_clause_modules[13].clauseModule_n_7 ;
  wire \generate_clause_modules[13].clauseModule_n_8 ;
  wire \generate_clause_modules[13].clauseModule_n_9 ;
  wire \generate_clause_modules[14].clauseModule_n_0 ;
  wire \generate_clause_modules[14].clauseModule_n_1 ;
  wire \generate_clause_modules[14].clauseModule_n_10 ;
  wire \generate_clause_modules[14].clauseModule_n_11 ;
  wire \generate_clause_modules[14].clauseModule_n_12 ;
  wire \generate_clause_modules[14].clauseModule_n_13 ;
  wire \generate_clause_modules[14].clauseModule_n_14 ;
  wire \generate_clause_modules[14].clauseModule_n_15 ;
  wire \generate_clause_modules[14].clauseModule_n_16 ;
  wire \generate_clause_modules[14].clauseModule_n_17 ;
  wire \generate_clause_modules[14].clauseModule_n_18 ;
  wire \generate_clause_modules[14].clauseModule_n_19 ;
  wire \generate_clause_modules[14].clauseModule_n_20 ;
  wire \generate_clause_modules[14].clauseModule_n_21 ;
  wire \generate_clause_modules[14].clauseModule_n_22 ;
  wire \generate_clause_modules[14].clauseModule_n_23 ;
  wire \generate_clause_modules[14].clauseModule_n_24 ;
  wire \generate_clause_modules[14].clauseModule_n_25 ;
  wire \generate_clause_modules[14].clauseModule_n_26 ;
  wire \generate_clause_modules[14].clauseModule_n_27 ;
  wire \generate_clause_modules[14].clauseModule_n_28 ;
  wire \generate_clause_modules[14].clauseModule_n_29 ;
  wire \generate_clause_modules[14].clauseModule_n_3 ;
  wire \generate_clause_modules[14].clauseModule_n_30 ;
  wire \generate_clause_modules[14].clauseModule_n_32 ;
  wire \generate_clause_modules[14].clauseModule_n_33 ;
  wire \generate_clause_modules[14].clauseModule_n_4 ;
  wire \generate_clause_modules[14].clauseModule_n_5 ;
  wire \generate_clause_modules[14].clauseModule_n_6 ;
  wire \generate_clause_modules[14].clauseModule_n_7 ;
  wire \generate_clause_modules[14].clauseModule_n_8 ;
  wire \generate_clause_modules[14].clauseModule_n_9 ;
  wire \generate_clause_modules[15].clauseModule_n_0 ;
  wire \generate_clause_modules[15].clauseModule_n_10 ;
  wire \generate_clause_modules[15].clauseModule_n_11 ;
  wire \generate_clause_modules[15].clauseModule_n_13 ;
  wire \generate_clause_modules[15].clauseModule_n_14 ;
  wire \generate_clause_modules[15].clauseModule_n_15 ;
  wire \generate_clause_modules[15].clauseModule_n_16 ;
  wire \generate_clause_modules[15].clauseModule_n_17 ;
  wire \generate_clause_modules[15].clauseModule_n_18 ;
  wire \generate_clause_modules[15].clauseModule_n_19 ;
  wire \generate_clause_modules[15].clauseModule_n_2 ;
  wire \generate_clause_modules[15].clauseModule_n_20 ;
  wire \generate_clause_modules[15].clauseModule_n_21 ;
  wire \generate_clause_modules[15].clauseModule_n_22 ;
  wire \generate_clause_modules[15].clauseModule_n_23 ;
  wire \generate_clause_modules[15].clauseModule_n_24 ;
  wire \generate_clause_modules[15].clauseModule_n_25 ;
  wire \generate_clause_modules[15].clauseModule_n_26 ;
  wire \generate_clause_modules[15].clauseModule_n_27 ;
  wire \generate_clause_modules[15].clauseModule_n_28 ;
  wire \generate_clause_modules[15].clauseModule_n_29 ;
  wire \generate_clause_modules[15].clauseModule_n_3 ;
  wire \generate_clause_modules[15].clauseModule_n_30 ;
  wire \generate_clause_modules[15].clauseModule_n_4 ;
  wire \generate_clause_modules[15].clauseModule_n_5 ;
  wire \generate_clause_modules[15].clauseModule_n_6 ;
  wire \generate_clause_modules[15].clauseModule_n_7 ;
  wire \generate_clause_modules[15].clauseModule_n_8 ;
  wire \generate_clause_modules[15].clauseModule_n_9 ;
  wire \generate_clause_modules[16].clauseModule_n_0 ;
  wire \generate_clause_modules[16].clauseModule_n_10 ;
  wire \generate_clause_modules[16].clauseModule_n_11 ;
  wire \generate_clause_modules[16].clauseModule_n_12 ;
  wire \generate_clause_modules[16].clauseModule_n_13 ;
  wire \generate_clause_modules[16].clauseModule_n_14 ;
  wire \generate_clause_modules[16].clauseModule_n_15 ;
  wire \generate_clause_modules[16].clauseModule_n_16 ;
  wire \generate_clause_modules[16].clauseModule_n_17 ;
  wire \generate_clause_modules[16].clauseModule_n_18 ;
  wire \generate_clause_modules[16].clauseModule_n_19 ;
  wire \generate_clause_modules[16].clauseModule_n_2 ;
  wire \generate_clause_modules[16].clauseModule_n_20 ;
  wire \generate_clause_modules[16].clauseModule_n_21 ;
  wire \generate_clause_modules[16].clauseModule_n_22 ;
  wire \generate_clause_modules[16].clauseModule_n_23 ;
  wire \generate_clause_modules[16].clauseModule_n_24 ;
  wire \generate_clause_modules[16].clauseModule_n_25 ;
  wire \generate_clause_modules[16].clauseModule_n_26 ;
  wire \generate_clause_modules[16].clauseModule_n_27 ;
  wire \generate_clause_modules[16].clauseModule_n_28 ;
  wire \generate_clause_modules[16].clauseModule_n_29 ;
  wire \generate_clause_modules[16].clauseModule_n_3 ;
  wire \generate_clause_modules[16].clauseModule_n_30 ;
  wire \generate_clause_modules[16].clauseModule_n_4 ;
  wire \generate_clause_modules[16].clauseModule_n_5 ;
  wire \generate_clause_modules[16].clauseModule_n_7 ;
  wire \generate_clause_modules[16].clauseModule_n_8 ;
  wire \generate_clause_modules[16].clauseModule_n_9 ;
  wire \generate_clause_modules[17].clauseModule_n_0 ;
  wire \generate_clause_modules[17].clauseModule_n_1 ;
  wire \generate_clause_modules[17].clauseModule_n_10 ;
  wire \generate_clause_modules[17].clauseModule_n_11 ;
  wire \generate_clause_modules[17].clauseModule_n_12 ;
  wire \generate_clause_modules[17].clauseModule_n_13 ;
  wire \generate_clause_modules[17].clauseModule_n_14 ;
  wire \generate_clause_modules[17].clauseModule_n_15 ;
  wire \generate_clause_modules[17].clauseModule_n_16 ;
  wire \generate_clause_modules[17].clauseModule_n_17 ;
  wire \generate_clause_modules[17].clauseModule_n_18 ;
  wire \generate_clause_modules[17].clauseModule_n_19 ;
  wire \generate_clause_modules[17].clauseModule_n_20 ;
  wire \generate_clause_modules[17].clauseModule_n_21 ;
  wire \generate_clause_modules[17].clauseModule_n_22 ;
  wire \generate_clause_modules[17].clauseModule_n_23 ;
  wire \generate_clause_modules[17].clauseModule_n_24 ;
  wire \generate_clause_modules[17].clauseModule_n_25 ;
  wire \generate_clause_modules[17].clauseModule_n_26 ;
  wire \generate_clause_modules[17].clauseModule_n_27 ;
  wire \generate_clause_modules[17].clauseModule_n_28 ;
  wire \generate_clause_modules[17].clauseModule_n_3 ;
  wire \generate_clause_modules[17].clauseModule_n_4 ;
  wire \generate_clause_modules[17].clauseModule_n_5 ;
  wire \generate_clause_modules[17].clauseModule_n_6 ;
  wire \generate_clause_modules[17].clauseModule_n_7 ;
  wire \generate_clause_modules[17].clauseModule_n_8 ;
  wire \generate_clause_modules[17].clauseModule_n_9 ;
  wire \generate_clause_modules[18].clauseModule_n_0 ;
  wire \generate_clause_modules[18].clauseModule_n_1 ;
  wire \generate_clause_modules[18].clauseModule_n_11 ;
  wire \generate_clause_modules[18].clauseModule_n_12 ;
  wire \generate_clause_modules[18].clauseModule_n_13 ;
  wire \generate_clause_modules[18].clauseModule_n_14 ;
  wire \generate_clause_modules[18].clauseModule_n_15 ;
  wire \generate_clause_modules[18].clauseModule_n_16 ;
  wire \generate_clause_modules[18].clauseModule_n_17 ;
  wire \generate_clause_modules[18].clauseModule_n_18 ;
  wire \generate_clause_modules[18].clauseModule_n_19 ;
  wire \generate_clause_modules[18].clauseModule_n_20 ;
  wire \generate_clause_modules[18].clauseModule_n_21 ;
  wire \generate_clause_modules[18].clauseModule_n_22 ;
  wire \generate_clause_modules[18].clauseModule_n_23 ;
  wire \generate_clause_modules[18].clauseModule_n_24 ;
  wire \generate_clause_modules[18].clauseModule_n_25 ;
  wire \generate_clause_modules[18].clauseModule_n_26 ;
  wire \generate_clause_modules[18].clauseModule_n_27 ;
  wire \generate_clause_modules[18].clauseModule_n_28 ;
  wire \generate_clause_modules[18].clauseModule_n_29 ;
  wire \generate_clause_modules[18].clauseModule_n_3 ;
  wire \generate_clause_modules[18].clauseModule_n_30 ;
  wire \generate_clause_modules[18].clauseModule_n_31 ;
  wire \generate_clause_modules[18].clauseModule_n_4 ;
  wire \generate_clause_modules[18].clauseModule_n_5 ;
  wire \generate_clause_modules[18].clauseModule_n_6 ;
  wire \generate_clause_modules[18].clauseModule_n_7 ;
  wire \generate_clause_modules[18].clauseModule_n_8 ;
  wire \generate_clause_modules[18].clauseModule_n_9 ;
  wire \generate_clause_modules[19].clauseModule_n_0 ;
  wire \generate_clause_modules[19].clauseModule_n_1 ;
  wire \generate_clause_modules[19].clauseModule_n_10 ;
  wire \generate_clause_modules[19].clauseModule_n_11 ;
  wire \generate_clause_modules[19].clauseModule_n_12 ;
  wire \generate_clause_modules[19].clauseModule_n_13 ;
  wire \generate_clause_modules[19].clauseModule_n_14 ;
  wire \generate_clause_modules[19].clauseModule_n_15 ;
  wire \generate_clause_modules[19].clauseModule_n_16 ;
  wire \generate_clause_modules[19].clauseModule_n_17 ;
  wire \generate_clause_modules[19].clauseModule_n_18 ;
  wire \generate_clause_modules[19].clauseModule_n_19 ;
  wire \generate_clause_modules[19].clauseModule_n_20 ;
  wire \generate_clause_modules[19].clauseModule_n_21 ;
  wire \generate_clause_modules[19].clauseModule_n_22 ;
  wire \generate_clause_modules[19].clauseModule_n_23 ;
  wire \generate_clause_modules[19].clauseModule_n_24 ;
  wire \generate_clause_modules[19].clauseModule_n_25 ;
  wire \generate_clause_modules[19].clauseModule_n_26 ;
  wire \generate_clause_modules[19].clauseModule_n_27 ;
  wire \generate_clause_modules[19].clauseModule_n_28 ;
  wire \generate_clause_modules[19].clauseModule_n_29 ;
  wire \generate_clause_modules[19].clauseModule_n_3 ;
  wire \generate_clause_modules[19].clauseModule_n_4 ;
  wire \generate_clause_modules[19].clauseModule_n_5 ;
  wire \generate_clause_modules[19].clauseModule_n_6 ;
  wire \generate_clause_modules[19].clauseModule_n_7 ;
  wire \generate_clause_modules[19].clauseModule_n_8 ;
  wire \generate_clause_modules[19].clauseModule_n_9 ;
  wire \generate_clause_modules[1].clauseModule_n_0 ;
  wire \generate_clause_modules[1].clauseModule_n_10 ;
  wire \generate_clause_modules[1].clauseModule_n_11 ;
  wire \generate_clause_modules[1].clauseModule_n_12 ;
  wire \generate_clause_modules[1].clauseModule_n_13 ;
  wire \generate_clause_modules[1].clauseModule_n_14 ;
  wire \generate_clause_modules[1].clauseModule_n_15 ;
  wire \generate_clause_modules[1].clauseModule_n_16 ;
  wire \generate_clause_modules[1].clauseModule_n_17 ;
  wire \generate_clause_modules[1].clauseModule_n_18 ;
  wire \generate_clause_modules[1].clauseModule_n_19 ;
  wire \generate_clause_modules[1].clauseModule_n_2 ;
  wire \generate_clause_modules[1].clauseModule_n_20 ;
  wire \generate_clause_modules[1].clauseModule_n_21 ;
  wire \generate_clause_modules[1].clauseModule_n_22 ;
  wire \generate_clause_modules[1].clauseModule_n_23 ;
  wire \generate_clause_modules[1].clauseModule_n_24 ;
  wire \generate_clause_modules[1].clauseModule_n_25 ;
  wire \generate_clause_modules[1].clauseModule_n_26 ;
  wire \generate_clause_modules[1].clauseModule_n_3 ;
  wire \generate_clause_modules[1].clauseModule_n_4 ;
  wire \generate_clause_modules[1].clauseModule_n_5 ;
  wire \generate_clause_modules[1].clauseModule_n_6 ;
  wire \generate_clause_modules[1].clauseModule_n_7 ;
  wire \generate_clause_modules[1].clauseModule_n_8 ;
  wire \generate_clause_modules[1].clauseModule_n_9 ;
  wire \generate_clause_modules[20].clauseModule_n_0 ;
  wire \generate_clause_modules[20].clauseModule_n_1 ;
  wire \generate_clause_modules[20].clauseModule_n_10 ;
  wire \generate_clause_modules[20].clauseModule_n_11 ;
  wire \generate_clause_modules[20].clauseModule_n_12 ;
  wire \generate_clause_modules[20].clauseModule_n_13 ;
  wire \generate_clause_modules[20].clauseModule_n_14 ;
  wire \generate_clause_modules[20].clauseModule_n_15 ;
  wire \generate_clause_modules[20].clauseModule_n_16 ;
  wire \generate_clause_modules[20].clauseModule_n_17 ;
  wire \generate_clause_modules[20].clauseModule_n_18 ;
  wire \generate_clause_modules[20].clauseModule_n_19 ;
  wire \generate_clause_modules[20].clauseModule_n_20 ;
  wire \generate_clause_modules[20].clauseModule_n_21 ;
  wire \generate_clause_modules[20].clauseModule_n_22 ;
  wire \generate_clause_modules[20].clauseModule_n_23 ;
  wire \generate_clause_modules[20].clauseModule_n_24 ;
  wire \generate_clause_modules[20].clauseModule_n_25 ;
  wire \generate_clause_modules[20].clauseModule_n_26 ;
  wire \generate_clause_modules[20].clauseModule_n_27 ;
  wire \generate_clause_modules[20].clauseModule_n_28 ;
  wire \generate_clause_modules[20].clauseModule_n_29 ;
  wire \generate_clause_modules[20].clauseModule_n_3 ;
  wire \generate_clause_modules[20].clauseModule_n_30 ;
  wire \generate_clause_modules[20].clauseModule_n_32 ;
  wire \generate_clause_modules[20].clauseModule_n_4 ;
  wire \generate_clause_modules[20].clauseModule_n_5 ;
  wire \generate_clause_modules[20].clauseModule_n_6 ;
  wire \generate_clause_modules[20].clauseModule_n_7 ;
  wire \generate_clause_modules[20].clauseModule_n_8 ;
  wire \generate_clause_modules[20].clauseModule_n_9 ;
  wire \generate_clause_modules[21].clauseModule_n_0 ;
  wire \generate_clause_modules[21].clauseModule_n_1 ;
  wire \generate_clause_modules[21].clauseModule_n_10 ;
  wire \generate_clause_modules[21].clauseModule_n_11 ;
  wire \generate_clause_modules[21].clauseModule_n_12 ;
  wire \generate_clause_modules[21].clauseModule_n_14 ;
  wire \generate_clause_modules[21].clauseModule_n_15 ;
  wire \generate_clause_modules[21].clauseModule_n_16 ;
  wire \generate_clause_modules[21].clauseModule_n_17 ;
  wire \generate_clause_modules[21].clauseModule_n_18 ;
  wire \generate_clause_modules[21].clauseModule_n_19 ;
  wire \generate_clause_modules[21].clauseModule_n_20 ;
  wire \generate_clause_modules[21].clauseModule_n_21 ;
  wire \generate_clause_modules[21].clauseModule_n_22 ;
  wire \generate_clause_modules[21].clauseModule_n_23 ;
  wire \generate_clause_modules[21].clauseModule_n_24 ;
  wire \generate_clause_modules[21].clauseModule_n_25 ;
  wire \generate_clause_modules[21].clauseModule_n_26 ;
  wire \generate_clause_modules[21].clauseModule_n_27 ;
  wire \generate_clause_modules[21].clauseModule_n_28 ;
  wire \generate_clause_modules[21].clauseModule_n_29 ;
  wire \generate_clause_modules[21].clauseModule_n_3 ;
  wire \generate_clause_modules[21].clauseModule_n_30 ;
  wire \generate_clause_modules[21].clauseModule_n_31 ;
  wire \generate_clause_modules[21].clauseModule_n_4 ;
  wire \generate_clause_modules[21].clauseModule_n_5 ;
  wire \generate_clause_modules[21].clauseModule_n_6 ;
  wire \generate_clause_modules[21].clauseModule_n_7 ;
  wire \generate_clause_modules[21].clauseModule_n_8 ;
  wire \generate_clause_modules[21].clauseModule_n_9 ;
  wire \generate_clause_modules[22].clauseModule_n_0 ;
  wire \generate_clause_modules[22].clauseModule_n_1 ;
  wire \generate_clause_modules[22].clauseModule_n_10 ;
  wire \generate_clause_modules[22].clauseModule_n_11 ;
  wire \generate_clause_modules[22].clauseModule_n_12 ;
  wire \generate_clause_modules[22].clauseModule_n_13 ;
  wire \generate_clause_modules[22].clauseModule_n_14 ;
  wire \generate_clause_modules[22].clauseModule_n_15 ;
  wire \generate_clause_modules[22].clauseModule_n_16 ;
  wire \generate_clause_modules[22].clauseModule_n_17 ;
  wire \generate_clause_modules[22].clauseModule_n_18 ;
  wire \generate_clause_modules[22].clauseModule_n_19 ;
  wire \generate_clause_modules[22].clauseModule_n_20 ;
  wire \generate_clause_modules[22].clauseModule_n_21 ;
  wire \generate_clause_modules[22].clauseModule_n_22 ;
  wire \generate_clause_modules[22].clauseModule_n_23 ;
  wire \generate_clause_modules[22].clauseModule_n_24 ;
  wire \generate_clause_modules[22].clauseModule_n_25 ;
  wire \generate_clause_modules[22].clauseModule_n_26 ;
  wire \generate_clause_modules[22].clauseModule_n_27 ;
  wire \generate_clause_modules[22].clauseModule_n_28 ;
  wire \generate_clause_modules[22].clauseModule_n_3 ;
  wire \generate_clause_modules[22].clauseModule_n_4 ;
  wire \generate_clause_modules[22].clauseModule_n_5 ;
  wire \generate_clause_modules[22].clauseModule_n_6 ;
  wire \generate_clause_modules[22].clauseModule_n_7 ;
  wire \generate_clause_modules[22].clauseModule_n_8 ;
  wire \generate_clause_modules[22].clauseModule_n_9 ;
  wire \generate_clause_modules[23].clauseModule_n_0 ;
  wire \generate_clause_modules[23].clauseModule_n_1 ;
  wire \generate_clause_modules[23].clauseModule_n_10 ;
  wire \generate_clause_modules[23].clauseModule_n_11 ;
  wire \generate_clause_modules[23].clauseModule_n_12 ;
  wire \generate_clause_modules[23].clauseModule_n_13 ;
  wire \generate_clause_modules[23].clauseModule_n_14 ;
  wire \generate_clause_modules[23].clauseModule_n_15 ;
  wire \generate_clause_modules[23].clauseModule_n_16 ;
  wire \generate_clause_modules[23].clauseModule_n_17 ;
  wire \generate_clause_modules[23].clauseModule_n_18 ;
  wire \generate_clause_modules[23].clauseModule_n_19 ;
  wire \generate_clause_modules[23].clauseModule_n_20 ;
  wire \generate_clause_modules[23].clauseModule_n_21 ;
  wire \generate_clause_modules[23].clauseModule_n_22 ;
  wire \generate_clause_modules[23].clauseModule_n_23 ;
  wire \generate_clause_modules[23].clauseModule_n_24 ;
  wire \generate_clause_modules[23].clauseModule_n_25 ;
  wire \generate_clause_modules[23].clauseModule_n_26 ;
  wire \generate_clause_modules[23].clauseModule_n_27 ;
  wire \generate_clause_modules[23].clauseModule_n_28 ;
  wire \generate_clause_modules[23].clauseModule_n_29 ;
  wire \generate_clause_modules[23].clauseModule_n_3 ;
  wire \generate_clause_modules[23].clauseModule_n_30 ;
  wire \generate_clause_modules[23].clauseModule_n_32 ;
  wire \generate_clause_modules[23].clauseModule_n_4 ;
  wire \generate_clause_modules[23].clauseModule_n_5 ;
  wire \generate_clause_modules[23].clauseModule_n_6 ;
  wire \generate_clause_modules[23].clauseModule_n_7 ;
  wire \generate_clause_modules[23].clauseModule_n_8 ;
  wire \generate_clause_modules[23].clauseModule_n_9 ;
  wire \generate_clause_modules[24].clauseModule_n_0 ;
  wire \generate_clause_modules[24].clauseModule_n_1 ;
  wire \generate_clause_modules[24].clauseModule_n_10 ;
  wire \generate_clause_modules[24].clauseModule_n_12 ;
  wire \generate_clause_modules[24].clauseModule_n_13 ;
  wire \generate_clause_modules[24].clauseModule_n_14 ;
  wire \generate_clause_modules[24].clauseModule_n_15 ;
  wire \generate_clause_modules[24].clauseModule_n_16 ;
  wire \generate_clause_modules[24].clauseModule_n_17 ;
  wire \generate_clause_modules[24].clauseModule_n_18 ;
  wire \generate_clause_modules[24].clauseModule_n_19 ;
  wire \generate_clause_modules[24].clauseModule_n_2 ;
  wire \generate_clause_modules[24].clauseModule_n_20 ;
  wire \generate_clause_modules[24].clauseModule_n_21 ;
  wire \generate_clause_modules[24].clauseModule_n_22 ;
  wire \generate_clause_modules[24].clauseModule_n_23 ;
  wire \generate_clause_modules[24].clauseModule_n_24 ;
  wire \generate_clause_modules[24].clauseModule_n_25 ;
  wire \generate_clause_modules[24].clauseModule_n_26 ;
  wire \generate_clause_modules[24].clauseModule_n_27 ;
  wire \generate_clause_modules[24].clauseModule_n_28 ;
  wire \generate_clause_modules[24].clauseModule_n_29 ;
  wire \generate_clause_modules[24].clauseModule_n_3 ;
  wire \generate_clause_modules[24].clauseModule_n_30 ;
  wire \generate_clause_modules[24].clauseModule_n_31 ;
  wire \generate_clause_modules[24].clauseModule_n_32 ;
  wire \generate_clause_modules[24].clauseModule_n_33 ;
  wire \generate_clause_modules[24].clauseModule_n_5 ;
  wire \generate_clause_modules[24].clauseModule_n_6 ;
  wire \generate_clause_modules[24].clauseModule_n_7 ;
  wire \generate_clause_modules[24].clauseModule_n_8 ;
  wire \generate_clause_modules[24].clauseModule_n_9 ;
  wire \generate_clause_modules[25].clauseModule_n_0 ;
  wire \generate_clause_modules[25].clauseModule_n_10 ;
  wire \generate_clause_modules[25].clauseModule_n_11 ;
  wire \generate_clause_modules[25].clauseModule_n_12 ;
  wire \generate_clause_modules[25].clauseModule_n_13 ;
  wire \generate_clause_modules[25].clauseModule_n_14 ;
  wire \generate_clause_modules[25].clauseModule_n_15 ;
  wire \generate_clause_modules[25].clauseModule_n_16 ;
  wire \generate_clause_modules[25].clauseModule_n_17 ;
  wire \generate_clause_modules[25].clauseModule_n_18 ;
  wire \generate_clause_modules[25].clauseModule_n_19 ;
  wire \generate_clause_modules[25].clauseModule_n_2 ;
  wire \generate_clause_modules[25].clauseModule_n_20 ;
  wire \generate_clause_modules[25].clauseModule_n_21 ;
  wire \generate_clause_modules[25].clauseModule_n_22 ;
  wire \generate_clause_modules[25].clauseModule_n_23 ;
  wire \generate_clause_modules[25].clauseModule_n_24 ;
  wire \generate_clause_modules[25].clauseModule_n_25 ;
  wire \generate_clause_modules[25].clauseModule_n_26 ;
  wire \generate_clause_modules[25].clauseModule_n_27 ;
  wire \generate_clause_modules[25].clauseModule_n_3 ;
  wire \generate_clause_modules[25].clauseModule_n_4 ;
  wire \generate_clause_modules[25].clauseModule_n_5 ;
  wire \generate_clause_modules[25].clauseModule_n_6 ;
  wire \generate_clause_modules[25].clauseModule_n_7 ;
  wire \generate_clause_modules[25].clauseModule_n_8 ;
  wire \generate_clause_modules[26].clauseModule_n_0 ;
  wire \generate_clause_modules[26].clauseModule_n_10 ;
  wire \generate_clause_modules[26].clauseModule_n_11 ;
  wire \generate_clause_modules[26].clauseModule_n_12 ;
  wire \generate_clause_modules[26].clauseModule_n_13 ;
  wire \generate_clause_modules[26].clauseModule_n_14 ;
  wire \generate_clause_modules[26].clauseModule_n_15 ;
  wire \generate_clause_modules[26].clauseModule_n_16 ;
  wire \generate_clause_modules[26].clauseModule_n_17 ;
  wire \generate_clause_modules[26].clauseModule_n_18 ;
  wire \generate_clause_modules[26].clauseModule_n_19 ;
  wire \generate_clause_modules[26].clauseModule_n_2 ;
  wire \generate_clause_modules[26].clauseModule_n_20 ;
  wire \generate_clause_modules[26].clauseModule_n_21 ;
  wire \generate_clause_modules[26].clauseModule_n_22 ;
  wire \generate_clause_modules[26].clauseModule_n_23 ;
  wire \generate_clause_modules[26].clauseModule_n_24 ;
  wire \generate_clause_modules[26].clauseModule_n_25 ;
  wire \generate_clause_modules[26].clauseModule_n_26 ;
  wire \generate_clause_modules[26].clauseModule_n_27 ;
  wire \generate_clause_modules[26].clauseModule_n_3 ;
  wire \generate_clause_modules[26].clauseModule_n_4 ;
  wire \generate_clause_modules[26].clauseModule_n_5 ;
  wire \generate_clause_modules[26].clauseModule_n_6 ;
  wire \generate_clause_modules[26].clauseModule_n_7 ;
  wire \generate_clause_modules[26].clauseModule_n_8 ;
  wire \generate_clause_modules[26].clauseModule_n_9 ;
  wire \generate_clause_modules[27].clauseModule_n_0 ;
  wire \generate_clause_modules[27].clauseModule_n_11 ;
  wire \generate_clause_modules[27].clauseModule_n_12 ;
  wire \generate_clause_modules[27].clauseModule_n_13 ;
  wire \generate_clause_modules[27].clauseModule_n_14 ;
  wire \generate_clause_modules[27].clauseModule_n_15 ;
  wire \generate_clause_modules[27].clauseModule_n_16 ;
  wire \generate_clause_modules[27].clauseModule_n_17 ;
  wire \generate_clause_modules[27].clauseModule_n_18 ;
  wire \generate_clause_modules[27].clauseModule_n_19 ;
  wire \generate_clause_modules[27].clauseModule_n_2 ;
  wire \generate_clause_modules[27].clauseModule_n_20 ;
  wire \generate_clause_modules[27].clauseModule_n_21 ;
  wire \generate_clause_modules[27].clauseModule_n_22 ;
  wire \generate_clause_modules[27].clauseModule_n_23 ;
  wire \generate_clause_modules[27].clauseModule_n_24 ;
  wire \generate_clause_modules[27].clauseModule_n_25 ;
  wire \generate_clause_modules[27].clauseModule_n_26 ;
  wire \generate_clause_modules[27].clauseModule_n_27 ;
  wire \generate_clause_modules[27].clauseModule_n_28 ;
  wire \generate_clause_modules[27].clauseModule_n_3 ;
  wire \generate_clause_modules[27].clauseModule_n_4 ;
  wire \generate_clause_modules[27].clauseModule_n_5 ;
  wire \generate_clause_modules[27].clauseModule_n_6 ;
  wire \generate_clause_modules[27].clauseModule_n_7 ;
  wire \generate_clause_modules[27].clauseModule_n_8 ;
  wire \generate_clause_modules[27].clauseModule_n_9 ;
  wire \generate_clause_modules[28].clauseModule_n_0 ;
  wire \generate_clause_modules[28].clauseModule_n_1 ;
  wire \generate_clause_modules[28].clauseModule_n_10 ;
  wire \generate_clause_modules[28].clauseModule_n_11 ;
  wire \generate_clause_modules[28].clauseModule_n_12 ;
  wire \generate_clause_modules[28].clauseModule_n_13 ;
  wire \generate_clause_modules[28].clauseModule_n_14 ;
  wire \generate_clause_modules[28].clauseModule_n_15 ;
  wire \generate_clause_modules[28].clauseModule_n_16 ;
  wire \generate_clause_modules[28].clauseModule_n_17 ;
  wire \generate_clause_modules[28].clauseModule_n_18 ;
  wire \generate_clause_modules[28].clauseModule_n_19 ;
  wire \generate_clause_modules[28].clauseModule_n_2 ;
  wire \generate_clause_modules[28].clauseModule_n_20 ;
  wire \generate_clause_modules[28].clauseModule_n_21 ;
  wire \generate_clause_modules[28].clauseModule_n_22 ;
  wire \generate_clause_modules[28].clauseModule_n_23 ;
  wire \generate_clause_modules[28].clauseModule_n_24 ;
  wire \generate_clause_modules[28].clauseModule_n_25 ;
  wire \generate_clause_modules[28].clauseModule_n_26 ;
  wire \generate_clause_modules[28].clauseModule_n_4 ;
  wire \generate_clause_modules[28].clauseModule_n_5 ;
  wire \generate_clause_modules[28].clauseModule_n_6 ;
  wire \generate_clause_modules[28].clauseModule_n_7 ;
  wire \generate_clause_modules[28].clauseModule_n_8 ;
  wire \generate_clause_modules[28].clauseModule_n_9 ;
  wire \generate_clause_modules[29].clauseModule_n_0 ;
  wire \generate_clause_modules[29].clauseModule_n_10 ;
  wire \generate_clause_modules[29].clauseModule_n_11 ;
  wire \generate_clause_modules[29].clauseModule_n_12 ;
  wire \generate_clause_modules[29].clauseModule_n_13 ;
  wire \generate_clause_modules[29].clauseModule_n_14 ;
  wire \generate_clause_modules[29].clauseModule_n_15 ;
  wire \generate_clause_modules[29].clauseModule_n_16 ;
  wire \generate_clause_modules[29].clauseModule_n_17 ;
  wire \generate_clause_modules[29].clauseModule_n_18 ;
  wire \generate_clause_modules[29].clauseModule_n_19 ;
  wire \generate_clause_modules[29].clauseModule_n_2 ;
  wire \generate_clause_modules[29].clauseModule_n_20 ;
  wire \generate_clause_modules[29].clauseModule_n_21 ;
  wire \generate_clause_modules[29].clauseModule_n_22 ;
  wire \generate_clause_modules[29].clauseModule_n_23 ;
  wire \generate_clause_modules[29].clauseModule_n_24 ;
  wire \generate_clause_modules[29].clauseModule_n_25 ;
  wire \generate_clause_modules[29].clauseModule_n_26 ;
  wire \generate_clause_modules[29].clauseModule_n_27 ;
  wire \generate_clause_modules[29].clauseModule_n_28 ;
  wire \generate_clause_modules[29].clauseModule_n_3 ;
  wire \generate_clause_modules[29].clauseModule_n_30 ;
  wire \generate_clause_modules[29].clauseModule_n_4 ;
  wire \generate_clause_modules[29].clauseModule_n_5 ;
  wire \generate_clause_modules[29].clauseModule_n_6 ;
  wire \generate_clause_modules[29].clauseModule_n_7 ;
  wire \generate_clause_modules[29].clauseModule_n_8 ;
  wire \generate_clause_modules[29].clauseModule_n_9 ;
  wire \generate_clause_modules[2].clauseModule_n_0 ;
  wire \generate_clause_modules[2].clauseModule_n_10 ;
  wire \generate_clause_modules[2].clauseModule_n_11 ;
  wire \generate_clause_modules[2].clauseModule_n_12 ;
  wire \generate_clause_modules[2].clauseModule_n_13 ;
  wire \generate_clause_modules[2].clauseModule_n_14 ;
  wire \generate_clause_modules[2].clauseModule_n_15 ;
  wire \generate_clause_modules[2].clauseModule_n_16 ;
  wire \generate_clause_modules[2].clauseModule_n_17 ;
  wire \generate_clause_modules[2].clauseModule_n_18 ;
  wire \generate_clause_modules[2].clauseModule_n_19 ;
  wire \generate_clause_modules[2].clauseModule_n_2 ;
  wire \generate_clause_modules[2].clauseModule_n_20 ;
  wire \generate_clause_modules[2].clauseModule_n_21 ;
  wire \generate_clause_modules[2].clauseModule_n_22 ;
  wire \generate_clause_modules[2].clauseModule_n_23 ;
  wire \generate_clause_modules[2].clauseModule_n_24 ;
  wire \generate_clause_modules[2].clauseModule_n_25 ;
  wire \generate_clause_modules[2].clauseModule_n_26 ;
  wire \generate_clause_modules[2].clauseModule_n_27 ;
  wire \generate_clause_modules[2].clauseModule_n_28 ;
  wire \generate_clause_modules[2].clauseModule_n_29 ;
  wire \generate_clause_modules[2].clauseModule_n_3 ;
  wire \generate_clause_modules[2].clauseModule_n_30 ;
  wire \generate_clause_modules[2].clauseModule_n_32 ;
  wire \generate_clause_modules[2].clauseModule_n_4 ;
  wire \generate_clause_modules[2].clauseModule_n_5 ;
  wire \generate_clause_modules[2].clauseModule_n_6 ;
  wire \generate_clause_modules[2].clauseModule_n_7 ;
  wire \generate_clause_modules[2].clauseModule_n_8 ;
  wire \generate_clause_modules[2].clauseModule_n_9 ;
  wire \generate_clause_modules[30].clauseModule_n_0 ;
  wire \generate_clause_modules[30].clauseModule_n_1 ;
  wire \generate_clause_modules[30].clauseModule_n_10 ;
  wire \generate_clause_modules[30].clauseModule_n_11 ;
  wire \generate_clause_modules[30].clauseModule_n_12 ;
  wire \generate_clause_modules[30].clauseModule_n_13 ;
  wire \generate_clause_modules[30].clauseModule_n_14 ;
  wire \generate_clause_modules[30].clauseModule_n_15 ;
  wire \generate_clause_modules[30].clauseModule_n_16 ;
  wire \generate_clause_modules[30].clauseModule_n_17 ;
  wire \generate_clause_modules[30].clauseModule_n_18 ;
  wire \generate_clause_modules[30].clauseModule_n_19 ;
  wire \generate_clause_modules[30].clauseModule_n_2 ;
  wire \generate_clause_modules[30].clauseModule_n_20 ;
  wire \generate_clause_modules[30].clauseModule_n_21 ;
  wire \generate_clause_modules[30].clauseModule_n_22 ;
  wire \generate_clause_modules[30].clauseModule_n_23 ;
  wire \generate_clause_modules[30].clauseModule_n_24 ;
  wire \generate_clause_modules[30].clauseModule_n_25 ;
  wire \generate_clause_modules[30].clauseModule_n_26 ;
  wire \generate_clause_modules[30].clauseModule_n_27 ;
  wire \generate_clause_modules[30].clauseModule_n_28 ;
  wire \generate_clause_modules[30].clauseModule_n_3 ;
  wire \generate_clause_modules[30].clauseModule_n_4 ;
  wire \generate_clause_modules[30].clauseModule_n_6 ;
  wire \generate_clause_modules[30].clauseModule_n_7 ;
  wire \generate_clause_modules[30].clauseModule_n_8 ;
  wire \generate_clause_modules[30].clauseModule_n_9 ;
  wire \generate_clause_modules[31].clauseModule_n_0 ;
  wire \generate_clause_modules[31].clauseModule_n_1 ;
  wire \generate_clause_modules[31].clauseModule_n_10 ;
  wire \generate_clause_modules[31].clauseModule_n_11 ;
  wire \generate_clause_modules[31].clauseModule_n_13 ;
  wire \generate_clause_modules[31].clauseModule_n_14 ;
  wire \generate_clause_modules[31].clauseModule_n_15 ;
  wire \generate_clause_modules[31].clauseModule_n_16 ;
  wire \generate_clause_modules[31].clauseModule_n_17 ;
  wire \generate_clause_modules[31].clauseModule_n_18 ;
  wire \generate_clause_modules[31].clauseModule_n_19 ;
  wire \generate_clause_modules[31].clauseModule_n_20 ;
  wire \generate_clause_modules[31].clauseModule_n_21 ;
  wire \generate_clause_modules[31].clauseModule_n_22 ;
  wire \generate_clause_modules[31].clauseModule_n_23 ;
  wire \generate_clause_modules[31].clauseModule_n_24 ;
  wire \generate_clause_modules[31].clauseModule_n_25 ;
  wire \generate_clause_modules[31].clauseModule_n_26 ;
  wire \generate_clause_modules[31].clauseModule_n_27 ;
  wire \generate_clause_modules[31].clauseModule_n_28 ;
  wire \generate_clause_modules[31].clauseModule_n_3 ;
  wire \generate_clause_modules[31].clauseModule_n_4 ;
  wire \generate_clause_modules[31].clauseModule_n_5 ;
  wire \generate_clause_modules[31].clauseModule_n_6 ;
  wire \generate_clause_modules[31].clauseModule_n_7 ;
  wire \generate_clause_modules[31].clauseModule_n_8 ;
  wire \generate_clause_modules[31].clauseModule_n_9 ;
  wire \generate_clause_modules[32].clauseModule_n_0 ;
  wire \generate_clause_modules[32].clauseModule_n_1 ;
  wire \generate_clause_modules[32].clauseModule_n_10 ;
  wire \generate_clause_modules[32].clauseModule_n_11 ;
  wire \generate_clause_modules[32].clauseModule_n_12 ;
  wire \generate_clause_modules[32].clauseModule_n_13 ;
  wire \generate_clause_modules[32].clauseModule_n_14 ;
  wire \generate_clause_modules[32].clauseModule_n_15 ;
  wire \generate_clause_modules[32].clauseModule_n_16 ;
  wire \generate_clause_modules[32].clauseModule_n_17 ;
  wire \generate_clause_modules[32].clauseModule_n_18 ;
  wire \generate_clause_modules[32].clauseModule_n_19 ;
  wire \generate_clause_modules[32].clauseModule_n_20 ;
  wire \generate_clause_modules[32].clauseModule_n_21 ;
  wire \generate_clause_modules[32].clauseModule_n_22 ;
  wire \generate_clause_modules[32].clauseModule_n_23 ;
  wire \generate_clause_modules[32].clauseModule_n_24 ;
  wire \generate_clause_modules[32].clauseModule_n_25 ;
  wire \generate_clause_modules[32].clauseModule_n_26 ;
  wire \generate_clause_modules[32].clauseModule_n_27 ;
  wire \generate_clause_modules[32].clauseModule_n_28 ;
  wire \generate_clause_modules[32].clauseModule_n_29 ;
  wire \generate_clause_modules[32].clauseModule_n_3 ;
  wire \generate_clause_modules[32].clauseModule_n_31 ;
  wire \generate_clause_modules[32].clauseModule_n_4 ;
  wire \generate_clause_modules[32].clauseModule_n_5 ;
  wire \generate_clause_modules[32].clauseModule_n_6 ;
  wire \generate_clause_modules[32].clauseModule_n_7 ;
  wire \generate_clause_modules[32].clauseModule_n_8 ;
  wire \generate_clause_modules[32].clauseModule_n_9 ;
  wire \generate_clause_modules[33].clauseModule_n_0 ;
  wire \generate_clause_modules[33].clauseModule_n_1 ;
  wire \generate_clause_modules[33].clauseModule_n_10 ;
  wire \generate_clause_modules[33].clauseModule_n_11 ;
  wire \generate_clause_modules[33].clauseModule_n_13 ;
  wire \generate_clause_modules[33].clauseModule_n_14 ;
  wire \generate_clause_modules[33].clauseModule_n_15 ;
  wire \generate_clause_modules[33].clauseModule_n_16 ;
  wire \generate_clause_modules[33].clauseModule_n_17 ;
  wire \generate_clause_modules[33].clauseModule_n_18 ;
  wire \generate_clause_modules[33].clauseModule_n_19 ;
  wire \generate_clause_modules[33].clauseModule_n_20 ;
  wire \generate_clause_modules[33].clauseModule_n_21 ;
  wire \generate_clause_modules[33].clauseModule_n_22 ;
  wire \generate_clause_modules[33].clauseModule_n_23 ;
  wire \generate_clause_modules[33].clauseModule_n_24 ;
  wire \generate_clause_modules[33].clauseModule_n_25 ;
  wire \generate_clause_modules[33].clauseModule_n_26 ;
  wire \generate_clause_modules[33].clauseModule_n_27 ;
  wire \generate_clause_modules[33].clauseModule_n_28 ;
  wire \generate_clause_modules[33].clauseModule_n_29 ;
  wire \generate_clause_modules[33].clauseModule_n_3 ;
  wire \generate_clause_modules[33].clauseModule_n_30 ;
  wire \generate_clause_modules[33].clauseModule_n_4 ;
  wire \generate_clause_modules[33].clauseModule_n_5 ;
  wire \generate_clause_modules[33].clauseModule_n_6 ;
  wire \generate_clause_modules[33].clauseModule_n_7 ;
  wire \generate_clause_modules[33].clauseModule_n_8 ;
  wire \generate_clause_modules[33].clauseModule_n_9 ;
  wire \generate_clause_modules[34].clauseModule_n_0 ;
  wire \generate_clause_modules[34].clauseModule_n_1 ;
  wire \generate_clause_modules[34].clauseModule_n_10 ;
  wire \generate_clause_modules[34].clauseModule_n_11 ;
  wire \generate_clause_modules[34].clauseModule_n_12 ;
  wire \generate_clause_modules[34].clauseModule_n_13 ;
  wire \generate_clause_modules[34].clauseModule_n_14 ;
  wire \generate_clause_modules[34].clauseModule_n_15 ;
  wire \generate_clause_modules[34].clauseModule_n_16 ;
  wire \generate_clause_modules[34].clauseModule_n_17 ;
  wire \generate_clause_modules[34].clauseModule_n_18 ;
  wire \generate_clause_modules[34].clauseModule_n_19 ;
  wire \generate_clause_modules[34].clauseModule_n_2 ;
  wire \generate_clause_modules[34].clauseModule_n_20 ;
  wire \generate_clause_modules[34].clauseModule_n_21 ;
  wire \generate_clause_modules[34].clauseModule_n_22 ;
  wire \generate_clause_modules[34].clauseModule_n_23 ;
  wire \generate_clause_modules[34].clauseModule_n_24 ;
  wire \generate_clause_modules[34].clauseModule_n_25 ;
  wire \generate_clause_modules[34].clauseModule_n_26 ;
  wire \generate_clause_modules[34].clauseModule_n_4 ;
  wire \generate_clause_modules[34].clauseModule_n_5 ;
  wire \generate_clause_modules[34].clauseModule_n_6 ;
  wire \generate_clause_modules[34].clauseModule_n_7 ;
  wire \generate_clause_modules[34].clauseModule_n_8 ;
  wire \generate_clause_modules[34].clauseModule_n_9 ;
  wire \generate_clause_modules[35].clauseModule_n_0 ;
  wire \generate_clause_modules[35].clauseModule_n_10 ;
  wire \generate_clause_modules[35].clauseModule_n_11 ;
  wire \generate_clause_modules[35].clauseModule_n_12 ;
  wire \generate_clause_modules[35].clauseModule_n_13 ;
  wire \generate_clause_modules[35].clauseModule_n_14 ;
  wire \generate_clause_modules[35].clauseModule_n_15 ;
  wire \generate_clause_modules[35].clauseModule_n_16 ;
  wire \generate_clause_modules[35].clauseModule_n_17 ;
  wire \generate_clause_modules[35].clauseModule_n_18 ;
  wire \generate_clause_modules[35].clauseModule_n_19 ;
  wire \generate_clause_modules[35].clauseModule_n_2 ;
  wire \generate_clause_modules[35].clauseModule_n_20 ;
  wire \generate_clause_modules[35].clauseModule_n_21 ;
  wire \generate_clause_modules[35].clauseModule_n_22 ;
  wire \generate_clause_modules[35].clauseModule_n_23 ;
  wire \generate_clause_modules[35].clauseModule_n_24 ;
  wire \generate_clause_modules[35].clauseModule_n_25 ;
  wire \generate_clause_modules[35].clauseModule_n_26 ;
  wire \generate_clause_modules[35].clauseModule_n_27 ;
  wire \generate_clause_modules[35].clauseModule_n_28 ;
  wire \generate_clause_modules[35].clauseModule_n_3 ;
  wire \generate_clause_modules[35].clauseModule_n_30 ;
  wire \generate_clause_modules[35].clauseModule_n_4 ;
  wire \generate_clause_modules[35].clauseModule_n_5 ;
  wire \generate_clause_modules[35].clauseModule_n_6 ;
  wire \generate_clause_modules[35].clauseModule_n_7 ;
  wire \generate_clause_modules[35].clauseModule_n_8 ;
  wire \generate_clause_modules[35].clauseModule_n_9 ;
  wire \generate_clause_modules[36].clauseModule_n_0 ;
  wire \generate_clause_modules[36].clauseModule_n_1 ;
  wire \generate_clause_modules[36].clauseModule_n_10 ;
  wire \generate_clause_modules[36].clauseModule_n_11 ;
  wire \generate_clause_modules[36].clauseModule_n_12 ;
  wire \generate_clause_modules[36].clauseModule_n_13 ;
  wire \generate_clause_modules[36].clauseModule_n_14 ;
  wire \generate_clause_modules[36].clauseModule_n_15 ;
  wire \generate_clause_modules[36].clauseModule_n_16 ;
  wire \generate_clause_modules[36].clauseModule_n_17 ;
  wire \generate_clause_modules[36].clauseModule_n_18 ;
  wire \generate_clause_modules[36].clauseModule_n_19 ;
  wire \generate_clause_modules[36].clauseModule_n_2 ;
  wire \generate_clause_modules[36].clauseModule_n_20 ;
  wire \generate_clause_modules[36].clauseModule_n_21 ;
  wire \generate_clause_modules[36].clauseModule_n_22 ;
  wire \generate_clause_modules[36].clauseModule_n_23 ;
  wire \generate_clause_modules[36].clauseModule_n_24 ;
  wire \generate_clause_modules[36].clauseModule_n_25 ;
  wire \generate_clause_modules[36].clauseModule_n_26 ;
  wire \generate_clause_modules[36].clauseModule_n_27 ;
  wire \generate_clause_modules[36].clauseModule_n_28 ;
  wire \generate_clause_modules[36].clauseModule_n_29 ;
  wire \generate_clause_modules[36].clauseModule_n_3 ;
  wire \generate_clause_modules[36].clauseModule_n_4 ;
  wire \generate_clause_modules[36].clauseModule_n_7 ;
  wire \generate_clause_modules[36].clauseModule_n_8 ;
  wire \generate_clause_modules[36].clauseModule_n_9 ;
  wire \generate_clause_modules[37].clauseModule_n_0 ;
  wire \generate_clause_modules[37].clauseModule_n_10 ;
  wire \generate_clause_modules[37].clauseModule_n_11 ;
  wire \generate_clause_modules[37].clauseModule_n_12 ;
  wire \generate_clause_modules[37].clauseModule_n_13 ;
  wire \generate_clause_modules[37].clauseModule_n_14 ;
  wire \generate_clause_modules[37].clauseModule_n_15 ;
  wire \generate_clause_modules[37].clauseModule_n_16 ;
  wire \generate_clause_modules[37].clauseModule_n_17 ;
  wire \generate_clause_modules[37].clauseModule_n_18 ;
  wire \generate_clause_modules[37].clauseModule_n_19 ;
  wire \generate_clause_modules[37].clauseModule_n_2 ;
  wire \generate_clause_modules[37].clauseModule_n_20 ;
  wire \generate_clause_modules[37].clauseModule_n_21 ;
  wire \generate_clause_modules[37].clauseModule_n_22 ;
  wire \generate_clause_modules[37].clauseModule_n_23 ;
  wire \generate_clause_modules[37].clauseModule_n_24 ;
  wire \generate_clause_modules[37].clauseModule_n_25 ;
  wire \generate_clause_modules[37].clauseModule_n_3 ;
  wire \generate_clause_modules[37].clauseModule_n_4 ;
  wire \generate_clause_modules[37].clauseModule_n_5 ;
  wire \generate_clause_modules[37].clauseModule_n_6 ;
  wire \generate_clause_modules[37].clauseModule_n_7 ;
  wire \generate_clause_modules[37].clauseModule_n_8 ;
  wire \generate_clause_modules[37].clauseModule_n_9 ;
  wire \generate_clause_modules[38].clauseModule_n_0 ;
  wire \generate_clause_modules[38].clauseModule_n_10 ;
  wire \generate_clause_modules[38].clauseModule_n_11 ;
  wire \generate_clause_modules[38].clauseModule_n_12 ;
  wire \generate_clause_modules[38].clauseModule_n_13 ;
  wire \generate_clause_modules[38].clauseModule_n_14 ;
  wire \generate_clause_modules[38].clauseModule_n_15 ;
  wire \generate_clause_modules[38].clauseModule_n_16 ;
  wire \generate_clause_modules[38].clauseModule_n_17 ;
  wire \generate_clause_modules[38].clauseModule_n_18 ;
  wire \generate_clause_modules[38].clauseModule_n_19 ;
  wire \generate_clause_modules[38].clauseModule_n_2 ;
  wire \generate_clause_modules[38].clauseModule_n_20 ;
  wire \generate_clause_modules[38].clauseModule_n_21 ;
  wire \generate_clause_modules[38].clauseModule_n_22 ;
  wire \generate_clause_modules[38].clauseModule_n_23 ;
  wire \generate_clause_modules[38].clauseModule_n_24 ;
  wire \generate_clause_modules[38].clauseModule_n_25 ;
  wire \generate_clause_modules[38].clauseModule_n_26 ;
  wire \generate_clause_modules[38].clauseModule_n_27 ;
  wire \generate_clause_modules[38].clauseModule_n_28 ;
  wire \generate_clause_modules[38].clauseModule_n_3 ;
  wire \generate_clause_modules[38].clauseModule_n_30 ;
  wire \generate_clause_modules[38].clauseModule_n_4 ;
  wire \generate_clause_modules[38].clauseModule_n_5 ;
  wire \generate_clause_modules[38].clauseModule_n_6 ;
  wire \generate_clause_modules[38].clauseModule_n_7 ;
  wire \generate_clause_modules[38].clauseModule_n_8 ;
  wire \generate_clause_modules[38].clauseModule_n_9 ;
  wire \generate_clause_modules[39].clauseModule_n_0 ;
  wire \generate_clause_modules[39].clauseModule_n_11 ;
  wire \generate_clause_modules[39].clauseModule_n_12 ;
  wire \generate_clause_modules[39].clauseModule_n_13 ;
  wire \generate_clause_modules[39].clauseModule_n_14 ;
  wire \generate_clause_modules[39].clauseModule_n_15 ;
  wire \generate_clause_modules[39].clauseModule_n_16 ;
  wire \generate_clause_modules[39].clauseModule_n_17 ;
  wire \generate_clause_modules[39].clauseModule_n_18 ;
  wire \generate_clause_modules[39].clauseModule_n_19 ;
  wire \generate_clause_modules[39].clauseModule_n_2 ;
  wire \generate_clause_modules[39].clauseModule_n_20 ;
  wire \generate_clause_modules[39].clauseModule_n_21 ;
  wire \generate_clause_modules[39].clauseModule_n_22 ;
  wire \generate_clause_modules[39].clauseModule_n_23 ;
  wire \generate_clause_modules[39].clauseModule_n_24 ;
  wire \generate_clause_modules[39].clauseModule_n_25 ;
  wire \generate_clause_modules[39].clauseModule_n_26 ;
  wire \generate_clause_modules[39].clauseModule_n_27 ;
  wire \generate_clause_modules[39].clauseModule_n_28 ;
  wire \generate_clause_modules[39].clauseModule_n_3 ;
  wire \generate_clause_modules[39].clauseModule_n_4 ;
  wire \generate_clause_modules[39].clauseModule_n_5 ;
  wire \generate_clause_modules[39].clauseModule_n_6 ;
  wire \generate_clause_modules[39].clauseModule_n_7 ;
  wire \generate_clause_modules[39].clauseModule_n_8 ;
  wire \generate_clause_modules[39].clauseModule_n_9 ;
  wire \generate_clause_modules[3].clauseModule_n_0 ;
  wire \generate_clause_modules[3].clauseModule_n_10 ;
  wire \generate_clause_modules[3].clauseModule_n_12 ;
  wire \generate_clause_modules[3].clauseModule_n_13 ;
  wire \generate_clause_modules[3].clauseModule_n_14 ;
  wire \generate_clause_modules[3].clauseModule_n_15 ;
  wire \generate_clause_modules[3].clauseModule_n_16 ;
  wire \generate_clause_modules[3].clauseModule_n_17 ;
  wire \generate_clause_modules[3].clauseModule_n_18 ;
  wire \generate_clause_modules[3].clauseModule_n_19 ;
  wire \generate_clause_modules[3].clauseModule_n_2 ;
  wire \generate_clause_modules[3].clauseModule_n_20 ;
  wire \generate_clause_modules[3].clauseModule_n_21 ;
  wire \generate_clause_modules[3].clauseModule_n_22 ;
  wire \generate_clause_modules[3].clauseModule_n_23 ;
  wire \generate_clause_modules[3].clauseModule_n_24 ;
  wire \generate_clause_modules[3].clauseModule_n_25 ;
  wire \generate_clause_modules[3].clauseModule_n_26 ;
  wire \generate_clause_modules[3].clauseModule_n_27 ;
  wire \generate_clause_modules[3].clauseModule_n_28 ;
  wire \generate_clause_modules[3].clauseModule_n_29 ;
  wire \generate_clause_modules[3].clauseModule_n_3 ;
  wire \generate_clause_modules[3].clauseModule_n_30 ;
  wire \generate_clause_modules[3].clauseModule_n_31 ;
  wire \generate_clause_modules[3].clauseModule_n_32 ;
  wire \generate_clause_modules[3].clauseModule_n_4 ;
  wire \generate_clause_modules[3].clauseModule_n_5 ;
  wire \generate_clause_modules[3].clauseModule_n_6 ;
  wire \generate_clause_modules[3].clauseModule_n_7 ;
  wire \generate_clause_modules[3].clauseModule_n_8 ;
  wire \generate_clause_modules[3].clauseModule_n_9 ;
  wire \generate_clause_modules[40].clauseModule_n_0 ;
  wire \generate_clause_modules[40].clauseModule_n_1 ;
  wire \generate_clause_modules[40].clauseModule_n_10 ;
  wire \generate_clause_modules[40].clauseModule_n_11 ;
  wire \generate_clause_modules[40].clauseModule_n_12 ;
  wire \generate_clause_modules[40].clauseModule_n_13 ;
  wire \generate_clause_modules[40].clauseModule_n_14 ;
  wire \generate_clause_modules[40].clauseModule_n_15 ;
  wire \generate_clause_modules[40].clauseModule_n_16 ;
  wire \generate_clause_modules[40].clauseModule_n_17 ;
  wire \generate_clause_modules[40].clauseModule_n_18 ;
  wire \generate_clause_modules[40].clauseModule_n_19 ;
  wire \generate_clause_modules[40].clauseModule_n_2 ;
  wire \generate_clause_modules[40].clauseModule_n_20 ;
  wire \generate_clause_modules[40].clauseModule_n_21 ;
  wire \generate_clause_modules[40].clauseModule_n_22 ;
  wire \generate_clause_modules[40].clauseModule_n_23 ;
  wire \generate_clause_modules[40].clauseModule_n_24 ;
  wire \generate_clause_modules[40].clauseModule_n_25 ;
  wire \generate_clause_modules[40].clauseModule_n_26 ;
  wire \generate_clause_modules[40].clauseModule_n_27 ;
  wire \generate_clause_modules[40].clauseModule_n_3 ;
  wire \generate_clause_modules[40].clauseModule_n_5 ;
  wire \generate_clause_modules[40].clauseModule_n_6 ;
  wire \generate_clause_modules[40].clauseModule_n_7 ;
  wire \generate_clause_modules[40].clauseModule_n_8 ;
  wire \generate_clause_modules[40].clauseModule_n_9 ;
  wire \generate_clause_modules[41].clauseModule_n_0 ;
  wire \generate_clause_modules[41].clauseModule_n_10 ;
  wire \generate_clause_modules[41].clauseModule_n_11 ;
  wire \generate_clause_modules[41].clauseModule_n_12 ;
  wire \generate_clause_modules[41].clauseModule_n_13 ;
  wire \generate_clause_modules[41].clauseModule_n_14 ;
  wire \generate_clause_modules[41].clauseModule_n_15 ;
  wire \generate_clause_modules[41].clauseModule_n_16 ;
  wire \generate_clause_modules[41].clauseModule_n_17 ;
  wire \generate_clause_modules[41].clauseModule_n_18 ;
  wire \generate_clause_modules[41].clauseModule_n_19 ;
  wire \generate_clause_modules[41].clauseModule_n_2 ;
  wire \generate_clause_modules[41].clauseModule_n_20 ;
  wire \generate_clause_modules[41].clauseModule_n_21 ;
  wire \generate_clause_modules[41].clauseModule_n_22 ;
  wire \generate_clause_modules[41].clauseModule_n_23 ;
  wire \generate_clause_modules[41].clauseModule_n_24 ;
  wire \generate_clause_modules[41].clauseModule_n_25 ;
  wire \generate_clause_modules[41].clauseModule_n_26 ;
  wire \generate_clause_modules[41].clauseModule_n_27 ;
  wire \generate_clause_modules[41].clauseModule_n_28 ;
  wire \generate_clause_modules[41].clauseModule_n_3 ;
  wire \generate_clause_modules[41].clauseModule_n_30 ;
  wire \generate_clause_modules[41].clauseModule_n_4 ;
  wire \generate_clause_modules[41].clauseModule_n_5 ;
  wire \generate_clause_modules[41].clauseModule_n_6 ;
  wire \generate_clause_modules[41].clauseModule_n_7 ;
  wire \generate_clause_modules[41].clauseModule_n_8 ;
  wire \generate_clause_modules[41].clauseModule_n_9 ;
  wire \generate_clause_modules[42].clauseModule_n_0 ;
  wire \generate_clause_modules[42].clauseModule_n_1 ;
  wire \generate_clause_modules[42].clauseModule_n_10 ;
  wire \generate_clause_modules[42].clauseModule_n_11 ;
  wire \generate_clause_modules[42].clauseModule_n_12 ;
  wire \generate_clause_modules[42].clauseModule_n_13 ;
  wire \generate_clause_modules[42].clauseModule_n_14 ;
  wire \generate_clause_modules[42].clauseModule_n_15 ;
  wire \generate_clause_modules[42].clauseModule_n_16 ;
  wire \generate_clause_modules[42].clauseModule_n_17 ;
  wire \generate_clause_modules[42].clauseModule_n_18 ;
  wire \generate_clause_modules[42].clauseModule_n_19 ;
  wire \generate_clause_modules[42].clauseModule_n_2 ;
  wire \generate_clause_modules[42].clauseModule_n_20 ;
  wire \generate_clause_modules[42].clauseModule_n_21 ;
  wire \generate_clause_modules[42].clauseModule_n_22 ;
  wire \generate_clause_modules[42].clauseModule_n_23 ;
  wire \generate_clause_modules[42].clauseModule_n_24 ;
  wire \generate_clause_modules[42].clauseModule_n_25 ;
  wire \generate_clause_modules[42].clauseModule_n_26 ;
  wire \generate_clause_modules[42].clauseModule_n_27 ;
  wire \generate_clause_modules[42].clauseModule_n_28 ;
  wire \generate_clause_modules[42].clauseModule_n_5 ;
  wire \generate_clause_modules[42].clauseModule_n_6 ;
  wire \generate_clause_modules[42].clauseModule_n_7 ;
  wire \generate_clause_modules[42].clauseModule_n_8 ;
  wire \generate_clause_modules[42].clauseModule_n_9 ;
  wire \generate_clause_modules[43].clauseModule_n_0 ;
  wire \generate_clause_modules[43].clauseModule_n_11 ;
  wire \generate_clause_modules[43].clauseModule_n_12 ;
  wire \generate_clause_modules[43].clauseModule_n_13 ;
  wire \generate_clause_modules[43].clauseModule_n_14 ;
  wire \generate_clause_modules[43].clauseModule_n_15 ;
  wire \generate_clause_modules[43].clauseModule_n_16 ;
  wire \generate_clause_modules[43].clauseModule_n_17 ;
  wire \generate_clause_modules[43].clauseModule_n_18 ;
  wire \generate_clause_modules[43].clauseModule_n_19 ;
  wire \generate_clause_modules[43].clauseModule_n_2 ;
  wire \generate_clause_modules[43].clauseModule_n_20 ;
  wire \generate_clause_modules[43].clauseModule_n_21 ;
  wire \generate_clause_modules[43].clauseModule_n_22 ;
  wire \generate_clause_modules[43].clauseModule_n_23 ;
  wire \generate_clause_modules[43].clauseModule_n_24 ;
  wire \generate_clause_modules[43].clauseModule_n_25 ;
  wire \generate_clause_modules[43].clauseModule_n_26 ;
  wire \generate_clause_modules[43].clauseModule_n_27 ;
  wire \generate_clause_modules[43].clauseModule_n_28 ;
  wire \generate_clause_modules[43].clauseModule_n_3 ;
  wire \generate_clause_modules[43].clauseModule_n_4 ;
  wire \generate_clause_modules[43].clauseModule_n_5 ;
  wire \generate_clause_modules[43].clauseModule_n_6 ;
  wire \generate_clause_modules[43].clauseModule_n_7 ;
  wire \generate_clause_modules[43].clauseModule_n_8 ;
  wire \generate_clause_modules[43].clauseModule_n_9 ;
  wire \generate_clause_modules[44].clauseModule_n_0 ;
  wire \generate_clause_modules[44].clauseModule_n_10 ;
  wire \generate_clause_modules[44].clauseModule_n_11 ;
  wire \generate_clause_modules[44].clauseModule_n_12 ;
  wire \generate_clause_modules[44].clauseModule_n_13 ;
  wire \generate_clause_modules[44].clauseModule_n_14 ;
  wire \generate_clause_modules[44].clauseModule_n_15 ;
  wire \generate_clause_modules[44].clauseModule_n_16 ;
  wire \generate_clause_modules[44].clauseModule_n_17 ;
  wire \generate_clause_modules[44].clauseModule_n_18 ;
  wire \generate_clause_modules[44].clauseModule_n_19 ;
  wire \generate_clause_modules[44].clauseModule_n_2 ;
  wire \generate_clause_modules[44].clauseModule_n_20 ;
  wire \generate_clause_modules[44].clauseModule_n_21 ;
  wire \generate_clause_modules[44].clauseModule_n_22 ;
  wire \generate_clause_modules[44].clauseModule_n_23 ;
  wire \generate_clause_modules[44].clauseModule_n_24 ;
  wire \generate_clause_modules[44].clauseModule_n_25 ;
  wire \generate_clause_modules[44].clauseModule_n_26 ;
  wire \generate_clause_modules[44].clauseModule_n_27 ;
  wire \generate_clause_modules[44].clauseModule_n_28 ;
  wire \generate_clause_modules[44].clauseModule_n_3 ;
  wire \generate_clause_modules[44].clauseModule_n_4 ;
  wire \generate_clause_modules[44].clauseModule_n_5 ;
  wire \generate_clause_modules[44].clauseModule_n_6 ;
  wire \generate_clause_modules[44].clauseModule_n_7 ;
  wire \generate_clause_modules[44].clauseModule_n_8 ;
  wire \generate_clause_modules[44].clauseModule_n_9 ;
  wire \generate_clause_modules[45].clauseModule_n_0 ;
  wire \generate_clause_modules[45].clauseModule_n_1 ;
  wire \generate_clause_modules[45].clauseModule_n_10 ;
  wire \generate_clause_modules[45].clauseModule_n_11 ;
  wire \generate_clause_modules[45].clauseModule_n_13 ;
  wire \generate_clause_modules[45].clauseModule_n_14 ;
  wire \generate_clause_modules[45].clauseModule_n_15 ;
  wire \generate_clause_modules[45].clauseModule_n_16 ;
  wire \generate_clause_modules[45].clauseModule_n_17 ;
  wire \generate_clause_modules[45].clauseModule_n_18 ;
  wire \generate_clause_modules[45].clauseModule_n_19 ;
  wire \generate_clause_modules[45].clauseModule_n_20 ;
  wire \generate_clause_modules[45].clauseModule_n_21 ;
  wire \generate_clause_modules[45].clauseModule_n_22 ;
  wire \generate_clause_modules[45].clauseModule_n_23 ;
  wire \generate_clause_modules[45].clauseModule_n_24 ;
  wire \generate_clause_modules[45].clauseModule_n_25 ;
  wire \generate_clause_modules[45].clauseModule_n_26 ;
  wire \generate_clause_modules[45].clauseModule_n_27 ;
  wire \generate_clause_modules[45].clauseModule_n_28 ;
  wire \generate_clause_modules[45].clauseModule_n_29 ;
  wire \generate_clause_modules[45].clauseModule_n_3 ;
  wire \generate_clause_modules[45].clauseModule_n_30 ;
  wire \generate_clause_modules[45].clauseModule_n_4 ;
  wire \generate_clause_modules[45].clauseModule_n_5 ;
  wire \generate_clause_modules[45].clauseModule_n_6 ;
  wire \generate_clause_modules[45].clauseModule_n_7 ;
  wire \generate_clause_modules[45].clauseModule_n_8 ;
  wire \generate_clause_modules[45].clauseModule_n_9 ;
  wire \generate_clause_modules[46].clauseModule_n_0 ;
  wire \generate_clause_modules[46].clauseModule_n_1 ;
  wire \generate_clause_modules[46].clauseModule_n_10 ;
  wire \generate_clause_modules[46].clauseModule_n_11 ;
  wire \generate_clause_modules[46].clauseModule_n_12 ;
  wire \generate_clause_modules[46].clauseModule_n_13 ;
  wire \generate_clause_modules[46].clauseModule_n_14 ;
  wire \generate_clause_modules[46].clauseModule_n_15 ;
  wire \generate_clause_modules[46].clauseModule_n_16 ;
  wire \generate_clause_modules[46].clauseModule_n_17 ;
  wire \generate_clause_modules[46].clauseModule_n_18 ;
  wire \generate_clause_modules[46].clauseModule_n_19 ;
  wire \generate_clause_modules[46].clauseModule_n_2 ;
  wire \generate_clause_modules[46].clauseModule_n_20 ;
  wire \generate_clause_modules[46].clauseModule_n_21 ;
  wire \generate_clause_modules[46].clauseModule_n_22 ;
  wire \generate_clause_modules[46].clauseModule_n_23 ;
  wire \generate_clause_modules[46].clauseModule_n_24 ;
  wire \generate_clause_modules[46].clauseModule_n_25 ;
  wire \generate_clause_modules[46].clauseModule_n_26 ;
  wire \generate_clause_modules[46].clauseModule_n_28 ;
  wire \generate_clause_modules[46].clauseModule_n_4 ;
  wire \generate_clause_modules[46].clauseModule_n_5 ;
  wire \generate_clause_modules[46].clauseModule_n_6 ;
  wire \generate_clause_modules[46].clauseModule_n_7 ;
  wire \generate_clause_modules[46].clauseModule_n_8 ;
  wire \generate_clause_modules[46].clauseModule_n_9 ;
  wire \generate_clause_modules[47].clauseModule_n_0 ;
  wire \generate_clause_modules[47].clauseModule_n_1 ;
  wire \generate_clause_modules[47].clauseModule_n_10 ;
  wire \generate_clause_modules[47].clauseModule_n_11 ;
  wire \generate_clause_modules[47].clauseModule_n_12 ;
  wire \generate_clause_modules[47].clauseModule_n_13 ;
  wire \generate_clause_modules[47].clauseModule_n_14 ;
  wire \generate_clause_modules[47].clauseModule_n_15 ;
  wire \generate_clause_modules[47].clauseModule_n_16 ;
  wire \generate_clause_modules[47].clauseModule_n_17 ;
  wire \generate_clause_modules[47].clauseModule_n_18 ;
  wire \generate_clause_modules[47].clauseModule_n_19 ;
  wire \generate_clause_modules[47].clauseModule_n_20 ;
  wire \generate_clause_modules[47].clauseModule_n_21 ;
  wire \generate_clause_modules[47].clauseModule_n_22 ;
  wire \generate_clause_modules[47].clauseModule_n_23 ;
  wire \generate_clause_modules[47].clauseModule_n_24 ;
  wire \generate_clause_modules[47].clauseModule_n_25 ;
  wire \generate_clause_modules[47].clauseModule_n_26 ;
  wire \generate_clause_modules[47].clauseModule_n_27 ;
  wire \generate_clause_modules[47].clauseModule_n_28 ;
  wire \generate_clause_modules[47].clauseModule_n_3 ;
  wire \generate_clause_modules[47].clauseModule_n_30 ;
  wire \generate_clause_modules[47].clauseModule_n_4 ;
  wire \generate_clause_modules[47].clauseModule_n_5 ;
  wire \generate_clause_modules[47].clauseModule_n_6 ;
  wire \generate_clause_modules[47].clauseModule_n_7 ;
  wire \generate_clause_modules[47].clauseModule_n_8 ;
  wire \generate_clause_modules[47].clauseModule_n_9 ;
  wire \generate_clause_modules[48].clauseModule_n_0 ;
  wire \generate_clause_modules[48].clauseModule_n_1 ;
  wire \generate_clause_modules[48].clauseModule_n_10 ;
  wire \generate_clause_modules[48].clauseModule_n_11 ;
  wire \generate_clause_modules[48].clauseModule_n_12 ;
  wire \generate_clause_modules[48].clauseModule_n_13 ;
  wire \generate_clause_modules[48].clauseModule_n_14 ;
  wire \generate_clause_modules[48].clauseModule_n_15 ;
  wire \generate_clause_modules[48].clauseModule_n_16 ;
  wire \generate_clause_modules[48].clauseModule_n_17 ;
  wire \generate_clause_modules[48].clauseModule_n_18 ;
  wire \generate_clause_modules[48].clauseModule_n_19 ;
  wire \generate_clause_modules[48].clauseModule_n_2 ;
  wire \generate_clause_modules[48].clauseModule_n_20 ;
  wire \generate_clause_modules[48].clauseModule_n_21 ;
  wire \generate_clause_modules[48].clauseModule_n_22 ;
  wire \generate_clause_modules[48].clauseModule_n_23 ;
  wire \generate_clause_modules[48].clauseModule_n_24 ;
  wire \generate_clause_modules[48].clauseModule_n_25 ;
  wire \generate_clause_modules[48].clauseModule_n_26 ;
  wire \generate_clause_modules[48].clauseModule_n_27 ;
  wire \generate_clause_modules[48].clauseModule_n_28 ;
  wire \generate_clause_modules[48].clauseModule_n_29 ;
  wire \generate_clause_modules[48].clauseModule_n_3 ;
  wire \generate_clause_modules[48].clauseModule_n_4 ;
  wire \generate_clause_modules[48].clauseModule_n_7 ;
  wire \generate_clause_modules[48].clauseModule_n_8 ;
  wire \generate_clause_modules[48].clauseModule_n_9 ;
  wire \generate_clause_modules[49].clauseModule_n_0 ;
  wire \generate_clause_modules[49].clauseModule_n_1 ;
  wire \generate_clause_modules[49].clauseModule_n_10 ;
  wire \generate_clause_modules[49].clauseModule_n_11 ;
  wire \generate_clause_modules[49].clauseModule_n_12 ;
  wire \generate_clause_modules[49].clauseModule_n_13 ;
  wire \generate_clause_modules[49].clauseModule_n_14 ;
  wire \generate_clause_modules[49].clauseModule_n_15 ;
  wire \generate_clause_modules[49].clauseModule_n_16 ;
  wire \generate_clause_modules[49].clauseModule_n_17 ;
  wire \generate_clause_modules[49].clauseModule_n_18 ;
  wire \generate_clause_modules[49].clauseModule_n_19 ;
  wire \generate_clause_modules[49].clauseModule_n_20 ;
  wire \generate_clause_modules[49].clauseModule_n_21 ;
  wire \generate_clause_modules[49].clauseModule_n_22 ;
  wire \generate_clause_modules[49].clauseModule_n_23 ;
  wire \generate_clause_modules[49].clauseModule_n_24 ;
  wire \generate_clause_modules[49].clauseModule_n_25 ;
  wire \generate_clause_modules[49].clauseModule_n_26 ;
  wire \generate_clause_modules[49].clauseModule_n_27 ;
  wire \generate_clause_modules[49].clauseModule_n_3 ;
  wire \generate_clause_modules[49].clauseModule_n_4 ;
  wire \generate_clause_modules[49].clauseModule_n_5 ;
  wire \generate_clause_modules[49].clauseModule_n_6 ;
  wire \generate_clause_modules[49].clauseModule_n_7 ;
  wire \generate_clause_modules[49].clauseModule_n_8 ;
  wire \generate_clause_modules[49].clauseModule_n_9 ;
  wire \generate_clause_modules[4].clauseModule_n_0 ;
  wire \generate_clause_modules[4].clauseModule_n_1 ;
  wire \generate_clause_modules[4].clauseModule_n_10 ;
  wire \generate_clause_modules[4].clauseModule_n_11 ;
  wire \generate_clause_modules[4].clauseModule_n_12 ;
  wire \generate_clause_modules[4].clauseModule_n_13 ;
  wire \generate_clause_modules[4].clauseModule_n_14 ;
  wire \generate_clause_modules[4].clauseModule_n_15 ;
  wire \generate_clause_modules[4].clauseModule_n_16 ;
  wire \generate_clause_modules[4].clauseModule_n_17 ;
  wire \generate_clause_modules[4].clauseModule_n_18 ;
  wire \generate_clause_modules[4].clauseModule_n_19 ;
  wire \generate_clause_modules[4].clauseModule_n_20 ;
  wire \generate_clause_modules[4].clauseModule_n_21 ;
  wire \generate_clause_modules[4].clauseModule_n_22 ;
  wire \generate_clause_modules[4].clauseModule_n_23 ;
  wire \generate_clause_modules[4].clauseModule_n_24 ;
  wire \generate_clause_modules[4].clauseModule_n_25 ;
  wire \generate_clause_modules[4].clauseModule_n_26 ;
  wire \generate_clause_modules[4].clauseModule_n_27 ;
  wire \generate_clause_modules[4].clauseModule_n_28 ;
  wire \generate_clause_modules[4].clauseModule_n_29 ;
  wire \generate_clause_modules[4].clauseModule_n_3 ;
  wire \generate_clause_modules[4].clauseModule_n_4 ;
  wire \generate_clause_modules[4].clauseModule_n_5 ;
  wire \generate_clause_modules[4].clauseModule_n_6 ;
  wire \generate_clause_modules[4].clauseModule_n_7 ;
  wire \generate_clause_modules[4].clauseModule_n_9 ;
  wire \generate_clause_modules[50].clauseModule_n_0 ;
  wire \generate_clause_modules[50].clauseModule_n_1 ;
  wire \generate_clause_modules[50].clauseModule_n_10 ;
  wire \generate_clause_modules[50].clauseModule_n_11 ;
  wire \generate_clause_modules[50].clauseModule_n_12 ;
  wire \generate_clause_modules[50].clauseModule_n_13 ;
  wire \generate_clause_modules[50].clauseModule_n_14 ;
  wire \generate_clause_modules[50].clauseModule_n_15 ;
  wire \generate_clause_modules[50].clauseModule_n_16 ;
  wire \generate_clause_modules[50].clauseModule_n_17 ;
  wire \generate_clause_modules[50].clauseModule_n_18 ;
  wire \generate_clause_modules[50].clauseModule_n_19 ;
  wire \generate_clause_modules[50].clauseModule_n_20 ;
  wire \generate_clause_modules[50].clauseModule_n_21 ;
  wire \generate_clause_modules[50].clauseModule_n_22 ;
  wire \generate_clause_modules[50].clauseModule_n_23 ;
  wire \generate_clause_modules[50].clauseModule_n_24 ;
  wire \generate_clause_modules[50].clauseModule_n_25 ;
  wire \generate_clause_modules[50].clauseModule_n_26 ;
  wire \generate_clause_modules[50].clauseModule_n_27 ;
  wire \generate_clause_modules[50].clauseModule_n_29 ;
  wire \generate_clause_modules[50].clauseModule_n_3 ;
  wire \generate_clause_modules[50].clauseModule_n_4 ;
  wire \generate_clause_modules[50].clauseModule_n_5 ;
  wire \generate_clause_modules[50].clauseModule_n_6 ;
  wire \generate_clause_modules[50].clauseModule_n_7 ;
  wire \generate_clause_modules[50].clauseModule_n_8 ;
  wire \generate_clause_modules[50].clauseModule_n_9 ;
  wire \generate_clause_modules[51].clauseModule_n_0 ;
  wire \generate_clause_modules[51].clauseModule_n_1 ;
  wire \generate_clause_modules[51].clauseModule_n_10 ;
  wire \generate_clause_modules[51].clauseModule_n_12 ;
  wire \generate_clause_modules[51].clauseModule_n_13 ;
  wire \generate_clause_modules[51].clauseModule_n_14 ;
  wire \generate_clause_modules[51].clauseModule_n_15 ;
  wire \generate_clause_modules[51].clauseModule_n_16 ;
  wire \generate_clause_modules[51].clauseModule_n_17 ;
  wire \generate_clause_modules[51].clauseModule_n_18 ;
  wire \generate_clause_modules[51].clauseModule_n_19 ;
  wire \generate_clause_modules[51].clauseModule_n_20 ;
  wire \generate_clause_modules[51].clauseModule_n_21 ;
  wire \generate_clause_modules[51].clauseModule_n_22 ;
  wire \generate_clause_modules[51].clauseModule_n_23 ;
  wire \generate_clause_modules[51].clauseModule_n_24 ;
  wire \generate_clause_modules[51].clauseModule_n_25 ;
  wire \generate_clause_modules[51].clauseModule_n_26 ;
  wire \generate_clause_modules[51].clauseModule_n_27 ;
  wire \generate_clause_modules[51].clauseModule_n_28 ;
  wire \generate_clause_modules[51].clauseModule_n_29 ;
  wire \generate_clause_modules[51].clauseModule_n_3 ;
  wire \generate_clause_modules[51].clauseModule_n_4 ;
  wire \generate_clause_modules[51].clauseModule_n_5 ;
  wire \generate_clause_modules[51].clauseModule_n_6 ;
  wire \generate_clause_modules[51].clauseModule_n_7 ;
  wire \generate_clause_modules[51].clauseModule_n_8 ;
  wire \generate_clause_modules[51].clauseModule_n_9 ;
  wire \generate_clause_modules[52].clauseModule_n_0 ;
  wire \generate_clause_modules[52].clauseModule_n_1 ;
  wire \generate_clause_modules[52].clauseModule_n_10 ;
  wire \generate_clause_modules[52].clauseModule_n_11 ;
  wire \generate_clause_modules[52].clauseModule_n_12 ;
  wire \generate_clause_modules[52].clauseModule_n_13 ;
  wire \generate_clause_modules[52].clauseModule_n_14 ;
  wire \generate_clause_modules[52].clauseModule_n_15 ;
  wire \generate_clause_modules[52].clauseModule_n_16 ;
  wire \generate_clause_modules[52].clauseModule_n_17 ;
  wire \generate_clause_modules[52].clauseModule_n_18 ;
  wire \generate_clause_modules[52].clauseModule_n_19 ;
  wire \generate_clause_modules[52].clauseModule_n_2 ;
  wire \generate_clause_modules[52].clauseModule_n_20 ;
  wire \generate_clause_modules[52].clauseModule_n_21 ;
  wire \generate_clause_modules[52].clauseModule_n_22 ;
  wire \generate_clause_modules[52].clauseModule_n_23 ;
  wire \generate_clause_modules[52].clauseModule_n_24 ;
  wire \generate_clause_modules[52].clauseModule_n_25 ;
  wire \generate_clause_modules[52].clauseModule_n_26 ;
  wire \generate_clause_modules[52].clauseModule_n_4 ;
  wire \generate_clause_modules[52].clauseModule_n_5 ;
  wire \generate_clause_modules[52].clauseModule_n_6 ;
  wire \generate_clause_modules[52].clauseModule_n_7 ;
  wire \generate_clause_modules[52].clauseModule_n_8 ;
  wire \generate_clause_modules[52].clauseModule_n_9 ;
  wire \generate_clause_modules[53].clauseModule_n_0 ;
  wire \generate_clause_modules[53].clauseModule_n_10 ;
  wire \generate_clause_modules[53].clauseModule_n_11 ;
  wire \generate_clause_modules[53].clauseModule_n_12 ;
  wire \generate_clause_modules[53].clauseModule_n_13 ;
  wire \generate_clause_modules[53].clauseModule_n_14 ;
  wire \generate_clause_modules[53].clauseModule_n_15 ;
  wire \generate_clause_modules[53].clauseModule_n_16 ;
  wire \generate_clause_modules[53].clauseModule_n_17 ;
  wire \generate_clause_modules[53].clauseModule_n_18 ;
  wire \generate_clause_modules[53].clauseModule_n_19 ;
  wire \generate_clause_modules[53].clauseModule_n_2 ;
  wire \generate_clause_modules[53].clauseModule_n_20 ;
  wire \generate_clause_modules[53].clauseModule_n_21 ;
  wire \generate_clause_modules[53].clauseModule_n_22 ;
  wire \generate_clause_modules[53].clauseModule_n_23 ;
  wire \generate_clause_modules[53].clauseModule_n_24 ;
  wire \generate_clause_modules[53].clauseModule_n_25 ;
  wire \generate_clause_modules[53].clauseModule_n_26 ;
  wire \generate_clause_modules[53].clauseModule_n_27 ;
  wire \generate_clause_modules[53].clauseModule_n_28 ;
  wire \generate_clause_modules[53].clauseModule_n_29 ;
  wire \generate_clause_modules[53].clauseModule_n_3 ;
  wire \generate_clause_modules[53].clauseModule_n_31 ;
  wire \generate_clause_modules[53].clauseModule_n_4 ;
  wire \generate_clause_modules[53].clauseModule_n_5 ;
  wire \generate_clause_modules[53].clauseModule_n_6 ;
  wire \generate_clause_modules[53].clauseModule_n_7 ;
  wire \generate_clause_modules[53].clauseModule_n_8 ;
  wire \generate_clause_modules[53].clauseModule_n_9 ;
  wire \generate_clause_modules[54].clauseModule_n_0 ;
  wire \generate_clause_modules[54].clauseModule_n_1 ;
  wire \generate_clause_modules[54].clauseModule_n_10 ;
  wire \generate_clause_modules[54].clauseModule_n_11 ;
  wire \generate_clause_modules[54].clauseModule_n_12 ;
  wire \generate_clause_modules[54].clauseModule_n_13 ;
  wire \generate_clause_modules[54].clauseModule_n_14 ;
  wire \generate_clause_modules[54].clauseModule_n_15 ;
  wire \generate_clause_modules[54].clauseModule_n_16 ;
  wire \generate_clause_modules[54].clauseModule_n_17 ;
  wire \generate_clause_modules[54].clauseModule_n_18 ;
  wire \generate_clause_modules[54].clauseModule_n_19 ;
  wire \generate_clause_modules[54].clauseModule_n_2 ;
  wire \generate_clause_modules[54].clauseModule_n_20 ;
  wire \generate_clause_modules[54].clauseModule_n_21 ;
  wire \generate_clause_modules[54].clauseModule_n_22 ;
  wire \generate_clause_modules[54].clauseModule_n_23 ;
  wire \generate_clause_modules[54].clauseModule_n_24 ;
  wire \generate_clause_modules[54].clauseModule_n_25 ;
  wire \generate_clause_modules[54].clauseModule_n_26 ;
  wire \generate_clause_modules[54].clauseModule_n_27 ;
  wire \generate_clause_modules[54].clauseModule_n_28 ;
  wire \generate_clause_modules[54].clauseModule_n_29 ;
  wire \generate_clause_modules[54].clauseModule_n_3 ;
  wire \generate_clause_modules[54].clauseModule_n_30 ;
  wire \generate_clause_modules[54].clauseModule_n_4 ;
  wire \generate_clause_modules[54].clauseModule_n_5 ;
  wire \generate_clause_modules[54].clauseModule_n_8 ;
  wire \generate_clause_modules[54].clauseModule_n_9 ;
  wire \generate_clause_modules[55].clauseModule_n_0 ;
  wire \generate_clause_modules[55].clauseModule_n_1 ;
  wire \generate_clause_modules[55].clauseModule_n_10 ;
  wire \generate_clause_modules[55].clauseModule_n_11 ;
  wire \generate_clause_modules[55].clauseModule_n_12 ;
  wire \generate_clause_modules[55].clauseModule_n_13 ;
  wire \generate_clause_modules[55].clauseModule_n_14 ;
  wire \generate_clause_modules[55].clauseModule_n_15 ;
  wire \generate_clause_modules[55].clauseModule_n_16 ;
  wire \generate_clause_modules[55].clauseModule_n_17 ;
  wire \generate_clause_modules[55].clauseModule_n_18 ;
  wire \generate_clause_modules[55].clauseModule_n_19 ;
  wire \generate_clause_modules[55].clauseModule_n_2 ;
  wire \generate_clause_modules[55].clauseModule_n_20 ;
  wire \generate_clause_modules[55].clauseModule_n_21 ;
  wire \generate_clause_modules[55].clauseModule_n_22 ;
  wire \generate_clause_modules[55].clauseModule_n_23 ;
  wire \generate_clause_modules[55].clauseModule_n_24 ;
  wire \generate_clause_modules[55].clauseModule_n_25 ;
  wire \generate_clause_modules[55].clauseModule_n_26 ;
  wire \generate_clause_modules[55].clauseModule_n_4 ;
  wire \generate_clause_modules[55].clauseModule_n_5 ;
  wire \generate_clause_modules[55].clauseModule_n_6 ;
  wire \generate_clause_modules[55].clauseModule_n_7 ;
  wire \generate_clause_modules[55].clauseModule_n_8 ;
  wire \generate_clause_modules[55].clauseModule_n_9 ;
  wire \generate_clause_modules[56].clauseModule_n_0 ;
  wire \generate_clause_modules[56].clauseModule_n_10 ;
  wire \generate_clause_modules[56].clauseModule_n_11 ;
  wire \generate_clause_modules[56].clauseModule_n_12 ;
  wire \generate_clause_modules[56].clauseModule_n_13 ;
  wire \generate_clause_modules[56].clauseModule_n_14 ;
  wire \generate_clause_modules[56].clauseModule_n_15 ;
  wire \generate_clause_modules[56].clauseModule_n_16 ;
  wire \generate_clause_modules[56].clauseModule_n_17 ;
  wire \generate_clause_modules[56].clauseModule_n_18 ;
  wire \generate_clause_modules[56].clauseModule_n_19 ;
  wire \generate_clause_modules[56].clauseModule_n_2 ;
  wire \generate_clause_modules[56].clauseModule_n_20 ;
  wire \generate_clause_modules[56].clauseModule_n_21 ;
  wire \generate_clause_modules[56].clauseModule_n_22 ;
  wire \generate_clause_modules[56].clauseModule_n_23 ;
  wire \generate_clause_modules[56].clauseModule_n_24 ;
  wire \generate_clause_modules[56].clauseModule_n_25 ;
  wire \generate_clause_modules[56].clauseModule_n_26 ;
  wire \generate_clause_modules[56].clauseModule_n_27 ;
  wire \generate_clause_modules[56].clauseModule_n_29 ;
  wire \generate_clause_modules[56].clauseModule_n_3 ;
  wire \generate_clause_modules[56].clauseModule_n_4 ;
  wire \generate_clause_modules[56].clauseModule_n_5 ;
  wire \generate_clause_modules[56].clauseModule_n_6 ;
  wire \generate_clause_modules[56].clauseModule_n_7 ;
  wire \generate_clause_modules[56].clauseModule_n_8 ;
  wire \generate_clause_modules[56].clauseModule_n_9 ;
  wire \generate_clause_modules[57].clauseModule_n_0 ;
  wire \generate_clause_modules[57].clauseModule_n_10 ;
  wire \generate_clause_modules[57].clauseModule_n_11 ;
  wire \generate_clause_modules[57].clauseModule_n_13 ;
  wire \generate_clause_modules[57].clauseModule_n_14 ;
  wire \generate_clause_modules[57].clauseModule_n_15 ;
  wire \generate_clause_modules[57].clauseModule_n_16 ;
  wire \generate_clause_modules[57].clauseModule_n_17 ;
  wire \generate_clause_modules[57].clauseModule_n_18 ;
  wire \generate_clause_modules[57].clauseModule_n_19 ;
  wire \generate_clause_modules[57].clauseModule_n_2 ;
  wire \generate_clause_modules[57].clauseModule_n_20 ;
  wire \generate_clause_modules[57].clauseModule_n_21 ;
  wire \generate_clause_modules[57].clauseModule_n_22 ;
  wire \generate_clause_modules[57].clauseModule_n_23 ;
  wire \generate_clause_modules[57].clauseModule_n_24 ;
  wire \generate_clause_modules[57].clauseModule_n_25 ;
  wire \generate_clause_modules[57].clauseModule_n_26 ;
  wire \generate_clause_modules[57].clauseModule_n_27 ;
  wire \generate_clause_modules[57].clauseModule_n_28 ;
  wire \generate_clause_modules[57].clauseModule_n_3 ;
  wire \generate_clause_modules[57].clauseModule_n_4 ;
  wire \generate_clause_modules[57].clauseModule_n_5 ;
  wire \generate_clause_modules[57].clauseModule_n_6 ;
  wire \generate_clause_modules[57].clauseModule_n_7 ;
  wire \generate_clause_modules[57].clauseModule_n_8 ;
  wire \generate_clause_modules[57].clauseModule_n_9 ;
  wire \generate_clause_modules[58].clauseModule_n_0 ;
  wire \generate_clause_modules[58].clauseModule_n_1 ;
  wire \generate_clause_modules[58].clauseModule_n_10 ;
  wire \generate_clause_modules[58].clauseModule_n_11 ;
  wire \generate_clause_modules[58].clauseModule_n_12 ;
  wire \generate_clause_modules[58].clauseModule_n_13 ;
  wire \generate_clause_modules[58].clauseModule_n_14 ;
  wire \generate_clause_modules[58].clauseModule_n_15 ;
  wire \generate_clause_modules[58].clauseModule_n_16 ;
  wire \generate_clause_modules[58].clauseModule_n_17 ;
  wire \generate_clause_modules[58].clauseModule_n_18 ;
  wire \generate_clause_modules[58].clauseModule_n_19 ;
  wire \generate_clause_modules[58].clauseModule_n_2 ;
  wire \generate_clause_modules[58].clauseModule_n_20 ;
  wire \generate_clause_modules[58].clauseModule_n_21 ;
  wire \generate_clause_modules[58].clauseModule_n_22 ;
  wire \generate_clause_modules[58].clauseModule_n_23 ;
  wire \generate_clause_modules[58].clauseModule_n_24 ;
  wire \generate_clause_modules[58].clauseModule_n_25 ;
  wire \generate_clause_modules[58].clauseModule_n_26 ;
  wire \generate_clause_modules[58].clauseModule_n_27 ;
  wire \generate_clause_modules[58].clauseModule_n_28 ;
  wire \generate_clause_modules[58].clauseModule_n_3 ;
  wire \generate_clause_modules[58].clauseModule_n_4 ;
  wire \generate_clause_modules[58].clauseModule_n_6 ;
  wire \generate_clause_modules[58].clauseModule_n_7 ;
  wire \generate_clause_modules[58].clauseModule_n_8 ;
  wire \generate_clause_modules[58].clauseModule_n_9 ;
  wire \generate_clause_modules[59].clauseModule_n_0 ;
  wire \generate_clause_modules[59].clauseModule_n_10 ;
  wire \generate_clause_modules[59].clauseModule_n_11 ;
  wire \generate_clause_modules[59].clauseModule_n_12 ;
  wire \generate_clause_modules[59].clauseModule_n_13 ;
  wire \generate_clause_modules[59].clauseModule_n_14 ;
  wire \generate_clause_modules[59].clauseModule_n_15 ;
  wire \generate_clause_modules[59].clauseModule_n_16 ;
  wire \generate_clause_modules[59].clauseModule_n_17 ;
  wire \generate_clause_modules[59].clauseModule_n_18 ;
  wire \generate_clause_modules[59].clauseModule_n_19 ;
  wire \generate_clause_modules[59].clauseModule_n_2 ;
  wire \generate_clause_modules[59].clauseModule_n_20 ;
  wire \generate_clause_modules[59].clauseModule_n_21 ;
  wire \generate_clause_modules[59].clauseModule_n_22 ;
  wire \generate_clause_modules[59].clauseModule_n_23 ;
  wire \generate_clause_modules[59].clauseModule_n_24 ;
  wire \generate_clause_modules[59].clauseModule_n_25 ;
  wire \generate_clause_modules[59].clauseModule_n_26 ;
  wire \generate_clause_modules[59].clauseModule_n_27 ;
  wire \generate_clause_modules[59].clauseModule_n_28 ;
  wire \generate_clause_modules[59].clauseModule_n_3 ;
  wire \generate_clause_modules[59].clauseModule_n_30 ;
  wire \generate_clause_modules[59].clauseModule_n_4 ;
  wire \generate_clause_modules[59].clauseModule_n_5 ;
  wire \generate_clause_modules[59].clauseModule_n_6 ;
  wire \generate_clause_modules[59].clauseModule_n_7 ;
  wire \generate_clause_modules[59].clauseModule_n_8 ;
  wire \generate_clause_modules[59].clauseModule_n_9 ;
  wire \generate_clause_modules[5].clauseModule_n_0 ;
  wire \generate_clause_modules[5].clauseModule_n_1 ;
  wire \generate_clause_modules[5].clauseModule_n_10 ;
  wire \generate_clause_modules[5].clauseModule_n_11 ;
  wire \generate_clause_modules[5].clauseModule_n_12 ;
  wire \generate_clause_modules[5].clauseModule_n_13 ;
  wire \generate_clause_modules[5].clauseModule_n_14 ;
  wire \generate_clause_modules[5].clauseModule_n_15 ;
  wire \generate_clause_modules[5].clauseModule_n_16 ;
  wire \generate_clause_modules[5].clauseModule_n_17 ;
  wire \generate_clause_modules[5].clauseModule_n_18 ;
  wire \generate_clause_modules[5].clauseModule_n_19 ;
  wire \generate_clause_modules[5].clauseModule_n_20 ;
  wire \generate_clause_modules[5].clauseModule_n_21 ;
  wire \generate_clause_modules[5].clauseModule_n_22 ;
  wire \generate_clause_modules[5].clauseModule_n_23 ;
  wire \generate_clause_modules[5].clauseModule_n_24 ;
  wire \generate_clause_modules[5].clauseModule_n_25 ;
  wire \generate_clause_modules[5].clauseModule_n_26 ;
  wire \generate_clause_modules[5].clauseModule_n_27 ;
  wire \generate_clause_modules[5].clauseModule_n_28 ;
  wire \generate_clause_modules[5].clauseModule_n_29 ;
  wire \generate_clause_modules[5].clauseModule_n_3 ;
  wire \generate_clause_modules[5].clauseModule_n_30 ;
  wire \generate_clause_modules[5].clauseModule_n_4 ;
  wire \generate_clause_modules[5].clauseModule_n_5 ;
  wire \generate_clause_modules[5].clauseModule_n_6 ;
  wire \generate_clause_modules[5].clauseModule_n_7 ;
  wire \generate_clause_modules[5].clauseModule_n_8 ;
  wire \generate_clause_modules[5].clauseModule_n_9 ;
  wire \generate_clause_modules[60].clauseModule_n_0 ;
  wire \generate_clause_modules[60].clauseModule_n_1 ;
  wire \generate_clause_modules[60].clauseModule_n_10 ;
  wire \generate_clause_modules[60].clauseModule_n_11 ;
  wire \generate_clause_modules[60].clauseModule_n_12 ;
  wire \generate_clause_modules[60].clauseModule_n_13 ;
  wire \generate_clause_modules[60].clauseModule_n_14 ;
  wire \generate_clause_modules[60].clauseModule_n_15 ;
  wire \generate_clause_modules[60].clauseModule_n_16 ;
  wire \generate_clause_modules[60].clauseModule_n_17 ;
  wire \generate_clause_modules[60].clauseModule_n_18 ;
  wire \generate_clause_modules[60].clauseModule_n_19 ;
  wire \generate_clause_modules[60].clauseModule_n_2 ;
  wire \generate_clause_modules[60].clauseModule_n_20 ;
  wire \generate_clause_modules[60].clauseModule_n_21 ;
  wire \generate_clause_modules[60].clauseModule_n_22 ;
  wire \generate_clause_modules[60].clauseModule_n_23 ;
  wire \generate_clause_modules[60].clauseModule_n_24 ;
  wire \generate_clause_modules[60].clauseModule_n_25 ;
  wire \generate_clause_modules[60].clauseModule_n_26 ;
  wire \generate_clause_modules[60].clauseModule_n_27 ;
  wire \generate_clause_modules[60].clauseModule_n_28 ;
  wire \generate_clause_modules[60].clauseModule_n_3 ;
  wire \generate_clause_modules[60].clauseModule_n_6 ;
  wire \generate_clause_modules[60].clauseModule_n_7 ;
  wire \generate_clause_modules[60].clauseModule_n_8 ;
  wire \generate_clause_modules[60].clauseModule_n_9 ;
  wire \generate_clause_modules[61].clauseModule_n_0 ;
  wire \generate_clause_modules[61].clauseModule_n_1 ;
  wire \generate_clause_modules[61].clauseModule_n_10 ;
  wire \generate_clause_modules[61].clauseModule_n_11 ;
  wire \generate_clause_modules[61].clauseModule_n_12 ;
  wire \generate_clause_modules[61].clauseModule_n_13 ;
  wire \generate_clause_modules[61].clauseModule_n_14 ;
  wire \generate_clause_modules[61].clauseModule_n_15 ;
  wire \generate_clause_modules[61].clauseModule_n_16 ;
  wire \generate_clause_modules[61].clauseModule_n_17 ;
  wire \generate_clause_modules[61].clauseModule_n_18 ;
  wire \generate_clause_modules[61].clauseModule_n_19 ;
  wire \generate_clause_modules[61].clauseModule_n_20 ;
  wire \generate_clause_modules[61].clauseModule_n_21 ;
  wire \generate_clause_modules[61].clauseModule_n_22 ;
  wire \generate_clause_modules[61].clauseModule_n_23 ;
  wire \generate_clause_modules[61].clauseModule_n_24 ;
  wire \generate_clause_modules[61].clauseModule_n_25 ;
  wire \generate_clause_modules[61].clauseModule_n_26 ;
  wire \generate_clause_modules[61].clauseModule_n_27 ;
  wire \generate_clause_modules[61].clauseModule_n_28 ;
  wire \generate_clause_modules[61].clauseModule_n_3 ;
  wire \generate_clause_modules[61].clauseModule_n_4 ;
  wire \generate_clause_modules[61].clauseModule_n_5 ;
  wire \generate_clause_modules[61].clauseModule_n_6 ;
  wire \generate_clause_modules[61].clauseModule_n_7 ;
  wire \generate_clause_modules[61].clauseModule_n_8 ;
  wire \generate_clause_modules[61].clauseModule_n_9 ;
  wire \generate_clause_modules[62].clauseModule_n_0 ;
  wire \generate_clause_modules[62].clauseModule_n_1 ;
  wire \generate_clause_modules[62].clauseModule_n_10 ;
  wire \generate_clause_modules[62].clauseModule_n_11 ;
  wire \generate_clause_modules[62].clauseModule_n_12 ;
  wire \generate_clause_modules[62].clauseModule_n_13 ;
  wire \generate_clause_modules[62].clauseModule_n_14 ;
  wire \generate_clause_modules[62].clauseModule_n_15 ;
  wire \generate_clause_modules[62].clauseModule_n_16 ;
  wire \generate_clause_modules[62].clauseModule_n_17 ;
  wire \generate_clause_modules[62].clauseModule_n_18 ;
  wire \generate_clause_modules[62].clauseModule_n_19 ;
  wire \generate_clause_modules[62].clauseModule_n_20 ;
  wire \generate_clause_modules[62].clauseModule_n_21 ;
  wire \generate_clause_modules[62].clauseModule_n_22 ;
  wire \generate_clause_modules[62].clauseModule_n_23 ;
  wire \generate_clause_modules[62].clauseModule_n_24 ;
  wire \generate_clause_modules[62].clauseModule_n_25 ;
  wire \generate_clause_modules[62].clauseModule_n_26 ;
  wire \generate_clause_modules[62].clauseModule_n_27 ;
  wire \generate_clause_modules[62].clauseModule_n_28 ;
  wire \generate_clause_modules[62].clauseModule_n_29 ;
  wire \generate_clause_modules[62].clauseModule_n_3 ;
  wire \generate_clause_modules[62].clauseModule_n_30 ;
  wire \generate_clause_modules[62].clauseModule_n_32 ;
  wire \generate_clause_modules[62].clauseModule_n_4 ;
  wire \generate_clause_modules[62].clauseModule_n_5 ;
  wire \generate_clause_modules[62].clauseModule_n_6 ;
  wire \generate_clause_modules[62].clauseModule_n_7 ;
  wire \generate_clause_modules[62].clauseModule_n_8 ;
  wire \generate_clause_modules[62].clauseModule_n_9 ;
  wire \generate_clause_modules[63].clauseModule_n_0 ;
  wire \generate_clause_modules[63].clauseModule_n_1 ;
  wire \generate_clause_modules[63].clauseModule_n_11 ;
  wire \generate_clause_modules[63].clauseModule_n_12 ;
  wire \generate_clause_modules[63].clauseModule_n_13 ;
  wire \generate_clause_modules[63].clauseModule_n_14 ;
  wire \generate_clause_modules[63].clauseModule_n_15 ;
  wire \generate_clause_modules[63].clauseModule_n_16 ;
  wire \generate_clause_modules[63].clauseModule_n_17 ;
  wire \generate_clause_modules[63].clauseModule_n_18 ;
  wire \generate_clause_modules[63].clauseModule_n_19 ;
  wire \generate_clause_modules[63].clauseModule_n_20 ;
  wire \generate_clause_modules[63].clauseModule_n_21 ;
  wire \generate_clause_modules[63].clauseModule_n_22 ;
  wire \generate_clause_modules[63].clauseModule_n_23 ;
  wire \generate_clause_modules[63].clauseModule_n_24 ;
  wire \generate_clause_modules[63].clauseModule_n_25 ;
  wire \generate_clause_modules[63].clauseModule_n_26 ;
  wire \generate_clause_modules[63].clauseModule_n_27 ;
  wire \generate_clause_modules[63].clauseModule_n_28 ;
  wire \generate_clause_modules[63].clauseModule_n_3 ;
  wire \generate_clause_modules[63].clauseModule_n_4 ;
  wire \generate_clause_modules[63].clauseModule_n_5 ;
  wire \generate_clause_modules[63].clauseModule_n_6 ;
  wire \generate_clause_modules[63].clauseModule_n_7 ;
  wire \generate_clause_modules[63].clauseModule_n_8 ;
  wire \generate_clause_modules[63].clauseModule_n_9 ;
  wire \generate_clause_modules[64].clauseModule_n_0 ;
  wire \generate_clause_modules[64].clauseModule_n_10 ;
  wire \generate_clause_modules[64].clauseModule_n_11 ;
  wire \generate_clause_modules[64].clauseModule_n_12 ;
  wire \generate_clause_modules[64].clauseModule_n_13 ;
  wire \generate_clause_modules[64].clauseModule_n_14 ;
  wire \generate_clause_modules[64].clauseModule_n_15 ;
  wire \generate_clause_modules[64].clauseModule_n_16 ;
  wire \generate_clause_modules[64].clauseModule_n_17 ;
  wire \generate_clause_modules[64].clauseModule_n_18 ;
  wire \generate_clause_modules[64].clauseModule_n_19 ;
  wire \generate_clause_modules[64].clauseModule_n_2 ;
  wire \generate_clause_modules[64].clauseModule_n_20 ;
  wire \generate_clause_modules[64].clauseModule_n_21 ;
  wire \generate_clause_modules[64].clauseModule_n_22 ;
  wire \generate_clause_modules[64].clauseModule_n_24 ;
  wire \generate_clause_modules[64].clauseModule_n_25 ;
  wire \generate_clause_modules[64].clauseModule_n_26 ;
  wire \generate_clause_modules[64].clauseModule_n_27 ;
  wire \generate_clause_modules[64].clauseModule_n_28 ;
  wire \generate_clause_modules[64].clauseModule_n_3 ;
  wire \generate_clause_modules[64].clauseModule_n_4 ;
  wire \generate_clause_modules[64].clauseModule_n_5 ;
  wire \generate_clause_modules[64].clauseModule_n_6 ;
  wire \generate_clause_modules[64].clauseModule_n_7 ;
  wire \generate_clause_modules[64].clauseModule_n_8 ;
  wire \generate_clause_modules[64].clauseModule_n_9 ;
  wire \generate_clause_modules[65].clauseModule_n_0 ;
  wire \generate_clause_modules[65].clauseModule_n_10 ;
  wire \generate_clause_modules[65].clauseModule_n_11 ;
  wire \generate_clause_modules[65].clauseModule_n_12 ;
  wire \generate_clause_modules[65].clauseModule_n_13 ;
  wire \generate_clause_modules[65].clauseModule_n_14 ;
  wire \generate_clause_modules[65].clauseModule_n_15 ;
  wire \generate_clause_modules[65].clauseModule_n_16 ;
  wire \generate_clause_modules[65].clauseModule_n_17 ;
  wire \generate_clause_modules[65].clauseModule_n_18 ;
  wire \generate_clause_modules[65].clauseModule_n_19 ;
  wire \generate_clause_modules[65].clauseModule_n_2 ;
  wire \generate_clause_modules[65].clauseModule_n_20 ;
  wire \generate_clause_modules[65].clauseModule_n_21 ;
  wire \generate_clause_modules[65].clauseModule_n_22 ;
  wire \generate_clause_modules[65].clauseModule_n_23 ;
  wire \generate_clause_modules[65].clauseModule_n_24 ;
  wire \generate_clause_modules[65].clauseModule_n_25 ;
  wire \generate_clause_modules[65].clauseModule_n_26 ;
  wire \generate_clause_modules[65].clauseModule_n_27 ;
  wire \generate_clause_modules[65].clauseModule_n_3 ;
  wire \generate_clause_modules[65].clauseModule_n_4 ;
  wire \generate_clause_modules[65].clauseModule_n_5 ;
  wire \generate_clause_modules[65].clauseModule_n_6 ;
  wire \generate_clause_modules[65].clauseModule_n_7 ;
  wire \generate_clause_modules[65].clauseModule_n_8 ;
  wire \generate_clause_modules[65].clauseModule_n_9 ;
  wire \generate_clause_modules[66].clauseModule_n_0 ;
  wire \generate_clause_modules[66].clauseModule_n_1 ;
  wire \generate_clause_modules[66].clauseModule_n_10 ;
  wire \generate_clause_modules[66].clauseModule_n_11 ;
  wire \generate_clause_modules[66].clauseModule_n_12 ;
  wire \generate_clause_modules[66].clauseModule_n_13 ;
  wire \generate_clause_modules[66].clauseModule_n_14 ;
  wire \generate_clause_modules[66].clauseModule_n_15 ;
  wire \generate_clause_modules[66].clauseModule_n_16 ;
  wire \generate_clause_modules[66].clauseModule_n_17 ;
  wire \generate_clause_modules[66].clauseModule_n_18 ;
  wire \generate_clause_modules[66].clauseModule_n_19 ;
  wire \generate_clause_modules[66].clauseModule_n_20 ;
  wire \generate_clause_modules[66].clauseModule_n_21 ;
  wire \generate_clause_modules[66].clauseModule_n_22 ;
  wire \generate_clause_modules[66].clauseModule_n_23 ;
  wire \generate_clause_modules[66].clauseModule_n_24 ;
  wire \generate_clause_modules[66].clauseModule_n_25 ;
  wire \generate_clause_modules[66].clauseModule_n_26 ;
  wire \generate_clause_modules[66].clauseModule_n_27 ;
  wire \generate_clause_modules[66].clauseModule_n_28 ;
  wire \generate_clause_modules[66].clauseModule_n_3 ;
  wire \generate_clause_modules[66].clauseModule_n_4 ;
  wire \generate_clause_modules[66].clauseModule_n_6 ;
  wire \generate_clause_modules[66].clauseModule_n_7 ;
  wire \generate_clause_modules[66].clauseModule_n_8 ;
  wire \generate_clause_modules[66].clauseModule_n_9 ;
  wire \generate_clause_modules[67].clauseModule_n_0 ;
  wire \generate_clause_modules[67].clauseModule_n_10 ;
  wire \generate_clause_modules[67].clauseModule_n_11 ;
  wire \generate_clause_modules[67].clauseModule_n_12 ;
  wire \generate_clause_modules[67].clauseModule_n_13 ;
  wire \generate_clause_modules[67].clauseModule_n_14 ;
  wire \generate_clause_modules[67].clauseModule_n_15 ;
  wire \generate_clause_modules[67].clauseModule_n_16 ;
  wire \generate_clause_modules[67].clauseModule_n_17 ;
  wire \generate_clause_modules[67].clauseModule_n_18 ;
  wire \generate_clause_modules[67].clauseModule_n_19 ;
  wire \generate_clause_modules[67].clauseModule_n_2 ;
  wire \generate_clause_modules[67].clauseModule_n_20 ;
  wire \generate_clause_modules[67].clauseModule_n_21 ;
  wire \generate_clause_modules[67].clauseModule_n_22 ;
  wire \generate_clause_modules[67].clauseModule_n_23 ;
  wire \generate_clause_modules[67].clauseModule_n_24 ;
  wire \generate_clause_modules[67].clauseModule_n_25 ;
  wire \generate_clause_modules[67].clauseModule_n_26 ;
  wire \generate_clause_modules[67].clauseModule_n_27 ;
  wire \generate_clause_modules[67].clauseModule_n_28 ;
  wire \generate_clause_modules[67].clauseModule_n_3 ;
  wire \generate_clause_modules[67].clauseModule_n_4 ;
  wire \generate_clause_modules[67].clauseModule_n_5 ;
  wire \generate_clause_modules[67].clauseModule_n_6 ;
  wire \generate_clause_modules[67].clauseModule_n_8 ;
  wire \generate_clause_modules[67].clauseModule_n_9 ;
  wire \generate_clause_modules[68].clauseModule_n_0 ;
  wire \generate_clause_modules[68].clauseModule_n_1 ;
  wire \generate_clause_modules[68].clauseModule_n_10 ;
  wire \generate_clause_modules[68].clauseModule_n_11 ;
  wire \generate_clause_modules[68].clauseModule_n_12 ;
  wire \generate_clause_modules[68].clauseModule_n_13 ;
  wire \generate_clause_modules[68].clauseModule_n_14 ;
  wire \generate_clause_modules[68].clauseModule_n_15 ;
  wire \generate_clause_modules[68].clauseModule_n_16 ;
  wire \generate_clause_modules[68].clauseModule_n_17 ;
  wire \generate_clause_modules[68].clauseModule_n_18 ;
  wire \generate_clause_modules[68].clauseModule_n_19 ;
  wire \generate_clause_modules[68].clauseModule_n_20 ;
  wire \generate_clause_modules[68].clauseModule_n_21 ;
  wire \generate_clause_modules[68].clauseModule_n_22 ;
  wire \generate_clause_modules[68].clauseModule_n_23 ;
  wire \generate_clause_modules[68].clauseModule_n_24 ;
  wire \generate_clause_modules[68].clauseModule_n_25 ;
  wire \generate_clause_modules[68].clauseModule_n_26 ;
  wire \generate_clause_modules[68].clauseModule_n_3 ;
  wire \generate_clause_modules[68].clauseModule_n_4 ;
  wire \generate_clause_modules[68].clauseModule_n_5 ;
  wire \generate_clause_modules[68].clauseModule_n_6 ;
  wire \generate_clause_modules[68].clauseModule_n_7 ;
  wire \generate_clause_modules[68].clauseModule_n_8 ;
  wire \generate_clause_modules[68].clauseModule_n_9 ;
  wire \generate_clause_modules[69].clauseModule_n_0 ;
  wire \generate_clause_modules[69].clauseModule_n_11 ;
  wire \generate_clause_modules[69].clauseModule_n_12 ;
  wire \generate_clause_modules[69].clauseModule_n_13 ;
  wire \generate_clause_modules[69].clauseModule_n_14 ;
  wire \generate_clause_modules[69].clauseModule_n_15 ;
  wire \generate_clause_modules[69].clauseModule_n_16 ;
  wire \generate_clause_modules[69].clauseModule_n_17 ;
  wire \generate_clause_modules[69].clauseModule_n_18 ;
  wire \generate_clause_modules[69].clauseModule_n_19 ;
  wire \generate_clause_modules[69].clauseModule_n_2 ;
  wire \generate_clause_modules[69].clauseModule_n_20 ;
  wire \generate_clause_modules[69].clauseModule_n_21 ;
  wire \generate_clause_modules[69].clauseModule_n_22 ;
  wire \generate_clause_modules[69].clauseModule_n_23 ;
  wire \generate_clause_modules[69].clauseModule_n_24 ;
  wire \generate_clause_modules[69].clauseModule_n_25 ;
  wire \generate_clause_modules[69].clauseModule_n_26 ;
  wire \generate_clause_modules[69].clauseModule_n_27 ;
  wire \generate_clause_modules[69].clauseModule_n_28 ;
  wire \generate_clause_modules[69].clauseModule_n_3 ;
  wire \generate_clause_modules[69].clauseModule_n_4 ;
  wire \generate_clause_modules[69].clauseModule_n_5 ;
  wire \generate_clause_modules[69].clauseModule_n_6 ;
  wire \generate_clause_modules[69].clauseModule_n_7 ;
  wire \generate_clause_modules[69].clauseModule_n_8 ;
  wire \generate_clause_modules[69].clauseModule_n_9 ;
  wire \generate_clause_modules[6].clauseModule_n_0 ;
  wire \generate_clause_modules[6].clauseModule_n_1 ;
  wire \generate_clause_modules[6].clauseModule_n_10 ;
  wire \generate_clause_modules[6].clauseModule_n_11 ;
  wire \generate_clause_modules[6].clauseModule_n_12 ;
  wire \generate_clause_modules[6].clauseModule_n_13 ;
  wire \generate_clause_modules[6].clauseModule_n_14 ;
  wire \generate_clause_modules[6].clauseModule_n_15 ;
  wire \generate_clause_modules[6].clauseModule_n_16 ;
  wire \generate_clause_modules[6].clauseModule_n_17 ;
  wire \generate_clause_modules[6].clauseModule_n_18 ;
  wire \generate_clause_modules[6].clauseModule_n_19 ;
  wire \generate_clause_modules[6].clauseModule_n_20 ;
  wire \generate_clause_modules[6].clauseModule_n_21 ;
  wire \generate_clause_modules[6].clauseModule_n_22 ;
  wire \generate_clause_modules[6].clauseModule_n_23 ;
  wire \generate_clause_modules[6].clauseModule_n_24 ;
  wire \generate_clause_modules[6].clauseModule_n_25 ;
  wire \generate_clause_modules[6].clauseModule_n_26 ;
  wire \generate_clause_modules[6].clauseModule_n_29 ;
  wire \generate_clause_modules[6].clauseModule_n_3 ;
  wire \generate_clause_modules[6].clauseModule_n_30 ;
  wire \generate_clause_modules[6].clauseModule_n_31 ;
  wire \generate_clause_modules[6].clauseModule_n_4 ;
  wire \generate_clause_modules[6].clauseModule_n_5 ;
  wire \generate_clause_modules[6].clauseModule_n_6 ;
  wire \generate_clause_modules[6].clauseModule_n_7 ;
  wire \generate_clause_modules[6].clauseModule_n_9 ;
  wire \generate_clause_modules[70].clauseModule_n_0 ;
  wire \generate_clause_modules[70].clauseModule_n_1 ;
  wire \generate_clause_modules[70].clauseModule_n_10 ;
  wire \generate_clause_modules[70].clauseModule_n_11 ;
  wire \generate_clause_modules[70].clauseModule_n_12 ;
  wire \generate_clause_modules[70].clauseModule_n_13 ;
  wire \generate_clause_modules[70].clauseModule_n_14 ;
  wire \generate_clause_modules[70].clauseModule_n_15 ;
  wire \generate_clause_modules[70].clauseModule_n_16 ;
  wire \generate_clause_modules[70].clauseModule_n_17 ;
  wire \generate_clause_modules[70].clauseModule_n_18 ;
  wire \generate_clause_modules[70].clauseModule_n_19 ;
  wire \generate_clause_modules[70].clauseModule_n_2 ;
  wire \generate_clause_modules[70].clauseModule_n_20 ;
  wire \generate_clause_modules[70].clauseModule_n_21 ;
  wire \generate_clause_modules[70].clauseModule_n_22 ;
  wire \generate_clause_modules[70].clauseModule_n_23 ;
  wire \generate_clause_modules[70].clauseModule_n_24 ;
  wire \generate_clause_modules[70].clauseModule_n_25 ;
  wire \generate_clause_modules[70].clauseModule_n_26 ;
  wire \generate_clause_modules[70].clauseModule_n_4 ;
  wire \generate_clause_modules[70].clauseModule_n_5 ;
  wire \generate_clause_modules[70].clauseModule_n_6 ;
  wire \generate_clause_modules[70].clauseModule_n_7 ;
  wire \generate_clause_modules[70].clauseModule_n_8 ;
  wire \generate_clause_modules[70].clauseModule_n_9 ;
  wire \generate_clause_modules[71].clauseModule_n_0 ;
  wire \generate_clause_modules[71].clauseModule_n_1 ;
  wire \generate_clause_modules[71].clauseModule_n_10 ;
  wire \generate_clause_modules[71].clauseModule_n_11 ;
  wire \generate_clause_modules[71].clauseModule_n_12 ;
  wire \generate_clause_modules[71].clauseModule_n_13 ;
  wire \generate_clause_modules[71].clauseModule_n_14 ;
  wire \generate_clause_modules[71].clauseModule_n_15 ;
  wire \generate_clause_modules[71].clauseModule_n_16 ;
  wire \generate_clause_modules[71].clauseModule_n_17 ;
  wire \generate_clause_modules[71].clauseModule_n_18 ;
  wire \generate_clause_modules[71].clauseModule_n_19 ;
  wire \generate_clause_modules[71].clauseModule_n_20 ;
  wire \generate_clause_modules[71].clauseModule_n_21 ;
  wire \generate_clause_modules[71].clauseModule_n_22 ;
  wire \generate_clause_modules[71].clauseModule_n_23 ;
  wire \generate_clause_modules[71].clauseModule_n_24 ;
  wire \generate_clause_modules[71].clauseModule_n_25 ;
  wire \generate_clause_modules[71].clauseModule_n_26 ;
  wire \generate_clause_modules[71].clauseModule_n_27 ;
  wire \generate_clause_modules[71].clauseModule_n_28 ;
  wire \generate_clause_modules[71].clauseModule_n_29 ;
  wire \generate_clause_modules[71].clauseModule_n_3 ;
  wire \generate_clause_modules[71].clauseModule_n_31 ;
  wire \generate_clause_modules[71].clauseModule_n_4 ;
  wire \generate_clause_modules[71].clauseModule_n_5 ;
  wire \generate_clause_modules[71].clauseModule_n_6 ;
  wire \generate_clause_modules[71].clauseModule_n_7 ;
  wire \generate_clause_modules[71].clauseModule_n_8 ;
  wire \generate_clause_modules[71].clauseModule_n_9 ;
  wire \generate_clause_modules[72].clauseModule_n_0 ;
  wire \generate_clause_modules[72].clauseModule_n_1 ;
  wire \generate_clause_modules[72].clauseModule_n_10 ;
  wire \generate_clause_modules[72].clauseModule_n_11 ;
  wire \generate_clause_modules[72].clauseModule_n_12 ;
  wire \generate_clause_modules[72].clauseModule_n_13 ;
  wire \generate_clause_modules[72].clauseModule_n_14 ;
  wire \generate_clause_modules[72].clauseModule_n_15 ;
  wire \generate_clause_modules[72].clauseModule_n_16 ;
  wire \generate_clause_modules[72].clauseModule_n_17 ;
  wire \generate_clause_modules[72].clauseModule_n_18 ;
  wire \generate_clause_modules[72].clauseModule_n_19 ;
  wire \generate_clause_modules[72].clauseModule_n_2 ;
  wire \generate_clause_modules[72].clauseModule_n_20 ;
  wire \generate_clause_modules[72].clauseModule_n_21 ;
  wire \generate_clause_modules[72].clauseModule_n_22 ;
  wire \generate_clause_modules[72].clauseModule_n_23 ;
  wire \generate_clause_modules[72].clauseModule_n_24 ;
  wire \generate_clause_modules[72].clauseModule_n_25 ;
  wire \generate_clause_modules[72].clauseModule_n_26 ;
  wire \generate_clause_modules[72].clauseModule_n_27 ;
  wire \generate_clause_modules[72].clauseModule_n_4 ;
  wire \generate_clause_modules[72].clauseModule_n_5 ;
  wire \generate_clause_modules[72].clauseModule_n_7 ;
  wire \generate_clause_modules[72].clauseModule_n_8 ;
  wire \generate_clause_modules[72].clauseModule_n_9 ;
  wire \generate_clause_modules[73].clauseModule_n_0 ;
  wire \generate_clause_modules[73].clauseModule_n_10 ;
  wire \generate_clause_modules[73].clauseModule_n_11 ;
  wire \generate_clause_modules[73].clauseModule_n_12 ;
  wire \generate_clause_modules[73].clauseModule_n_13 ;
  wire \generate_clause_modules[73].clauseModule_n_14 ;
  wire \generate_clause_modules[73].clauseModule_n_15 ;
  wire \generate_clause_modules[73].clauseModule_n_16 ;
  wire \generate_clause_modules[73].clauseModule_n_17 ;
  wire \generate_clause_modules[73].clauseModule_n_18 ;
  wire \generate_clause_modules[73].clauseModule_n_19 ;
  wire \generate_clause_modules[73].clauseModule_n_2 ;
  wire \generate_clause_modules[73].clauseModule_n_20 ;
  wire \generate_clause_modules[73].clauseModule_n_21 ;
  wire \generate_clause_modules[73].clauseModule_n_22 ;
  wire \generate_clause_modules[73].clauseModule_n_23 ;
  wire \generate_clause_modules[73].clauseModule_n_24 ;
  wire \generate_clause_modules[73].clauseModule_n_25 ;
  wire \generate_clause_modules[73].clauseModule_n_26 ;
  wire \generate_clause_modules[73].clauseModule_n_27 ;
  wire \generate_clause_modules[73].clauseModule_n_28 ;
  wire \generate_clause_modules[73].clauseModule_n_3 ;
  wire \generate_clause_modules[73].clauseModule_n_4 ;
  wire \generate_clause_modules[73].clauseModule_n_5 ;
  wire \generate_clause_modules[73].clauseModule_n_6 ;
  wire \generate_clause_modules[73].clauseModule_n_8 ;
  wire \generate_clause_modules[73].clauseModule_n_9 ;
  wire \generate_clause_modules[74].clauseModule_n_0 ;
  wire \generate_clause_modules[74].clauseModule_n_1 ;
  wire \generate_clause_modules[74].clauseModule_n_10 ;
  wire \generate_clause_modules[74].clauseModule_n_11 ;
  wire \generate_clause_modules[74].clauseModule_n_12 ;
  wire \generate_clause_modules[74].clauseModule_n_13 ;
  wire \generate_clause_modules[74].clauseModule_n_14 ;
  wire \generate_clause_modules[74].clauseModule_n_15 ;
  wire \generate_clause_modules[74].clauseModule_n_16 ;
  wire \generate_clause_modules[74].clauseModule_n_17 ;
  wire \generate_clause_modules[74].clauseModule_n_18 ;
  wire \generate_clause_modules[74].clauseModule_n_19 ;
  wire \generate_clause_modules[74].clauseModule_n_20 ;
  wire \generate_clause_modules[74].clauseModule_n_21 ;
  wire \generate_clause_modules[74].clauseModule_n_22 ;
  wire \generate_clause_modules[74].clauseModule_n_23 ;
  wire \generate_clause_modules[74].clauseModule_n_24 ;
  wire \generate_clause_modules[74].clauseModule_n_25 ;
  wire \generate_clause_modules[74].clauseModule_n_26 ;
  wire \generate_clause_modules[74].clauseModule_n_27 ;
  wire \generate_clause_modules[74].clauseModule_n_28 ;
  wire \generate_clause_modules[74].clauseModule_n_3 ;
  wire \generate_clause_modules[74].clauseModule_n_4 ;
  wire \generate_clause_modules[74].clauseModule_n_5 ;
  wire \generate_clause_modules[74].clauseModule_n_6 ;
  wire \generate_clause_modules[74].clauseModule_n_7 ;
  wire \generate_clause_modules[74].clauseModule_n_8 ;
  wire \generate_clause_modules[74].clauseModule_n_9 ;
  wire \generate_clause_modules[75].clauseModule_n_0 ;
  wire \generate_clause_modules[75].clauseModule_n_1 ;
  wire \generate_clause_modules[75].clauseModule_n_10 ;
  wire \generate_clause_modules[75].clauseModule_n_12 ;
  wire \generate_clause_modules[75].clauseModule_n_13 ;
  wire \generate_clause_modules[75].clauseModule_n_14 ;
  wire \generate_clause_modules[75].clauseModule_n_15 ;
  wire \generate_clause_modules[75].clauseModule_n_16 ;
  wire \generate_clause_modules[75].clauseModule_n_17 ;
  wire \generate_clause_modules[75].clauseModule_n_18 ;
  wire \generate_clause_modules[75].clauseModule_n_19 ;
  wire \generate_clause_modules[75].clauseModule_n_20 ;
  wire \generate_clause_modules[75].clauseModule_n_21 ;
  wire \generate_clause_modules[75].clauseModule_n_22 ;
  wire \generate_clause_modules[75].clauseModule_n_23 ;
  wire \generate_clause_modules[75].clauseModule_n_24 ;
  wire \generate_clause_modules[75].clauseModule_n_25 ;
  wire \generate_clause_modules[75].clauseModule_n_26 ;
  wire \generate_clause_modules[75].clauseModule_n_27 ;
  wire \generate_clause_modules[75].clauseModule_n_28 ;
  wire \generate_clause_modules[75].clauseModule_n_29 ;
  wire \generate_clause_modules[75].clauseModule_n_3 ;
  wire \generate_clause_modules[75].clauseModule_n_4 ;
  wire \generate_clause_modules[75].clauseModule_n_5 ;
  wire \generate_clause_modules[75].clauseModule_n_6 ;
  wire \generate_clause_modules[75].clauseModule_n_7 ;
  wire \generate_clause_modules[75].clauseModule_n_8 ;
  wire \generate_clause_modules[75].clauseModule_n_9 ;
  wire \generate_clause_modules[76].clauseModule_n_0 ;
  wire \generate_clause_modules[76].clauseModule_n_10 ;
  wire \generate_clause_modules[76].clauseModule_n_11 ;
  wire \generate_clause_modules[76].clauseModule_n_12 ;
  wire \generate_clause_modules[76].clauseModule_n_13 ;
  wire \generate_clause_modules[76].clauseModule_n_14 ;
  wire \generate_clause_modules[76].clauseModule_n_15 ;
  wire \generate_clause_modules[76].clauseModule_n_16 ;
  wire \generate_clause_modules[76].clauseModule_n_17 ;
  wire \generate_clause_modules[76].clauseModule_n_18 ;
  wire \generate_clause_modules[76].clauseModule_n_19 ;
  wire \generate_clause_modules[76].clauseModule_n_2 ;
  wire \generate_clause_modules[76].clauseModule_n_20 ;
  wire \generate_clause_modules[76].clauseModule_n_21 ;
  wire \generate_clause_modules[76].clauseModule_n_22 ;
  wire \generate_clause_modules[76].clauseModule_n_24 ;
  wire \generate_clause_modules[76].clauseModule_n_25 ;
  wire \generate_clause_modules[76].clauseModule_n_26 ;
  wire \generate_clause_modules[76].clauseModule_n_27 ;
  wire \generate_clause_modules[76].clauseModule_n_28 ;
  wire \generate_clause_modules[76].clauseModule_n_3 ;
  wire \generate_clause_modules[76].clauseModule_n_4 ;
  wire \generate_clause_modules[76].clauseModule_n_5 ;
  wire \generate_clause_modules[76].clauseModule_n_6 ;
  wire \generate_clause_modules[76].clauseModule_n_7 ;
  wire \generate_clause_modules[76].clauseModule_n_8 ;
  wire \generate_clause_modules[76].clauseModule_n_9 ;
  wire \generate_clause_modules[77].clauseModule_n_0 ;
  wire \generate_clause_modules[77].clauseModule_n_1 ;
  wire \generate_clause_modules[77].clauseModule_n_10 ;
  wire \generate_clause_modules[77].clauseModule_n_11 ;
  wire \generate_clause_modules[77].clauseModule_n_12 ;
  wire \generate_clause_modules[77].clauseModule_n_13 ;
  wire \generate_clause_modules[77].clauseModule_n_14 ;
  wire \generate_clause_modules[77].clauseModule_n_15 ;
  wire \generate_clause_modules[77].clauseModule_n_16 ;
  wire \generate_clause_modules[77].clauseModule_n_17 ;
  wire \generate_clause_modules[77].clauseModule_n_18 ;
  wire \generate_clause_modules[77].clauseModule_n_19 ;
  wire \generate_clause_modules[77].clauseModule_n_20 ;
  wire \generate_clause_modules[77].clauseModule_n_21 ;
  wire \generate_clause_modules[77].clauseModule_n_22 ;
  wire \generate_clause_modules[77].clauseModule_n_23 ;
  wire \generate_clause_modules[77].clauseModule_n_24 ;
  wire \generate_clause_modules[77].clauseModule_n_25 ;
  wire \generate_clause_modules[77].clauseModule_n_26 ;
  wire \generate_clause_modules[77].clauseModule_n_27 ;
  wire \generate_clause_modules[77].clauseModule_n_28 ;
  wire \generate_clause_modules[77].clauseModule_n_3 ;
  wire \generate_clause_modules[77].clauseModule_n_4 ;
  wire \generate_clause_modules[77].clauseModule_n_5 ;
  wire \generate_clause_modules[77].clauseModule_n_6 ;
  wire \generate_clause_modules[77].clauseModule_n_7 ;
  wire \generate_clause_modules[77].clauseModule_n_8 ;
  wire \generate_clause_modules[77].clauseModule_n_9 ;
  wire \generate_clause_modules[78].clauseModule_n_0 ;
  wire \generate_clause_modules[78].clauseModule_n_1 ;
  wire \generate_clause_modules[78].clauseModule_n_10 ;
  wire \generate_clause_modules[78].clauseModule_n_11 ;
  wire \generate_clause_modules[78].clauseModule_n_12 ;
  wire \generate_clause_modules[78].clauseModule_n_13 ;
  wire \generate_clause_modules[78].clauseModule_n_14 ;
  wire \generate_clause_modules[78].clauseModule_n_15 ;
  wire \generate_clause_modules[78].clauseModule_n_16 ;
  wire \generate_clause_modules[78].clauseModule_n_17 ;
  wire \generate_clause_modules[78].clauseModule_n_18 ;
  wire \generate_clause_modules[78].clauseModule_n_19 ;
  wire \generate_clause_modules[78].clauseModule_n_2 ;
  wire \generate_clause_modules[78].clauseModule_n_20 ;
  wire \generate_clause_modules[78].clauseModule_n_21 ;
  wire \generate_clause_modules[78].clauseModule_n_22 ;
  wire \generate_clause_modules[78].clauseModule_n_23 ;
  wire \generate_clause_modules[78].clauseModule_n_24 ;
  wire \generate_clause_modules[78].clauseModule_n_25 ;
  wire \generate_clause_modules[78].clauseModule_n_26 ;
  wire \generate_clause_modules[78].clauseModule_n_27 ;
  wire \generate_clause_modules[78].clauseModule_n_28 ;
  wire \generate_clause_modules[78].clauseModule_n_29 ;
  wire \generate_clause_modules[78].clauseModule_n_3 ;
  wire \generate_clause_modules[78].clauseModule_n_4 ;
  wire \generate_clause_modules[78].clauseModule_n_7 ;
  wire \generate_clause_modules[78].clauseModule_n_8 ;
  wire \generate_clause_modules[78].clauseModule_n_9 ;
  wire \generate_clause_modules[79].clauseModule_n_0 ;
  wire \generate_clause_modules[79].clauseModule_n_1 ;
  wire \generate_clause_modules[79].clauseModule_n_10 ;
  wire \generate_clause_modules[79].clauseModule_n_11 ;
  wire \generate_clause_modules[79].clauseModule_n_12 ;
  wire \generate_clause_modules[79].clauseModule_n_13 ;
  wire \generate_clause_modules[79].clauseModule_n_14 ;
  wire \generate_clause_modules[79].clauseModule_n_15 ;
  wire \generate_clause_modules[79].clauseModule_n_16 ;
  wire \generate_clause_modules[79].clauseModule_n_17 ;
  wire \generate_clause_modules[79].clauseModule_n_18 ;
  wire \generate_clause_modules[79].clauseModule_n_19 ;
  wire \generate_clause_modules[79].clauseModule_n_20 ;
  wire \generate_clause_modules[79].clauseModule_n_21 ;
  wire \generate_clause_modules[79].clauseModule_n_22 ;
  wire \generate_clause_modules[79].clauseModule_n_23 ;
  wire \generate_clause_modules[79].clauseModule_n_24 ;
  wire \generate_clause_modules[79].clauseModule_n_25 ;
  wire \generate_clause_modules[79].clauseModule_n_3 ;
  wire \generate_clause_modules[79].clauseModule_n_4 ;
  wire \generate_clause_modules[79].clauseModule_n_5 ;
  wire \generate_clause_modules[79].clauseModule_n_6 ;
  wire \generate_clause_modules[79].clauseModule_n_7 ;
  wire \generate_clause_modules[79].clauseModule_n_8 ;
  wire \generate_clause_modules[79].clauseModule_n_9 ;
  wire \generate_clause_modules[7].clauseModule_n_0 ;
  wire \generate_clause_modules[7].clauseModule_n_10 ;
  wire \generate_clause_modules[7].clauseModule_n_11 ;
  wire \generate_clause_modules[7].clauseModule_n_12 ;
  wire \generate_clause_modules[7].clauseModule_n_13 ;
  wire \generate_clause_modules[7].clauseModule_n_14 ;
  wire \generate_clause_modules[7].clauseModule_n_15 ;
  wire \generate_clause_modules[7].clauseModule_n_16 ;
  wire \generate_clause_modules[7].clauseModule_n_17 ;
  wire \generate_clause_modules[7].clauseModule_n_18 ;
  wire \generate_clause_modules[7].clauseModule_n_19 ;
  wire \generate_clause_modules[7].clauseModule_n_2 ;
  wire \generate_clause_modules[7].clauseModule_n_20 ;
  wire \generate_clause_modules[7].clauseModule_n_21 ;
  wire \generate_clause_modules[7].clauseModule_n_22 ;
  wire \generate_clause_modules[7].clauseModule_n_23 ;
  wire \generate_clause_modules[7].clauseModule_n_24 ;
  wire \generate_clause_modules[7].clauseModule_n_25 ;
  wire \generate_clause_modules[7].clauseModule_n_26 ;
  wire \generate_clause_modules[7].clauseModule_n_27 ;
  wire \generate_clause_modules[7].clauseModule_n_28 ;
  wire \generate_clause_modules[7].clauseModule_n_29 ;
  wire \generate_clause_modules[7].clauseModule_n_3 ;
  wire \generate_clause_modules[7].clauseModule_n_30 ;
  wire \generate_clause_modules[7].clauseModule_n_4 ;
  wire \generate_clause_modules[7].clauseModule_n_5 ;
  wire \generate_clause_modules[7].clauseModule_n_6 ;
  wire \generate_clause_modules[7].clauseModule_n_7 ;
  wire \generate_clause_modules[7].clauseModule_n_8 ;
  wire \generate_clause_modules[7].clauseModule_n_9 ;
  wire \generate_clause_modules[80].clauseModule_n_0 ;
  wire \generate_clause_modules[80].clauseModule_n_10 ;
  wire \generate_clause_modules[80].clauseModule_n_11 ;
  wire \generate_clause_modules[80].clauseModule_n_12 ;
  wire \generate_clause_modules[80].clauseModule_n_13 ;
  wire \generate_clause_modules[80].clauseModule_n_14 ;
  wire \generate_clause_modules[80].clauseModule_n_15 ;
  wire \generate_clause_modules[80].clauseModule_n_16 ;
  wire \generate_clause_modules[80].clauseModule_n_17 ;
  wire \generate_clause_modules[80].clauseModule_n_18 ;
  wire \generate_clause_modules[80].clauseModule_n_19 ;
  wire \generate_clause_modules[80].clauseModule_n_2 ;
  wire \generate_clause_modules[80].clauseModule_n_20 ;
  wire \generate_clause_modules[80].clauseModule_n_21 ;
  wire \generate_clause_modules[80].clauseModule_n_22 ;
  wire \generate_clause_modules[80].clauseModule_n_23 ;
  wire \generate_clause_modules[80].clauseModule_n_24 ;
  wire \generate_clause_modules[80].clauseModule_n_25 ;
  wire \generate_clause_modules[80].clauseModule_n_26 ;
  wire \generate_clause_modules[80].clauseModule_n_27 ;
  wire \generate_clause_modules[80].clauseModule_n_28 ;
  wire \generate_clause_modules[80].clauseModule_n_3 ;
  wire \generate_clause_modules[80].clauseModule_n_30 ;
  wire \generate_clause_modules[80].clauseModule_n_4 ;
  wire \generate_clause_modules[80].clauseModule_n_5 ;
  wire \generate_clause_modules[80].clauseModule_n_6 ;
  wire \generate_clause_modules[80].clauseModule_n_7 ;
  wire \generate_clause_modules[80].clauseModule_n_8 ;
  wire \generate_clause_modules[80].clauseModule_n_9 ;
  wire \generate_clause_modules[81].clauseModule_n_0 ;
  wire \generate_clause_modules[81].clauseModule_n_11 ;
  wire \generate_clause_modules[81].clauseModule_n_12 ;
  wire \generate_clause_modules[81].clauseModule_n_13 ;
  wire \generate_clause_modules[81].clauseModule_n_14 ;
  wire \generate_clause_modules[81].clauseModule_n_15 ;
  wire \generate_clause_modules[81].clauseModule_n_16 ;
  wire \generate_clause_modules[81].clauseModule_n_17 ;
  wire \generate_clause_modules[81].clauseModule_n_18 ;
  wire \generate_clause_modules[81].clauseModule_n_19 ;
  wire \generate_clause_modules[81].clauseModule_n_2 ;
  wire \generate_clause_modules[81].clauseModule_n_20 ;
  wire \generate_clause_modules[81].clauseModule_n_21 ;
  wire \generate_clause_modules[81].clauseModule_n_22 ;
  wire \generate_clause_modules[81].clauseModule_n_23 ;
  wire \generate_clause_modules[81].clauseModule_n_24 ;
  wire \generate_clause_modules[81].clauseModule_n_25 ;
  wire \generate_clause_modules[81].clauseModule_n_26 ;
  wire \generate_clause_modules[81].clauseModule_n_27 ;
  wire \generate_clause_modules[81].clauseModule_n_28 ;
  wire \generate_clause_modules[81].clauseModule_n_3 ;
  wire \generate_clause_modules[81].clauseModule_n_4 ;
  wire \generate_clause_modules[81].clauseModule_n_5 ;
  wire \generate_clause_modules[81].clauseModule_n_6 ;
  wire \generate_clause_modules[81].clauseModule_n_7 ;
  wire \generate_clause_modules[81].clauseModule_n_8 ;
  wire \generate_clause_modules[81].clauseModule_n_9 ;
  wire \generate_clause_modules[82].clauseModule_n_0 ;
  wire \generate_clause_modules[82].clauseModule_n_1 ;
  wire \generate_clause_modules[82].clauseModule_n_10 ;
  wire \generate_clause_modules[82].clauseModule_n_11 ;
  wire \generate_clause_modules[82].clauseModule_n_12 ;
  wire \generate_clause_modules[82].clauseModule_n_13 ;
  wire \generate_clause_modules[82].clauseModule_n_14 ;
  wire \generate_clause_modules[82].clauseModule_n_15 ;
  wire \generate_clause_modules[82].clauseModule_n_16 ;
  wire \generate_clause_modules[82].clauseModule_n_17 ;
  wire \generate_clause_modules[82].clauseModule_n_18 ;
  wire \generate_clause_modules[82].clauseModule_n_19 ;
  wire \generate_clause_modules[82].clauseModule_n_2 ;
  wire \generate_clause_modules[82].clauseModule_n_20 ;
  wire \generate_clause_modules[82].clauseModule_n_21 ;
  wire \generate_clause_modules[82].clauseModule_n_22 ;
  wire \generate_clause_modules[82].clauseModule_n_23 ;
  wire \generate_clause_modules[82].clauseModule_n_24 ;
  wire \generate_clause_modules[82].clauseModule_n_25 ;
  wire \generate_clause_modules[82].clauseModule_n_26 ;
  wire \generate_clause_modules[82].clauseModule_n_3 ;
  wire \generate_clause_modules[82].clauseModule_n_4 ;
  wire \generate_clause_modules[82].clauseModule_n_6 ;
  wire \generate_clause_modules[82].clauseModule_n_7 ;
  wire \generate_clause_modules[82].clauseModule_n_8 ;
  wire \generate_clause_modules[82].clauseModule_n_9 ;
  wire \generate_clause_modules[83].clauseModule_n_0 ;
  wire \generate_clause_modules[83].clauseModule_n_1 ;
  wire \generate_clause_modules[83].clauseModule_n_10 ;
  wire \generate_clause_modules[83].clauseModule_n_11 ;
  wire \generate_clause_modules[83].clauseModule_n_12 ;
  wire \generate_clause_modules[83].clauseModule_n_13 ;
  wire \generate_clause_modules[83].clauseModule_n_14 ;
  wire \generate_clause_modules[83].clauseModule_n_15 ;
  wire \generate_clause_modules[83].clauseModule_n_16 ;
  wire \generate_clause_modules[83].clauseModule_n_17 ;
  wire \generate_clause_modules[83].clauseModule_n_18 ;
  wire \generate_clause_modules[83].clauseModule_n_19 ;
  wire \generate_clause_modules[83].clauseModule_n_20 ;
  wire \generate_clause_modules[83].clauseModule_n_21 ;
  wire \generate_clause_modules[83].clauseModule_n_22 ;
  wire \generate_clause_modules[83].clauseModule_n_23 ;
  wire \generate_clause_modules[83].clauseModule_n_24 ;
  wire \generate_clause_modules[83].clauseModule_n_25 ;
  wire \generate_clause_modules[83].clauseModule_n_26 ;
  wire \generate_clause_modules[83].clauseModule_n_27 ;
  wire \generate_clause_modules[83].clauseModule_n_28 ;
  wire \generate_clause_modules[83].clauseModule_n_3 ;
  wire \generate_clause_modules[83].clauseModule_n_30 ;
  wire \generate_clause_modules[83].clauseModule_n_4 ;
  wire \generate_clause_modules[83].clauseModule_n_5 ;
  wire \generate_clause_modules[83].clauseModule_n_6 ;
  wire \generate_clause_modules[83].clauseModule_n_7 ;
  wire \generate_clause_modules[83].clauseModule_n_8 ;
  wire \generate_clause_modules[83].clauseModule_n_9 ;
  wire \generate_clause_modules[84].clauseModule_n_0 ;
  wire \generate_clause_modules[84].clauseModule_n_1 ;
  wire \generate_clause_modules[84].clauseModule_n_10 ;
  wire \generate_clause_modules[84].clauseModule_n_11 ;
  wire \generate_clause_modules[84].clauseModule_n_12 ;
  wire \generate_clause_modules[84].clauseModule_n_13 ;
  wire \generate_clause_modules[84].clauseModule_n_14 ;
  wire \generate_clause_modules[84].clauseModule_n_15 ;
  wire \generate_clause_modules[84].clauseModule_n_16 ;
  wire \generate_clause_modules[84].clauseModule_n_17 ;
  wire \generate_clause_modules[84].clauseModule_n_18 ;
  wire \generate_clause_modules[84].clauseModule_n_19 ;
  wire \generate_clause_modules[84].clauseModule_n_2 ;
  wire \generate_clause_modules[84].clauseModule_n_20 ;
  wire \generate_clause_modules[84].clauseModule_n_21 ;
  wire \generate_clause_modules[84].clauseModule_n_22 ;
  wire \generate_clause_modules[84].clauseModule_n_23 ;
  wire \generate_clause_modules[84].clauseModule_n_24 ;
  wire \generate_clause_modules[84].clauseModule_n_25 ;
  wire \generate_clause_modules[84].clauseModule_n_26 ;
  wire \generate_clause_modules[84].clauseModule_n_27 ;
  wire \generate_clause_modules[84].clauseModule_n_28 ;
  wire \generate_clause_modules[84].clauseModule_n_29 ;
  wire \generate_clause_modules[84].clauseModule_n_4 ;
  wire \generate_clause_modules[84].clauseModule_n_5 ;
  wire \generate_clause_modules[84].clauseModule_n_7 ;
  wire \generate_clause_modules[84].clauseModule_n_8 ;
  wire \generate_clause_modules[84].clauseModule_n_9 ;
  wire \generate_clause_modules[85].clauseModule_n_0 ;
  wire \generate_clause_modules[85].clauseModule_n_1 ;
  wire \generate_clause_modules[85].clauseModule_n_10 ;
  wire \generate_clause_modules[85].clauseModule_n_11 ;
  wire \generate_clause_modules[85].clauseModule_n_12 ;
  wire \generate_clause_modules[85].clauseModule_n_13 ;
  wire \generate_clause_modules[85].clauseModule_n_14 ;
  wire \generate_clause_modules[85].clauseModule_n_15 ;
  wire \generate_clause_modules[85].clauseModule_n_16 ;
  wire \generate_clause_modules[85].clauseModule_n_17 ;
  wire \generate_clause_modules[85].clauseModule_n_18 ;
  wire \generate_clause_modules[85].clauseModule_n_19 ;
  wire \generate_clause_modules[85].clauseModule_n_20 ;
  wire \generate_clause_modules[85].clauseModule_n_21 ;
  wire \generate_clause_modules[85].clauseModule_n_22 ;
  wire \generate_clause_modules[85].clauseModule_n_23 ;
  wire \generate_clause_modules[85].clauseModule_n_24 ;
  wire \generate_clause_modules[85].clauseModule_n_25 ;
  wire \generate_clause_modules[85].clauseModule_n_26 ;
  wire \generate_clause_modules[85].clauseModule_n_27 ;
  wire \generate_clause_modules[85].clauseModule_n_3 ;
  wire \generate_clause_modules[85].clauseModule_n_4 ;
  wire \generate_clause_modules[85].clauseModule_n_5 ;
  wire \generate_clause_modules[85].clauseModule_n_6 ;
  wire \generate_clause_modules[85].clauseModule_n_7 ;
  wire \generate_clause_modules[85].clauseModule_n_9 ;
  wire \generate_clause_modules[86].clauseModule_n_0 ;
  wire \generate_clause_modules[86].clauseModule_n_1 ;
  wire \generate_clause_modules[86].clauseModule_n_10 ;
  wire \generate_clause_modules[86].clauseModule_n_11 ;
  wire \generate_clause_modules[86].clauseModule_n_12 ;
  wire \generate_clause_modules[86].clauseModule_n_13 ;
  wire \generate_clause_modules[86].clauseModule_n_14 ;
  wire \generate_clause_modules[86].clauseModule_n_15 ;
  wire \generate_clause_modules[86].clauseModule_n_16 ;
  wire \generate_clause_modules[86].clauseModule_n_17 ;
  wire \generate_clause_modules[86].clauseModule_n_18 ;
  wire \generate_clause_modules[86].clauseModule_n_19 ;
  wire \generate_clause_modules[86].clauseModule_n_2 ;
  wire \generate_clause_modules[86].clauseModule_n_20 ;
  wire \generate_clause_modules[86].clauseModule_n_21 ;
  wire \generate_clause_modules[86].clauseModule_n_22 ;
  wire \generate_clause_modules[86].clauseModule_n_23 ;
  wire \generate_clause_modules[86].clauseModule_n_24 ;
  wire \generate_clause_modules[86].clauseModule_n_25 ;
  wire \generate_clause_modules[86].clauseModule_n_26 ;
  wire \generate_clause_modules[86].clauseModule_n_27 ;
  wire \generate_clause_modules[86].clauseModule_n_28 ;
  wire \generate_clause_modules[86].clauseModule_n_4 ;
  wire \generate_clause_modules[86].clauseModule_n_5 ;
  wire \generate_clause_modules[86].clauseModule_n_6 ;
  wire \generate_clause_modules[86].clauseModule_n_7 ;
  wire \generate_clause_modules[86].clauseModule_n_8 ;
  wire \generate_clause_modules[86].clauseModule_n_9 ;
  wire \generate_clause_modules[87].clauseModule_n_0 ;
  wire \generate_clause_modules[87].clauseModule_n_1 ;
  wire \generate_clause_modules[87].clauseModule_n_10 ;
  wire \generate_clause_modules[87].clauseModule_n_12 ;
  wire \generate_clause_modules[87].clauseModule_n_13 ;
  wire \generate_clause_modules[87].clauseModule_n_14 ;
  wire \generate_clause_modules[87].clauseModule_n_15 ;
  wire \generate_clause_modules[87].clauseModule_n_16 ;
  wire \generate_clause_modules[87].clauseModule_n_17 ;
  wire \generate_clause_modules[87].clauseModule_n_18 ;
  wire \generate_clause_modules[87].clauseModule_n_19 ;
  wire \generate_clause_modules[87].clauseModule_n_2 ;
  wire \generate_clause_modules[87].clauseModule_n_20 ;
  wire \generate_clause_modules[87].clauseModule_n_21 ;
  wire \generate_clause_modules[87].clauseModule_n_22 ;
  wire \generate_clause_modules[87].clauseModule_n_23 ;
  wire \generate_clause_modules[87].clauseModule_n_24 ;
  wire \generate_clause_modules[87].clauseModule_n_25 ;
  wire \generate_clause_modules[87].clauseModule_n_26 ;
  wire \generate_clause_modules[87].clauseModule_n_27 ;
  wire \generate_clause_modules[87].clauseModule_n_28 ;
  wire \generate_clause_modules[87].clauseModule_n_29 ;
  wire \generate_clause_modules[87].clauseModule_n_4 ;
  wire \generate_clause_modules[87].clauseModule_n_5 ;
  wire \generate_clause_modules[87].clauseModule_n_6 ;
  wire \generate_clause_modules[87].clauseModule_n_7 ;
  wire \generate_clause_modules[87].clauseModule_n_8 ;
  wire \generate_clause_modules[87].clauseModule_n_9 ;
  wire \generate_clause_modules[88].clauseModule_n_0 ;
  wire \generate_clause_modules[88].clauseModule_n_1 ;
  wire \generate_clause_modules[88].clauseModule_n_10 ;
  wire \generate_clause_modules[88].clauseModule_n_11 ;
  wire \generate_clause_modules[88].clauseModule_n_12 ;
  wire \generate_clause_modules[88].clauseModule_n_13 ;
  wire \generate_clause_modules[88].clauseModule_n_14 ;
  wire \generate_clause_modules[88].clauseModule_n_15 ;
  wire \generate_clause_modules[88].clauseModule_n_16 ;
  wire \generate_clause_modules[88].clauseModule_n_17 ;
  wire \generate_clause_modules[88].clauseModule_n_18 ;
  wire \generate_clause_modules[88].clauseModule_n_19 ;
  wire \generate_clause_modules[88].clauseModule_n_2 ;
  wire \generate_clause_modules[88].clauseModule_n_20 ;
  wire \generate_clause_modules[88].clauseModule_n_21 ;
  wire \generate_clause_modules[88].clauseModule_n_22 ;
  wire \generate_clause_modules[88].clauseModule_n_23 ;
  wire \generate_clause_modules[88].clauseModule_n_24 ;
  wire \generate_clause_modules[88].clauseModule_n_25 ;
  wire \generate_clause_modules[88].clauseModule_n_3 ;
  wire \generate_clause_modules[88].clauseModule_n_5 ;
  wire \generate_clause_modules[88].clauseModule_n_6 ;
  wire \generate_clause_modules[88].clauseModule_n_7 ;
  wire \generate_clause_modules[88].clauseModule_n_8 ;
  wire \generate_clause_modules[88].clauseModule_n_9 ;
  wire \generate_clause_modules[89].clauseModule_n_0 ;
  wire \generate_clause_modules[89].clauseModule_n_1 ;
  wire \generate_clause_modules[89].clauseModule_n_10 ;
  wire \generate_clause_modules[89].clauseModule_n_11 ;
  wire \generate_clause_modules[89].clauseModule_n_12 ;
  wire \generate_clause_modules[89].clauseModule_n_13 ;
  wire \generate_clause_modules[89].clauseModule_n_14 ;
  wire \generate_clause_modules[89].clauseModule_n_15 ;
  wire \generate_clause_modules[89].clauseModule_n_16 ;
  wire \generate_clause_modules[89].clauseModule_n_17 ;
  wire \generate_clause_modules[89].clauseModule_n_18 ;
  wire \generate_clause_modules[89].clauseModule_n_19 ;
  wire \generate_clause_modules[89].clauseModule_n_20 ;
  wire \generate_clause_modules[89].clauseModule_n_21 ;
  wire \generate_clause_modules[89].clauseModule_n_22 ;
  wire \generate_clause_modules[89].clauseModule_n_23 ;
  wire \generate_clause_modules[89].clauseModule_n_24 ;
  wire \generate_clause_modules[89].clauseModule_n_25 ;
  wire \generate_clause_modules[89].clauseModule_n_26 ;
  wire \generate_clause_modules[89].clauseModule_n_27 ;
  wire \generate_clause_modules[89].clauseModule_n_28 ;
  wire \generate_clause_modules[89].clauseModule_n_3 ;
  wire \generate_clause_modules[89].clauseModule_n_30 ;
  wire \generate_clause_modules[89].clauseModule_n_4 ;
  wire \generate_clause_modules[89].clauseModule_n_5 ;
  wire \generate_clause_modules[89].clauseModule_n_6 ;
  wire \generate_clause_modules[89].clauseModule_n_7 ;
  wire \generate_clause_modules[89].clauseModule_n_8 ;
  wire \generate_clause_modules[89].clauseModule_n_9 ;
  wire \generate_clause_modules[8].clauseModule_n_0 ;
  wire \generate_clause_modules[8].clauseModule_n_1 ;
  wire \generate_clause_modules[8].clauseModule_n_10 ;
  wire \generate_clause_modules[8].clauseModule_n_11 ;
  wire \generate_clause_modules[8].clauseModule_n_12 ;
  wire \generate_clause_modules[8].clauseModule_n_13 ;
  wire \generate_clause_modules[8].clauseModule_n_14 ;
  wire \generate_clause_modules[8].clauseModule_n_15 ;
  wire \generate_clause_modules[8].clauseModule_n_16 ;
  wire \generate_clause_modules[8].clauseModule_n_17 ;
  wire \generate_clause_modules[8].clauseModule_n_18 ;
  wire \generate_clause_modules[8].clauseModule_n_19 ;
  wire \generate_clause_modules[8].clauseModule_n_20 ;
  wire \generate_clause_modules[8].clauseModule_n_21 ;
  wire \generate_clause_modules[8].clauseModule_n_22 ;
  wire \generate_clause_modules[8].clauseModule_n_23 ;
  wire \generate_clause_modules[8].clauseModule_n_24 ;
  wire \generate_clause_modules[8].clauseModule_n_25 ;
  wire \generate_clause_modules[8].clauseModule_n_26 ;
  wire \generate_clause_modules[8].clauseModule_n_27 ;
  wire \generate_clause_modules[8].clauseModule_n_28 ;
  wire \generate_clause_modules[8].clauseModule_n_29 ;
  wire \generate_clause_modules[8].clauseModule_n_3 ;
  wire \generate_clause_modules[8].clauseModule_n_30 ;
  wire \generate_clause_modules[8].clauseModule_n_32 ;
  wire \generate_clause_modules[8].clauseModule_n_33 ;
  wire \generate_clause_modules[8].clauseModule_n_4 ;
  wire \generate_clause_modules[8].clauseModule_n_5 ;
  wire \generate_clause_modules[8].clauseModule_n_6 ;
  wire \generate_clause_modules[8].clauseModule_n_7 ;
  wire \generate_clause_modules[8].clauseModule_n_8 ;
  wire \generate_clause_modules[8].clauseModule_n_9 ;
  wire \generate_clause_modules[90].clauseModule_n_0 ;
  wire \generate_clause_modules[90].clauseModule_n_1 ;
  wire \generate_clause_modules[90].clauseModule_n_10 ;
  wire \generate_clause_modules[90].clauseModule_n_11 ;
  wire \generate_clause_modules[90].clauseModule_n_12 ;
  wire \generate_clause_modules[90].clauseModule_n_13 ;
  wire \generate_clause_modules[90].clauseModule_n_14 ;
  wire \generate_clause_modules[90].clauseModule_n_15 ;
  wire \generate_clause_modules[90].clauseModule_n_16 ;
  wire \generate_clause_modules[90].clauseModule_n_17 ;
  wire \generate_clause_modules[90].clauseModule_n_18 ;
  wire \generate_clause_modules[90].clauseModule_n_19 ;
  wire \generate_clause_modules[90].clauseModule_n_20 ;
  wire \generate_clause_modules[90].clauseModule_n_21 ;
  wire \generate_clause_modules[90].clauseModule_n_22 ;
  wire \generate_clause_modules[90].clauseModule_n_23 ;
  wire \generate_clause_modules[90].clauseModule_n_24 ;
  wire \generate_clause_modules[90].clauseModule_n_25 ;
  wire \generate_clause_modules[90].clauseModule_n_26 ;
  wire \generate_clause_modules[90].clauseModule_n_27 ;
  wire \generate_clause_modules[90].clauseModule_n_28 ;
  wire \generate_clause_modules[90].clauseModule_n_3 ;
  wire \generate_clause_modules[90].clauseModule_n_30 ;
  wire \generate_clause_modules[90].clauseModule_n_4 ;
  wire \generate_clause_modules[90].clauseModule_n_5 ;
  wire \generate_clause_modules[90].clauseModule_n_6 ;
  wire \generate_clause_modules[90].clauseModule_n_8 ;
  wire \generate_clause_modules[90].clauseModule_n_9 ;
  wire \generate_clause_modules[9].clauseModule_n_0 ;
  wire \generate_clause_modules[9].clauseModule_n_1 ;
  wire \generate_clause_modules[9].clauseModule_n_11 ;
  wire \generate_clause_modules[9].clauseModule_n_13 ;
  wire \generate_clause_modules[9].clauseModule_n_14 ;
  wire \generate_clause_modules[9].clauseModule_n_15 ;
  wire \generate_clause_modules[9].clauseModule_n_16 ;
  wire \generate_clause_modules[9].clauseModule_n_17 ;
  wire \generate_clause_modules[9].clauseModule_n_18 ;
  wire \generate_clause_modules[9].clauseModule_n_19 ;
  wire \generate_clause_modules[9].clauseModule_n_20 ;
  wire \generate_clause_modules[9].clauseModule_n_21 ;
  wire \generate_clause_modules[9].clauseModule_n_22 ;
  wire \generate_clause_modules[9].clauseModule_n_23 ;
  wire \generate_clause_modules[9].clauseModule_n_24 ;
  wire \generate_clause_modules[9].clauseModule_n_25 ;
  wire \generate_clause_modules[9].clauseModule_n_26 ;
  wire \generate_clause_modules[9].clauseModule_n_27 ;
  wire \generate_clause_modules[9].clauseModule_n_28 ;
  wire \generate_clause_modules[9].clauseModule_n_29 ;
  wire \generate_clause_modules[9].clauseModule_n_3 ;
  wire \generate_clause_modules[9].clauseModule_n_30 ;
  wire \generate_clause_modules[9].clauseModule_n_4 ;
  wire \generate_clause_modules[9].clauseModule_n_5 ;
  wire \generate_clause_modules[9].clauseModule_n_6 ;
  wire \generate_clause_modules[9].clauseModule_n_7 ;
  wire \generate_clause_modules[9].clauseModule_n_8 ;
  wire \generate_clause_modules[9].clauseModule_n_9 ;
  wire implicationSelector_n_10;
  wire implicationSelector_n_100;
  wire implicationSelector_n_101;
  wire implicationSelector_n_102;
  wire implicationSelector_n_103;
  wire implicationSelector_n_104;
  wire implicationSelector_n_105;
  wire implicationSelector_n_106;
  wire implicationSelector_n_107;
  wire implicationSelector_n_108;
  wire implicationSelector_n_109;
  wire implicationSelector_n_11;
  wire implicationSelector_n_110;
  wire implicationSelector_n_111;
  wire implicationSelector_n_112;
  wire implicationSelector_n_113;
  wire implicationSelector_n_114;
  wire implicationSelector_n_115;
  wire implicationSelector_n_116;
  wire implicationSelector_n_117;
  wire implicationSelector_n_118;
  wire implicationSelector_n_119;
  wire implicationSelector_n_12;
  wire implicationSelector_n_120;
  wire implicationSelector_n_121;
  wire implicationSelector_n_122;
  wire implicationSelector_n_123;
  wire implicationSelector_n_124;
  wire implicationSelector_n_125;
  wire implicationSelector_n_126;
  wire implicationSelector_n_127;
  wire implicationSelector_n_128;
  wire implicationSelector_n_129;
  wire implicationSelector_n_13;
  wire implicationSelector_n_130;
  wire implicationSelector_n_131;
  wire implicationSelector_n_132;
  wire implicationSelector_n_133;
  wire implicationSelector_n_134;
  wire implicationSelector_n_135;
  wire implicationSelector_n_136;
  wire implicationSelector_n_137;
  wire implicationSelector_n_138;
  wire implicationSelector_n_139;
  wire implicationSelector_n_14;
  wire implicationSelector_n_140;
  wire implicationSelector_n_141;
  wire implicationSelector_n_142;
  wire implicationSelector_n_143;
  wire implicationSelector_n_144;
  wire implicationSelector_n_145;
  wire implicationSelector_n_146;
  wire implicationSelector_n_147;
  wire implicationSelector_n_148;
  wire implicationSelector_n_149;
  wire implicationSelector_n_15;
  wire implicationSelector_n_150;
  wire implicationSelector_n_151;
  wire implicationSelector_n_152;
  wire implicationSelector_n_153;
  wire implicationSelector_n_154;
  wire implicationSelector_n_155;
  wire implicationSelector_n_156;
  wire implicationSelector_n_157;
  wire implicationSelector_n_158;
  wire implicationSelector_n_159;
  wire implicationSelector_n_16;
  wire implicationSelector_n_160;
  wire implicationSelector_n_161;
  wire implicationSelector_n_162;
  wire implicationSelector_n_163;
  wire implicationSelector_n_164;
  wire implicationSelector_n_165;
  wire implicationSelector_n_166;
  wire implicationSelector_n_167;
  wire implicationSelector_n_168;
  wire implicationSelector_n_169;
  wire implicationSelector_n_17;
  wire implicationSelector_n_170;
  wire implicationSelector_n_171;
  wire implicationSelector_n_172;
  wire implicationSelector_n_173;
  wire implicationSelector_n_174;
  wire implicationSelector_n_175;
  wire implicationSelector_n_176;
  wire implicationSelector_n_177;
  wire implicationSelector_n_178;
  wire implicationSelector_n_179;
  wire implicationSelector_n_18;
  wire implicationSelector_n_180;
  wire implicationSelector_n_181;
  wire implicationSelector_n_182;
  wire implicationSelector_n_183;
  wire implicationSelector_n_184;
  wire implicationSelector_n_185;
  wire implicationSelector_n_186;
  wire implicationSelector_n_187;
  wire implicationSelector_n_188;
  wire implicationSelector_n_189;
  wire implicationSelector_n_19;
  wire implicationSelector_n_190;
  wire implicationSelector_n_191;
  wire implicationSelector_n_192;
  wire implicationSelector_n_193;
  wire implicationSelector_n_194;
  wire implicationSelector_n_195;
  wire implicationSelector_n_196;
  wire implicationSelector_n_197;
  wire implicationSelector_n_198;
  wire implicationSelector_n_199;
  wire implicationSelector_n_20;
  wire implicationSelector_n_200;
  wire implicationSelector_n_201;
  wire implicationSelector_n_202;
  wire implicationSelector_n_203;
  wire implicationSelector_n_204;
  wire implicationSelector_n_205;
  wire implicationSelector_n_206;
  wire implicationSelector_n_207;
  wire implicationSelector_n_208;
  wire implicationSelector_n_209;
  wire implicationSelector_n_21;
  wire implicationSelector_n_210;
  wire implicationSelector_n_211;
  wire implicationSelector_n_212;
  wire implicationSelector_n_213;
  wire implicationSelector_n_214;
  wire implicationSelector_n_215;
  wire implicationSelector_n_216;
  wire implicationSelector_n_217;
  wire implicationSelector_n_218;
  wire implicationSelector_n_219;
  wire implicationSelector_n_22;
  wire implicationSelector_n_220;
  wire implicationSelector_n_221;
  wire implicationSelector_n_222;
  wire implicationSelector_n_223;
  wire implicationSelector_n_224;
  wire implicationSelector_n_225;
  wire implicationSelector_n_226;
  wire implicationSelector_n_227;
  wire implicationSelector_n_228;
  wire implicationSelector_n_229;
  wire implicationSelector_n_23;
  wire implicationSelector_n_230;
  wire implicationSelector_n_231;
  wire implicationSelector_n_232;
  wire implicationSelector_n_233;
  wire implicationSelector_n_234;
  wire implicationSelector_n_235;
  wire implicationSelector_n_236;
  wire implicationSelector_n_237;
  wire implicationSelector_n_238;
  wire implicationSelector_n_239;
  wire implicationSelector_n_24;
  wire implicationSelector_n_240;
  wire implicationSelector_n_241;
  wire implicationSelector_n_242;
  wire implicationSelector_n_243;
  wire implicationSelector_n_244;
  wire implicationSelector_n_245;
  wire implicationSelector_n_246;
  wire implicationSelector_n_247;
  wire implicationSelector_n_248;
  wire implicationSelector_n_249;
  wire implicationSelector_n_25;
  wire implicationSelector_n_250;
  wire implicationSelector_n_251;
  wire implicationSelector_n_252;
  wire implicationSelector_n_253;
  wire implicationSelector_n_254;
  wire implicationSelector_n_255;
  wire implicationSelector_n_256;
  wire implicationSelector_n_257;
  wire implicationSelector_n_258;
  wire implicationSelector_n_259;
  wire implicationSelector_n_26;
  wire implicationSelector_n_260;
  wire implicationSelector_n_261;
  wire implicationSelector_n_262;
  wire implicationSelector_n_263;
  wire implicationSelector_n_264;
  wire implicationSelector_n_265;
  wire implicationSelector_n_266;
  wire implicationSelector_n_267;
  wire implicationSelector_n_268;
  wire implicationSelector_n_269;
  wire implicationSelector_n_27;
  wire implicationSelector_n_270;
  wire implicationSelector_n_271;
  wire implicationSelector_n_272;
  wire implicationSelector_n_273;
  wire implicationSelector_n_274;
  wire implicationSelector_n_275;
  wire implicationSelector_n_276;
  wire implicationSelector_n_277;
  wire implicationSelector_n_278;
  wire implicationSelector_n_279;
  wire implicationSelector_n_28;
  wire implicationSelector_n_280;
  wire implicationSelector_n_281;
  wire implicationSelector_n_282;
  wire implicationSelector_n_283;
  wire implicationSelector_n_284;
  wire implicationSelector_n_285;
  wire implicationSelector_n_286;
  wire implicationSelector_n_287;
  wire implicationSelector_n_288;
  wire implicationSelector_n_289;
  wire implicationSelector_n_29;
  wire implicationSelector_n_290;
  wire implicationSelector_n_291;
  wire implicationSelector_n_292;
  wire implicationSelector_n_293;
  wire implicationSelector_n_294;
  wire implicationSelector_n_295;
  wire implicationSelector_n_296;
  wire implicationSelector_n_297;
  wire implicationSelector_n_298;
  wire implicationSelector_n_299;
  wire implicationSelector_n_30;
  wire implicationSelector_n_300;
  wire implicationSelector_n_301;
  wire implicationSelector_n_302;
  wire implicationSelector_n_303;
  wire implicationSelector_n_304;
  wire implicationSelector_n_305;
  wire implicationSelector_n_306;
  wire implicationSelector_n_307;
  wire implicationSelector_n_308;
  wire implicationSelector_n_309;
  wire implicationSelector_n_31;
  wire implicationSelector_n_310;
  wire implicationSelector_n_311;
  wire implicationSelector_n_312;
  wire implicationSelector_n_313;
  wire implicationSelector_n_314;
  wire implicationSelector_n_315;
  wire implicationSelector_n_316;
  wire implicationSelector_n_317;
  wire implicationSelector_n_318;
  wire implicationSelector_n_319;
  wire implicationSelector_n_32;
  wire implicationSelector_n_320;
  wire implicationSelector_n_321;
  wire implicationSelector_n_322;
  wire implicationSelector_n_323;
  wire implicationSelector_n_324;
  wire implicationSelector_n_325;
  wire implicationSelector_n_326;
  wire implicationSelector_n_327;
  wire implicationSelector_n_328;
  wire implicationSelector_n_329;
  wire implicationSelector_n_33;
  wire implicationSelector_n_330;
  wire implicationSelector_n_331;
  wire implicationSelector_n_332;
  wire implicationSelector_n_333;
  wire implicationSelector_n_334;
  wire implicationSelector_n_335;
  wire implicationSelector_n_336;
  wire implicationSelector_n_337;
  wire implicationSelector_n_338;
  wire implicationSelector_n_339;
  wire implicationSelector_n_34;
  wire implicationSelector_n_340;
  wire implicationSelector_n_341;
  wire implicationSelector_n_342;
  wire implicationSelector_n_343;
  wire implicationSelector_n_344;
  wire implicationSelector_n_345;
  wire implicationSelector_n_346;
  wire implicationSelector_n_347;
  wire implicationSelector_n_348;
  wire implicationSelector_n_349;
  wire implicationSelector_n_35;
  wire implicationSelector_n_350;
  wire implicationSelector_n_351;
  wire implicationSelector_n_352;
  wire implicationSelector_n_353;
  wire implicationSelector_n_354;
  wire implicationSelector_n_355;
  wire implicationSelector_n_356;
  wire implicationSelector_n_357;
  wire implicationSelector_n_358;
  wire implicationSelector_n_359;
  wire implicationSelector_n_36;
  wire implicationSelector_n_360;
  wire implicationSelector_n_361;
  wire implicationSelector_n_362;
  wire implicationSelector_n_363;
  wire implicationSelector_n_364;
  wire implicationSelector_n_365;
  wire implicationSelector_n_366;
  wire implicationSelector_n_367;
  wire implicationSelector_n_368;
  wire implicationSelector_n_369;
  wire implicationSelector_n_37;
  wire implicationSelector_n_370;
  wire implicationSelector_n_371;
  wire implicationSelector_n_372;
  wire implicationSelector_n_373;
  wire implicationSelector_n_374;
  wire implicationSelector_n_375;
  wire implicationSelector_n_376;
  wire implicationSelector_n_377;
  wire implicationSelector_n_378;
  wire implicationSelector_n_379;
  wire implicationSelector_n_38;
  wire implicationSelector_n_380;
  wire implicationSelector_n_381;
  wire implicationSelector_n_382;
  wire implicationSelector_n_383;
  wire implicationSelector_n_384;
  wire implicationSelector_n_385;
  wire implicationSelector_n_386;
  wire implicationSelector_n_387;
  wire implicationSelector_n_388;
  wire implicationSelector_n_389;
  wire implicationSelector_n_39;
  wire implicationSelector_n_390;
  wire implicationSelector_n_391;
  wire implicationSelector_n_392;
  wire implicationSelector_n_393;
  wire implicationSelector_n_394;
  wire implicationSelector_n_395;
  wire implicationSelector_n_396;
  wire implicationSelector_n_397;
  wire implicationSelector_n_398;
  wire implicationSelector_n_399;
  wire implicationSelector_n_40;
  wire implicationSelector_n_400;
  wire implicationSelector_n_401;
  wire implicationSelector_n_402;
  wire implicationSelector_n_403;
  wire implicationSelector_n_404;
  wire implicationSelector_n_405;
  wire implicationSelector_n_406;
  wire implicationSelector_n_407;
  wire implicationSelector_n_408;
  wire implicationSelector_n_409;
  wire implicationSelector_n_41;
  wire implicationSelector_n_410;
  wire implicationSelector_n_411;
  wire implicationSelector_n_412;
  wire implicationSelector_n_413;
  wire implicationSelector_n_414;
  wire implicationSelector_n_415;
  wire implicationSelector_n_416;
  wire implicationSelector_n_417;
  wire implicationSelector_n_418;
  wire implicationSelector_n_419;
  wire implicationSelector_n_42;
  wire implicationSelector_n_420;
  wire implicationSelector_n_421;
  wire implicationSelector_n_422;
  wire implicationSelector_n_423;
  wire implicationSelector_n_424;
  wire implicationSelector_n_425;
  wire implicationSelector_n_426;
  wire implicationSelector_n_427;
  wire implicationSelector_n_428;
  wire implicationSelector_n_429;
  wire implicationSelector_n_43;
  wire implicationSelector_n_430;
  wire implicationSelector_n_431;
  wire implicationSelector_n_432;
  wire implicationSelector_n_433;
  wire implicationSelector_n_434;
  wire implicationSelector_n_435;
  wire implicationSelector_n_436;
  wire implicationSelector_n_437;
  wire implicationSelector_n_438;
  wire implicationSelector_n_439;
  wire implicationSelector_n_44;
  wire implicationSelector_n_440;
  wire implicationSelector_n_441;
  wire implicationSelector_n_442;
  wire implicationSelector_n_443;
  wire implicationSelector_n_444;
  wire implicationSelector_n_445;
  wire implicationSelector_n_446;
  wire implicationSelector_n_447;
  wire implicationSelector_n_448;
  wire implicationSelector_n_449;
  wire implicationSelector_n_45;
  wire implicationSelector_n_450;
  wire implicationSelector_n_451;
  wire implicationSelector_n_452;
  wire implicationSelector_n_453;
  wire implicationSelector_n_454;
  wire implicationSelector_n_455;
  wire implicationSelector_n_456;
  wire implicationSelector_n_457;
  wire implicationSelector_n_458;
  wire implicationSelector_n_459;
  wire implicationSelector_n_46;
  wire implicationSelector_n_460;
  wire implicationSelector_n_461;
  wire implicationSelector_n_462;
  wire implicationSelector_n_463;
  wire implicationSelector_n_464;
  wire implicationSelector_n_465;
  wire implicationSelector_n_466;
  wire implicationSelector_n_467;
  wire implicationSelector_n_468;
  wire implicationSelector_n_469;
  wire implicationSelector_n_47;
  wire implicationSelector_n_470;
  wire implicationSelector_n_471;
  wire implicationSelector_n_472;
  wire implicationSelector_n_473;
  wire implicationSelector_n_474;
  wire implicationSelector_n_475;
  wire implicationSelector_n_476;
  wire implicationSelector_n_477;
  wire implicationSelector_n_478;
  wire implicationSelector_n_479;
  wire implicationSelector_n_48;
  wire implicationSelector_n_480;
  wire implicationSelector_n_481;
  wire implicationSelector_n_482;
  wire implicationSelector_n_483;
  wire implicationSelector_n_484;
  wire implicationSelector_n_485;
  wire implicationSelector_n_486;
  wire implicationSelector_n_487;
  wire implicationSelector_n_488;
  wire implicationSelector_n_489;
  wire implicationSelector_n_49;
  wire implicationSelector_n_490;
  wire implicationSelector_n_491;
  wire implicationSelector_n_492;
  wire implicationSelector_n_493;
  wire implicationSelector_n_494;
  wire implicationSelector_n_495;
  wire implicationSelector_n_496;
  wire implicationSelector_n_497;
  wire implicationSelector_n_498;
  wire implicationSelector_n_499;
  wire implicationSelector_n_5;
  wire implicationSelector_n_50;
  wire implicationSelector_n_500;
  wire implicationSelector_n_501;
  wire implicationSelector_n_502;
  wire implicationSelector_n_503;
  wire implicationSelector_n_504;
  wire implicationSelector_n_505;
  wire implicationSelector_n_506;
  wire implicationSelector_n_507;
  wire implicationSelector_n_508;
  wire implicationSelector_n_509;
  wire implicationSelector_n_51;
  wire implicationSelector_n_510;
  wire implicationSelector_n_511;
  wire implicationSelector_n_512;
  wire implicationSelector_n_513;
  wire implicationSelector_n_514;
  wire implicationSelector_n_515;
  wire implicationSelector_n_516;
  wire implicationSelector_n_517;
  wire implicationSelector_n_518;
  wire implicationSelector_n_519;
  wire implicationSelector_n_52;
  wire implicationSelector_n_520;
  wire implicationSelector_n_521;
  wire implicationSelector_n_522;
  wire implicationSelector_n_523;
  wire implicationSelector_n_524;
  wire implicationSelector_n_525;
  wire implicationSelector_n_526;
  wire implicationSelector_n_527;
  wire implicationSelector_n_528;
  wire implicationSelector_n_529;
  wire implicationSelector_n_53;
  wire implicationSelector_n_530;
  wire implicationSelector_n_531;
  wire implicationSelector_n_532;
  wire implicationSelector_n_533;
  wire implicationSelector_n_534;
  wire implicationSelector_n_535;
  wire implicationSelector_n_536;
  wire implicationSelector_n_537;
  wire implicationSelector_n_538;
  wire implicationSelector_n_539;
  wire implicationSelector_n_54;
  wire implicationSelector_n_540;
  wire implicationSelector_n_541;
  wire implicationSelector_n_542;
  wire implicationSelector_n_543;
  wire implicationSelector_n_544;
  wire implicationSelector_n_545;
  wire implicationSelector_n_546;
  wire implicationSelector_n_547;
  wire implicationSelector_n_548;
  wire implicationSelector_n_549;
  wire implicationSelector_n_55;
  wire implicationSelector_n_550;
  wire implicationSelector_n_551;
  wire implicationSelector_n_552;
  wire implicationSelector_n_553;
  wire implicationSelector_n_554;
  wire implicationSelector_n_555;
  wire implicationSelector_n_556;
  wire implicationSelector_n_557;
  wire implicationSelector_n_558;
  wire implicationSelector_n_559;
  wire implicationSelector_n_56;
  wire implicationSelector_n_560;
  wire implicationSelector_n_561;
  wire implicationSelector_n_562;
  wire implicationSelector_n_563;
  wire implicationSelector_n_564;
  wire implicationSelector_n_565;
  wire implicationSelector_n_566;
  wire implicationSelector_n_57;
  wire implicationSelector_n_58;
  wire implicationSelector_n_59;
  wire implicationSelector_n_6;
  wire implicationSelector_n_60;
  wire implicationSelector_n_61;
  wire implicationSelector_n_62;
  wire implicationSelector_n_63;
  wire implicationSelector_n_64;
  wire implicationSelector_n_65;
  wire implicationSelector_n_66;
  wire implicationSelector_n_67;
  wire implicationSelector_n_68;
  wire implicationSelector_n_69;
  wire implicationSelector_n_70;
  wire implicationSelector_n_71;
  wire implicationSelector_n_72;
  wire implicationSelector_n_73;
  wire implicationSelector_n_74;
  wire implicationSelector_n_75;
  wire implicationSelector_n_76;
  wire implicationSelector_n_77;
  wire implicationSelector_n_78;
  wire implicationSelector_n_79;
  wire implicationSelector_n_8;
  wire implicationSelector_n_80;
  wire implicationSelector_n_81;
  wire implicationSelector_n_82;
  wire implicationSelector_n_83;
  wire implicationSelector_n_84;
  wire implicationSelector_n_85;
  wire implicationSelector_n_86;
  wire implicationSelector_n_87;
  wire implicationSelector_n_88;
  wire implicationSelector_n_89;
  wire implicationSelector_n_9;
  wire implicationSelector_n_90;
  wire implicationSelector_n_91;
  wire implicationSelector_n_92;
  wire implicationSelector_n_93;
  wire implicationSelector_n_94;
  wire implicationSelector_n_95;
  wire implicationSelector_n_96;
  wire implicationSelector_n_97;
  wire implicationSelector_n_98;
  wire implicationSelector_n_99;
  wire [90:0]implication_assignments;
  wire [5:0]implication_o;
  wire implication_valid_o_i_3_n_0;
  wire [34:3]implication_variable_ids;
  wire in3;
  wire in4;
  wire in5;
  wire [90:0]is_unit;
  wire op_code_read;
  wire \output_status[0]_i_2_n_0 ;
  wire \output_status[0]_i_3_n_0 ;
  wire \output_status[2]_i_2_n_0 ;
  wire p_0_in2_in;
  wire s01_axi_aclk;
  wire s01_axi_aresetn;
  wire [0:0]s01_axi_aresetn_0;
  wire [31:0]s01_axi_wdata;
  wire [3:0]s01_axi_wstrb;
  wire \slv_reg4_reg[31] ;
  wire \slv_reg4_reg[31]_0 ;
  wire \slv_reg4_reg[31]_1 ;
  wire slv_reg_wren__2;
  wire start_implication_finder_i_1_n_0;
  wire start_implication_finder_reg_n_0;
  wire [2:0]top_status;
  wire [5:0]\variable_1_id_reg[4] ;
  wire variable_1_polarity_reg;
  wire variable_1_polarity_reg_0;
  wire [4:0]variable_2_id;
  wire [5:0]\variable_2_id_reg[4] ;
  wire [4:0]variable_3_id;
  wire [5:0]\variable_3_id_reg[4] ;
  wire write_status_reg_i_1_n_0;
  wire write_to_status_reg;

  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(in5),
        .I1(in4),
        .I2(p_0_in2_in),
        .I3(in3),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAA8A)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(p_0_in2_in),
        .I1(in3),
        .I2(in5),
        .I3(in4),
        .I4(\FSM_onehot_state_reg_n_0_[6] ),
        .I5(clear_assignment),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_onehot_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[6]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\FSM_onehot_state[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_state[6]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(clear_cpu_req0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_state[6]_i_4 
       (.I0(clear_assignment),
        .I1(\FSM_onehot_state_reg_n_0_[6] ),
        .I2(p_0_in2_in),
        .O(\FSM_onehot_state[6]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_9),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_9),
        .D(\generate_clause_modules[46].clauseModule_n_28 ),
        .Q(p_0_in2_in),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_9),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[3] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_9),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_9),
        .D(\FSM_onehot_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_9),
        .D(\FSM_onehot_state[5]_i_1_n_0 ),
        .Q(clear_assignment),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EVALUATE:0000010,PROPAGATE_IMPLICATIONS:0000001,BACKTRACK:0100000,PROPAGATE_DECISIONS:0010000,UPDATE_CLAUSES:1000000,IDLE:0001000,GET_IMPLICATION:0000100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_9),
        .D(\FSM_onehot_state[6]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[0] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_8),
        .D(implicationSelector_n_5),
        .Q(implication_o[0]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[1] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_8),
        .D(chosen_implication_variable_id[0]),
        .Q(implication_o[1]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[2] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_8),
        .D(chosen_implication_variable_id[1]),
        .Q(implication_o[2]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[3] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_8),
        .D(chosen_implication_variable_id[2]),
        .Q(implication_o[3]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[4] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_8),
        .D(chosen_implication_variable_id[3]),
        .Q(implication_o[4]),
        .R(1'b0));
  FDRE \axi_reg5_o_reg[5] 
       (.C(s01_axi_aclk),
        .CE(implicationSelector_n_8),
        .D(chosen_implication_variable_id[4]),
        .Q(implication_o[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "broadcast_implication_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    broadcast_implication_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(implicationSelector_n_563),
        .Q(broadcast_implication),
        .R(1'b0));
  (* ORIG_CELL_NAME = "broadcast_implication_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    broadcast_implication_reg_rep
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(implicationSelector_n_565),
        .Q(broadcast_implication_reg_rep_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "broadcast_implication_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    broadcast_implication_reg_rep__0
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(implicationSelector_n_566),
        .Q(broadcast_implication_reg_rep__0_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBFBBBB88808888)) 
    clear_cpu_req_i_1
       (.I0(clear_cpu_req0),
        .I1(s01_axi_aresetn),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(\output_status[0]_i_3_n_0 ),
        .I5(op_code_read),
        .O(clear_cpu_req_i_1_n_0));
  FDRE clear_cpu_req_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(clear_cpu_req_i_1_n_0),
        .Q(op_code_read),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule \generate_clause_modules[0].clauseModule 
       (.\FSM_onehot_state[3]_i_236 (\generate_clause_modules[2].clauseModule_n_8 ),
        .\FSM_onehot_state[3]_i_236_0 (\generate_clause_modules[2].clauseModule_n_32 ),
        .\FSM_onehot_state[3]_i_236_1 (\generate_clause_modules[2].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[0] (\generate_clause_modules[0].clauseModule_n_29 ),
        .\FSM_onehot_state_reg[3]_i_215 (is_unit[2:1]),
        .Q(Q[7:5]),
        .S(\generate_clause_modules[0].clauseModule_n_3 ),
        .clause_in_use0(clause_in_use0),
        .clause_in_use_reg_0(\generate_clause_modules[24].clauseModule_n_1 ),
        .clause_in_use_reg_1(\generate_clause_modules[24].clauseModule_n_2 ),
        .clause_in_use_reg_2({\FSM_onehot_state_reg_n_0_[6] ,\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[0] }),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[0]),
        .implication_variable_ids(implication_variable_ids[4:3]),
        .is_unit(is_unit[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[0].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_555),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_42),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[0].clauseModule_n_17 ,\generate_clause_modules[0].clauseModule_n_18 ,\generate_clause_modules[0].clauseModule_n_19 ,\generate_clause_modules[0].clauseModule_n_20 ,\generate_clause_modules[0].clauseModule_n_21 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[0].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_554),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_2 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_41),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[0].clauseModule_n_6 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_22 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[0].clauseModule_n_23 ),
        .\variable_2_id_reg[4]_0 (variable_2_id),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[0].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_553),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_40),
        .\variable_3_id_reg[4]_0 (variable_3_id),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9 \generate_clause_modules[10].clauseModule 
       (.\FSM_onehot_state[3]_i_233 (\generate_clause_modules[11].clauseModule_n_14 ),
        .\FSM_onehot_state[3]_i_233_0 (\generate_clause_modules[11].clauseModule_n_33 ),
        .\FSM_onehot_state[3]_i_233_1 (\generate_clause_modules[11].clauseModule_n_15 ),
        .Q(Q[6:2]),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[10].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[10].clauseModule_n_1 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[7].clauseModule_n_10 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[10]),
        .\implication_variable_id[0]_i_7 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_7_0 (\generate_clause_modules[9].clauseModule_n_6 ),
        .\implication_variable_id[1]_i_7 (is_unit[9]),
        .\implication_variable_id[1]_i_7_0 (implicationSelector_n_6),
        .\implication_variable_id[1]_i_7_1 (\generate_clause_modules[9].clauseModule_n_8 ),
        .is_unit(is_unit[10]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[10].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[10].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_525),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[10].clauseModule_n_6 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_264),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[10].clauseModule_n_21 ,\generate_clause_modules[10].clauseModule_n_22 ,\generate_clause_modules[10].clauseModule_n_23 ,\generate_clause_modules[10].clauseModule_n_24 ,\generate_clause_modules[10].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[10].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_524),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[10].clauseModule_n_7 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_263),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[10].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[10].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[10].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[10].clauseModule_n_3 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[10].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[10].clauseModule_n_11 ,\generate_clause_modules[10].clauseModule_n_12 ,\generate_clause_modules[10].clauseModule_n_13 ,\generate_clause_modules[10].clauseModule_n_14 ,\generate_clause_modules[10].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[10].clauseModule_n_10 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_523),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_262),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[10].clauseModule_n_16 ,\generate_clause_modules[10].clauseModule_n_17 ,\generate_clause_modules[10].clauseModule_n_18 ,\generate_clause_modules[10].clauseModule_n_19 ,\generate_clause_modules[10].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10 \generate_clause_modules[11].clauseModule 
       (.CO(\generate_clause_modules[11].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[1] (\generate_clause_modules[11].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[1]_0 (\generate_clause_modules[11].clauseModule_n_12 ),
        .\FSM_onehot_state_reg[3]_i_103_0 ({\generate_clause_modules[35].clauseModule_n_8 ,\generate_clause_modules[32].clauseModule_n_4 ,\generate_clause_modules[29].clauseModule_n_8 ,\generate_clause_modules[26].clauseModule_n_4 }),
        .\FSM_onehot_state_reg[3]_i_13_0 ({\generate_clause_modules[71].clauseModule_n_9 ,\generate_clause_modules[68].clauseModule_n_5 ,\generate_clause_modules[65].clauseModule_n_9 ,\generate_clause_modules[62].clauseModule_n_5 }),
        .\FSM_onehot_state_reg[3]_i_142_0 ({\generate_clause_modules[23].clauseModule_n_10 ,\generate_clause_modules[20].clauseModule_n_7 ,\generate_clause_modules[17].clauseModule_n_12 ,\generate_clause_modules[14].clauseModule_n_7 }),
        .\FSM_onehot_state_reg[3]_i_181_0 ({\generate_clause_modules[8].clauseModule_n_7 ,\generate_clause_modules[5].clauseModule_n_12 ,\generate_clause_modules[2].clauseModule_n_7 }),
        .\FSM_onehot_state_reg[3]_i_220_0 (\generate_clause_modules[10].clauseModule_n_7 ),
        .\FSM_onehot_state_reg[3]_i_220_1 (\generate_clause_modules[9].clauseModule_n_11 ),
        .\FSM_onehot_state_reg[3]_i_32_0 ({\generate_clause_modules[59].clauseModule_n_8 ,\generate_clause_modules[56].clauseModule_n_4 ,\generate_clause_modules[53].clauseModule_n_9 ,\generate_clause_modules[50].clauseModule_n_4 }),
        .\FSM_onehot_state_reg[3]_i_4_0 ({\generate_clause_modules[83].clauseModule_n_8 ,\generate_clause_modules[80].clauseModule_n_3 ,\generate_clause_modules[77].clauseModule_n_10 ,\generate_clause_modules[74].clauseModule_n_5 }),
        .\FSM_onehot_state_reg[3]_i_64_0 ({\generate_clause_modules[47].clauseModule_n_8 ,\generate_clause_modules[44].clauseModule_n_5 ,\generate_clause_modules[41].clauseModule_n_8 ,\generate_clause_modules[38].clauseModule_n_3 }),
        .Q(p_0_in2_in),
        .S({\generate_clause_modules[8].clauseModule_n_1 ,\generate_clause_modules[5].clauseModule_n_1 ,\generate_clause_modules[2].clauseModule_n_0 }),
        .\clause_count_reg[0]_rep (\generate_clause_modules[11].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[11].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[11].clauseModule_n_7 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[11].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[11].clauseModule_n_3 ),
        .clause_in_use_reg_0({Q[6],Q[4:2]}),
        .clause_in_use_reg_1(\generate_clause_modules[7].clauseModule_n_10 ),
        .clause_in_use_reg_2(\generate_clause_modules[24].clauseModule_n_0 ),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[11]),
        .\implication_variable_id[2]_i_7 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_7_0 (\generate_clause_modules[10].clauseModule_n_28 ),
        .\implication_variable_id[3]_i_23 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_23_0 (\generate_clause_modules[10].clauseModule_n_3 ),
        .\implication_variable_id[3]_i_24 (\generate_clause_modules[10].clauseModule_n_27 ),
        .\implication_variable_id[4]_i_35 (\generate_clause_modules[10].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_36 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_36_0 (\generate_clause_modules[10].clauseModule_n_26 ),
        .is_unit(is_unit[11]),
        .\output_status_reg[2] (in5),
        .\output_status_reg[2]_0 (in3),
        .\output_status_reg[2]_1 (\output_status[2]_i_2_n_0 ),
        .\output_status_reg[2]_2 ({\generate_clause_modules[90].clauseModule_n_30 ,\generate_clause_modules[89].clauseModule_n_8 ,\generate_clause_modules[86].clauseModule_n_5 }),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[11].clauseModule_n_0 ),
        .state_reg({\generate_clause_modules[90].clauseModule_n_9 ,\generate_clause_modules[89].clauseModule_n_1 ,\generate_clause_modules[86].clauseModule_n_2 }),
        .state_reg_i_19_0({\generate_clause_modules[47].clauseModule_n_1 ,\generate_clause_modules[44].clauseModule_n_0 ,\generate_clause_modules[41].clauseModule_n_0 ,\generate_clause_modules[38].clauseModule_n_0 }),
        .state_reg_i_2_0({\generate_clause_modules[83].clauseModule_n_1 ,\generate_clause_modules[80].clauseModule_n_0 ,\generate_clause_modules[77].clauseModule_n_1 ,\generate_clause_modules[74].clauseModule_n_1 }),
        .state_reg_i_3_0({\generate_clause_modules[71].clauseModule_n_1 ,\generate_clause_modules[68].clauseModule_n_1 ,\generate_clause_modules[65].clauseModule_n_0 ,\generate_clause_modules[62].clauseModule_n_1 }),
        .state_reg_i_49_0({\generate_clause_modules[35].clauseModule_n_0 ,\generate_clause_modules[32].clauseModule_n_1 ,\generate_clause_modules[29].clauseModule_n_0 ,\generate_clause_modules[26].clauseModule_n_0 }),
        .state_reg_i_78_0({\generate_clause_modules[23].clauseModule_n_1 ,\generate_clause_modules[20].clauseModule_n_1 ,\generate_clause_modules[17].clauseModule_n_1 ,\generate_clause_modules[14].clauseModule_n_1 }),
        .state_reg_i_7_0({\generate_clause_modules[59].clauseModule_n_0 ,\generate_clause_modules[56].clauseModule_n_0 ,\generate_clause_modules[53].clauseModule_n_0 ,\generate_clause_modules[50].clauseModule_n_1 }),
        .state_reg_i_88_0(is_unit[10:9]),
        .top_status(top_status[2:1]),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[11].clauseModule_n_17 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_522),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[11].clauseModule_n_15 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_261),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[11].clauseModule_n_27 ,\generate_clause_modules[11].clauseModule_n_28 ,\generate_clause_modules[11].clauseModule_n_29 ,\generate_clause_modules[11].clauseModule_n_30 ,\generate_clause_modules[11].clauseModule_n_31 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (in4),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[11].clauseModule_n_16 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_521),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[11].clauseModule_n_14 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_260),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[11].clauseModule_n_6 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[11].clauseModule_n_8 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[11].clauseModule_n_19 ,\generate_clause_modules[11].clauseModule_n_20 ,\generate_clause_modules[11].clauseModule_n_21 ,\generate_clause_modules[11].clauseModule_n_22 ,\generate_clause_modules[11].clauseModule_n_23 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__82 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__82_0 (implicationSelector_n_560),
        .\variable_3_assignment[1]_i_2__82_1 (implicationSelector_n_559),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[11].clauseModule_n_18 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_520),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[11].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_259),
        .\variable_3_id_reg[1]_0 (\generate_clause_modules[11].clauseModule_n_13 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[11].clauseModule_n_24 ,\generate_clause_modules[11].clauseModule_n_25 ,\generate_clause_modules[11].clauseModule_n_26 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11 \generate_clause_modules[12].clauseModule 
       (.\FSM_onehot_state[3]_i_198 (\generate_clause_modules[14].clauseModule_n_8 ),
        .\FSM_onehot_state[3]_i_198_0 (\generate_clause_modules[14].clauseModule_n_32 ),
        .\FSM_onehot_state[3]_i_198_1 (\generate_clause_modules[14].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[3]_i_176 ({is_unit[14:13],is_unit[11]}),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[12].clauseModule_n_7 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[12].clauseModule_n_10 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[12].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[12].clauseModule_n_1 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[12]),
        .\implication_variable_id[0]_i_7 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_7_0 (\generate_clause_modules[11].clauseModule_n_6 ),
        .\implication_variable_id[1]_i_7 (implicationSelector_n_6),
        .\implication_variable_id[1]_i_7_0 (\generate_clause_modules[11].clauseModule_n_8 ),
        .is_unit(is_unit[12]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[12].clauseModule_n_0 ),
        .\slv_reg0_reg[4] (\generate_clause_modules[12].clauseModule_n_6 ),
        .\variable_1_assignment[1]_i_2__34 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[12].clauseModule_n_31 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_519),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[12].clauseModule_n_8 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_110),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[12].clauseModule_n_23 ,\generate_clause_modules[12].clauseModule_n_24 ,\generate_clause_modules[12].clauseModule_n_25 ,\generate_clause_modules[12].clauseModule_n_26 ,\generate_clause_modules[12].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[12].clauseModule_n_30 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_518),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[12].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_109),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[12].clauseModule_n_12 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[12].clauseModule_n_28 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[12].clauseModule_n_29 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[12].clauseModule_n_3 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[12].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[12].clauseModule_n_13 ,\generate_clause_modules[12].clauseModule_n_14 ,\generate_clause_modules[12].clauseModule_n_15 ,\generate_clause_modules[12].clauseModule_n_16 ,\generate_clause_modules[12].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[12].clauseModule_n_32 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_517),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_108),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[12].clauseModule_n_18 ,\generate_clause_modules[12].clauseModule_n_19 ,\generate_clause_modules[12].clauseModule_n_20 ,\generate_clause_modules[12].clauseModule_n_21 ,\generate_clause_modules[12].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12 \generate_clause_modules[13].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_155 (\generate_clause_modules[12].clauseModule_n_8 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[13].clauseModule_n_10 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[13].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[13].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[13].clauseModule_n_7 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[13].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[13].clauseModule_n_3 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[13]),
        .\implication_variable_id[2]_i_7 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_7_0 (\generate_clause_modules[12].clauseModule_n_12 ),
        .\implication_variable_id[3]_i_23 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_23_0 (\generate_clause_modules[12].clauseModule_n_3 ),
        .\implication_variable_id[3]_i_24 (\generate_clause_modules[12].clauseModule_n_28 ),
        .\implication_variable_id[4]_i_35 (\generate_clause_modules[12].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_36 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_36_0 (\generate_clause_modules[12].clauseModule_n_29 ),
        .is_unit(is_unit[12]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[13].clauseModule_n_0 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[13].clauseModule_n_9 ),
        .\variable_1_assignment[1]_i_2__83 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[13].clauseModule_n_13 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_516),
        .\variable_1_assignment_reg[1]_0 (is_unit[13]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_258),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[13].clauseModule_n_25 ,\generate_clause_modules[13].clauseModule_n_26 ,\generate_clause_modules[13].clauseModule_n_27 ,\generate_clause_modules[13].clauseModule_n_28 ,\generate_clause_modules[13].clauseModule_n_29 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[13].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_515),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[13].clauseModule_n_11 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_257),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[13].clauseModule_n_6 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[13].clauseModule_n_8 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[13].clauseModule_n_15 ,\generate_clause_modules[13].clauseModule_n_16 ,\generate_clause_modules[13].clauseModule_n_17 ,\generate_clause_modules[13].clauseModule_n_18 ,\generate_clause_modules[13].clauseModule_n_19 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[13].clauseModule_n_14 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_514),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_256),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[13].clauseModule_n_20 ,\generate_clause_modules[13].clauseModule_n_21 ,\generate_clause_modules[13].clauseModule_n_22 ,\generate_clause_modules[13].clauseModule_n_23 ,\generate_clause_modules[13].clauseModule_n_24 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13 \generate_clause_modules[14].clauseModule 
       (.\FSM_onehot_state_reg[0] (\generate_clause_modules[14].clauseModule_n_33 ),
        .\FSM_onehot_state_reg[3]_i_181 (\generate_clause_modules[13].clauseModule_n_11 ),
        .\FSM_onehot_state_reg[3]_i_181_0 (\generate_clause_modules[12].clauseModule_n_9 ),
        .Q(Q[8:2]),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[14].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[14].clauseModule_n_5 ),
        .clause_in_use_i_2__4_0({\FSM_onehot_state_reg_n_0_[6] ,\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[0] }),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[14]),
        .\implication_variable_id[0]_i_7 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_7_0 (\generate_clause_modules[13].clauseModule_n_6 ),
        .\implication_variable_id[1]_i_7 (\generate_clause_modules[13].clauseModule_n_8 ),
        .is_unit(is_unit[13:12]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[14].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[14].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_513),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[14]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[14].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_47),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[14].clauseModule_n_23 ,\generate_clause_modules[14].clauseModule_n_24 ,\generate_clause_modules[14].clauseModule_n_25 ,\generate_clause_modules[14].clauseModule_n_26 ,\generate_clause_modules[14].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[14].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_512),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_7 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_46),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[14].clauseModule_n_30 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_29 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[14].clauseModule_n_28 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[14].clauseModule_n_4 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[14].clauseModule_n_6 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[14].clauseModule_n_13 ,\generate_clause_modules[14].clauseModule_n_14 ,\generate_clause_modules[14].clauseModule_n_15 ,\generate_clause_modules[14].clauseModule_n_16 ,\generate_clause_modules[14].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[14].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_511),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_32 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_48),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[14].clauseModule_n_18 ,\generate_clause_modules[14].clauseModule_n_19 ,\generate_clause_modules[14].clauseModule_n_20 ,\generate_clause_modules[14].clauseModule_n_21 ,\generate_clause_modules[14].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14 \generate_clause_modules[15].clauseModule 
       (.\FSM_onehot_state[3]_i_197 (\generate_clause_modules[16].clauseModule_n_7 ),
        .\FSM_onehot_state[3]_i_197_0 (\generate_clause_modules[16].clauseModule_n_26 ),
        .\FSM_onehot_state[3]_i_197_1 (\generate_clause_modules[16].clauseModule_n_27 ),
        .\FSM_onehot_state_reg[3]_i_176 ({is_unit[17:16],is_unit[14]}),
        .Q({Q[8],Q[6:4]}),
        .S(\generate_clause_modules[15].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[15].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[15].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[15].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[15].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[15].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[75].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[15]),
        .\implication_variable_id[2]_i_7 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_7_0 (\generate_clause_modules[14].clauseModule_n_30 ),
        .\implication_variable_id[3]_i_23 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_23_0 (\generate_clause_modules[14].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_24 (\generate_clause_modules[14].clauseModule_n_29 ),
        .\implication_variable_id[4]_i_35 (\generate_clause_modules[14].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_36 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_36_0 (\generate_clause_modules[14].clauseModule_n_28 ),
        .is_unit(is_unit[15]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[15].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[15].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_510),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[15].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_255),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[15].clauseModule_n_23 ,\generate_clause_modules[15].clauseModule_n_24 ,\generate_clause_modules[15].clauseModule_n_25 ,\generate_clause_modules[15].clauseModule_n_26 ,\generate_clause_modules[15].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[15].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_509),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[15].clauseModule_n_11 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_254),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[15].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[15].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[15].clauseModule_n_13 ,\generate_clause_modules[15].clauseModule_n_14 ,\generate_clause_modules[15].clauseModule_n_15 ,\generate_clause_modules[15].clauseModule_n_16 ,\generate_clause_modules[15].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[15].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_508),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_253),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[15].clauseModule_n_18 ,\generate_clause_modules[15].clauseModule_n_19 ,\generate_clause_modules[15].clauseModule_n_20 ,\generate_clause_modules[15].clauseModule_n_21 ,\generate_clause_modules[15].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15 \generate_clause_modules[16].clauseModule 
       (.Q({Q[8:7],Q[5],Q[2]}),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[16].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[16].clauseModule_n_3 ),
        .clause_in_use_reg_0(\generate_clause_modules[49].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[16]),
        .\implication_variable_id[0]_i_7 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_7_0 (\generate_clause_modules[15].clauseModule_n_5 ),
        .\implication_variable_id[1]_i_7 (\generate_clause_modules[15].clauseModule_n_7 ),
        .is_unit(is_unit[15]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[16].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[16].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_507),
        .\variable_1_assignment_reg[1]_0 (is_unit[16]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[16].clauseModule_n_7 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_71),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[16].clauseModule_n_19 ,\generate_clause_modules[16].clauseModule_n_20 ,\generate_clause_modules[16].clauseModule_n_21 ,\generate_clause_modules[16].clauseModule_n_22 ,\generate_clause_modules[16].clauseModule_n_23 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[16].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_506),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[16].clauseModule_n_27 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_70),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[16].clauseModule_n_8 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[16].clauseModule_n_24 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[16].clauseModule_n_25 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[16].clauseModule_n_2 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[16].clauseModule_n_4 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[16].clauseModule_n_9 ,\generate_clause_modules[16].clauseModule_n_10 ,\generate_clause_modules[16].clauseModule_n_11 ,\generate_clause_modules[16].clauseModule_n_12 ,\generate_clause_modules[16].clauseModule_n_13 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[16].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_505),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[16].clauseModule_n_26 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_72),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[16].clauseModule_n_14 ,\generate_clause_modules[16].clauseModule_n_15 ,\generate_clause_modules[16].clauseModule_n_16 ,\generate_clause_modules[16].clauseModule_n_17 ,\generate_clause_modules[16].clauseModule_n_18 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16 \generate_clause_modules[17].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_155 (\generate_clause_modules[15].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_181 (\generate_clause_modules[15].clauseModule_n_11 ),
        .\FSM_onehot_state_reg[3]_i_181_0 (\generate_clause_modules[16].clauseModule_n_27 ),
        .Q(Q[5:2]),
        .S(\generate_clause_modules[17].clauseModule_n_11 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[17].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[17].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[17].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[17].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[17].clauseModule_n_4 ),
        .clause_in_use_reg_0(\generate_clause_modules[31].clauseModule_n_8 ),
        .clause_in_use_reg_1(\generate_clause_modules[31].clauseModule_n_9 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[17]),
        .\implication_variable_id[0]_i_46 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_46_0 (\generate_clause_modules[16].clauseModule_n_8 ),
        .\implication_variable_id[1]_i_46 (\generate_clause_modules[16].clauseModule_n_24 ),
        .\implication_variable_id[2]_i_46 (implicationSelector_n_6),
        .\implication_variable_id[2]_i_46_0 (\generate_clause_modules[16].clauseModule_n_25 ),
        .\implication_variable_id[3]_i_20 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_20_0 (\generate_clause_modules[16].clauseModule_n_2 ),
        .\implication_variable_id[4]_i_32 (\generate_clause_modules[16].clauseModule_n_4 ),
        .is_unit(is_unit[16:15]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[17].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[17].clauseModule_n_14 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_504),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[17].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[17]),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_252),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[17].clauseModule_n_24 ,\generate_clause_modules[17].clauseModule_n_25 ,\generate_clause_modules[17].clauseModule_n_26 ,\generate_clause_modules[17].clauseModule_n_27 ,\generate_clause_modules[17].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[17].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[17].clauseModule_n_13 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_503),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_251),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[17].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[17].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[17].clauseModule_n_16 ,\generate_clause_modules[17].clauseModule_n_17 ,\generate_clause_modules[17].clauseModule_n_18 ,\generate_clause_modules[17].clauseModule_n_19 ,\generate_clause_modules[17].clauseModule_n_20 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__79 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__79_0 (implicationSelector_n_560),
        .\variable_3_assignment[1]_i_2__79_1 (implicationSelector_n_559),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[17].clauseModule_n_15 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_502),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_250),
        .\variable_3_id_reg[1]_0 (\generate_clause_modules[17].clauseModule_n_10 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[17].clauseModule_n_21 ,\generate_clause_modules[17].clauseModule_n_22 ,\generate_clause_modules[17].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17 \generate_clause_modules[18].clauseModule 
       (.\FSM_onehot_state[3]_i_196 (\generate_clause_modules[20].clauseModule_n_8 ),
        .\FSM_onehot_state[3]_i_196_0 (\generate_clause_modules[20].clauseModule_n_32 ),
        .\FSM_onehot_state[3]_i_196_1 (\generate_clause_modules[20].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[3]_i_176 ({is_unit[20:19],is_unit[17]}),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[18].clauseModule_n_6 ),
        .Q(Q[7:3]),
        .S(\generate_clause_modules[18].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[18].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[18].clauseModule_n_4 ),
        .clause_in_use_i_2__27(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_0(\generate_clause_modules[48].clauseModule_n_1 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[18]),
        .\implication_variable_id[0]_i_6 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_6_0 (\generate_clause_modules[17].clauseModule_n_7 ),
        .\implication_variable_id[1]_i_6 (\generate_clause_modules[17].clauseModule_n_9 ),
        .is_unit(is_unit[18]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[18].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[18].clauseModule_n_30 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_501),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[18].clauseModule_n_7 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_249),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[18].clauseModule_n_22 ,\generate_clause_modules[18].clauseModule_n_23 ,\generate_clause_modules[18].clauseModule_n_24 ,\generate_clause_modules[18].clauseModule_n_25 ,\generate_clause_modules[18].clauseModule_n_26 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[18].clauseModule_n_29 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_500),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[18].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_248),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[18].clauseModule_n_11 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[18].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[18].clauseModule_n_28 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[18].clauseModule_n_3 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[18].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[18].clauseModule_n_12 ,\generate_clause_modules[18].clauseModule_n_13 ,\generate_clause_modules[18].clauseModule_n_14 ,\generate_clause_modules[18].clauseModule_n_15 ,\generate_clause_modules[18].clauseModule_n_16 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[18].clauseModule_n_31 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_499),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_247),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[18].clauseModule_n_17 ,\generate_clause_modules[18].clauseModule_n_18 ,\generate_clause_modules[18].clauseModule_n_19 ,\generate_clause_modules[18].clauseModule_n_20 ,\generate_clause_modules[18].clauseModule_n_21 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18 \generate_clause_modules[19].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_155 (\generate_clause_modules[18].clauseModule_n_7 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[19].clauseModule_n_10 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[19].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[19].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[19].clauseModule_n_7 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[19].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[19].clauseModule_n_3 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[19]),
        .\implication_variable_id[2]_i_6 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_6_0 (\generate_clause_modules[18].clauseModule_n_11 ),
        .\implication_variable_id[3]_i_20 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_20_0 (\generate_clause_modules[18].clauseModule_n_3 ),
        .\implication_variable_id[3]_i_25 (\generate_clause_modules[18].clauseModule_n_27 ),
        .\implication_variable_id[4]_i_32 (\generate_clause_modules[18].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_37 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_37_0 (\generate_clause_modules[18].clauseModule_n_28 ),
        .is_unit(is_unit[18]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[19].clauseModule_n_9 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[19].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__79 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[19].clauseModule_n_13 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_498),
        .\variable_1_assignment_reg[1]_0 (is_unit[19]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_246),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[19].clauseModule_n_25 ,\generate_clause_modules[19].clauseModule_n_26 ,\generate_clause_modules[19].clauseModule_n_27 ,\generate_clause_modules[19].clauseModule_n_28 ,\generate_clause_modules[19].clauseModule_n_29 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[19].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_497),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[19].clauseModule_n_11 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_245),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[19].clauseModule_n_6 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[19].clauseModule_n_8 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[19].clauseModule_n_15 ,\generate_clause_modules[19].clauseModule_n_16 ,\generate_clause_modules[19].clauseModule_n_17 ,\generate_clause_modules[19].clauseModule_n_18 ,\generate_clause_modules[19].clauseModule_n_19 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[19].clauseModule_n_14 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_496),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_244),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[19].clauseModule_n_20 ,\generate_clause_modules[19].clauseModule_n_21 ,\generate_clause_modules[19].clauseModule_n_22 ,\generate_clause_modules[19].clauseModule_n_23 ,\generate_clause_modules[19].clauseModule_n_24 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0 \generate_clause_modules[1].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_194 (\generate_clause_modules[0].clauseModule_n_1 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[1].clauseModule_n_4 ),
        .Q({Q[8:7],Q[2]}),
        .S(\generate_clause_modules[1].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[1].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[1].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[1].clauseModule_n_2 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[32].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[1]),
        .\implication_variable_id[2]_i_9 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_9_0 (\generate_clause_modules[0].clauseModule_n_6 ),
        .\implication_variable_id[3]_i_26 (\generate_clause_modules[0].clauseModule_n_22 ),
        .\implication_variable_id[4]_i_38 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_38_0 (\generate_clause_modules[0].clauseModule_n_23 ),
        .is_unit(is_unit[0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[1].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_552),
        .\variable_1_assignment_reg[1]_0 (is_unit[1]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_282),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[1].clauseModule_n_21 ,\generate_clause_modules[1].clauseModule_n_22 ,\generate_clause_modules[1].clauseModule_n_23 ,\generate_clause_modules[1].clauseModule_n_24 ,\generate_clause_modules[1].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[1].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_551),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[1].clauseModule_n_6 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_281),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[1].clauseModule_n_26 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[1].clauseModule_n_10 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[1].clauseModule_n_11 ,\generate_clause_modules[1].clauseModule_n_12 ,\generate_clause_modules[1].clauseModule_n_13 ,\generate_clause_modules[1].clauseModule_n_14 ,\generate_clause_modules[1].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[1].clauseModule_n_9 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_550),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_280),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[1].clauseModule_n_16 ,\generate_clause_modules[1].clauseModule_n_17 ,\generate_clause_modules[1].clauseModule_n_18 ,\generate_clause_modules[1].clauseModule_n_19 ,\generate_clause_modules[1].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19 \generate_clause_modules[20].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_181 (\generate_clause_modules[19].clauseModule_n_11 ),
        .\FSM_onehot_state_reg[3]_i_181_0 (\generate_clause_modules[18].clauseModule_n_8 ),
        .Q({Q[7],Q[5:4],Q[2]}),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[20].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[20].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[24].clauseModule_n_1 ),
        .clause_in_use_reg_1(\generate_clause_modules[82].clauseModule_n_2 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[20]),
        .\implication_variable_id[0]_i_6 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_6_0 (\generate_clause_modules[19].clauseModule_n_6 ),
        .\implication_variable_id[1]_i_6 (\generate_clause_modules[19].clauseModule_n_8 ),
        .is_unit(is_unit[19:18]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[20].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[20].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_495),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[20].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[20]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[20].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_92),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[20].clauseModule_n_23 ,\generate_clause_modules[20].clauseModule_n_24 ,\generate_clause_modules[20].clauseModule_n_25 ,\generate_clause_modules[20].clauseModule_n_26 ,\generate_clause_modules[20].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[20].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_494),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[20].clauseModule_n_7 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[20].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_91),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[20].clauseModule_n_30 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[20].clauseModule_n_29 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[20].clauseModule_n_28 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[20].clauseModule_n_4 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[20].clauseModule_n_6 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[20].clauseModule_n_13 ,\generate_clause_modules[20].clauseModule_n_14 ,\generate_clause_modules[20].clauseModule_n_15 ,\generate_clause_modules[20].clauseModule_n_16 ,\generate_clause_modules[20].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[20].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_493),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[20].clauseModule_n_32 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_90),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[20].clauseModule_n_18 ,\generate_clause_modules[20].clauseModule_n_19 ,\generate_clause_modules[20].clauseModule_n_20 ,\generate_clause_modules[20].clauseModule_n_21 ,\generate_clause_modules[20].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20 \generate_clause_modules[21].clauseModule 
       (.\FSM_onehot_state[3]_i_195 (\generate_clause_modules[23].clauseModule_n_11 ),
        .\FSM_onehot_state[3]_i_195_0 (\generate_clause_modules[23].clauseModule_n_32 ),
        .\FSM_onehot_state[3]_i_195_1 (\generate_clause_modules[23].clauseModule_n_12 ),
        .\FSM_onehot_state_reg[3]_i_176 ({is_unit[23:22],is_unit[20]}),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[21].clauseModule_n_12 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[21].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[21].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[21].clauseModule_n_7 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[21].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[21].clauseModule_n_3 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[21]),
        .\implication_variable_id[2]_i_6 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_6_0 (\generate_clause_modules[20].clauseModule_n_30 ),
        .\implication_variable_id[3]_i_20 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_20_0 (\generate_clause_modules[20].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_25 (\generate_clause_modules[20].clauseModule_n_29 ),
        .\implication_variable_id[4]_i_32 (\generate_clause_modules[20].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_37 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_37_0 (\generate_clause_modules[20].clauseModule_n_28 ),
        .is_unit(is_unit[21]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[21].clauseModule_n_9 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[21].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[21].clauseModule_n_30 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_492),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[21].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_65),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[21].clauseModule_n_24 ,\generate_clause_modules[21].clauseModule_n_25 ,\generate_clause_modules[21].clauseModule_n_26 ,\generate_clause_modules[21].clauseModule_n_27 ,\generate_clause_modules[21].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[21].clauseModule_n_29 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_491),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[21].clauseModule_n_11 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_64),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[21].clauseModule_n_6 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[21].clauseModule_n_8 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[21].clauseModule_n_14 ,\generate_clause_modules[21].clauseModule_n_15 ,\generate_clause_modules[21].clauseModule_n_16 ,\generate_clause_modules[21].clauseModule_n_17 ,\generate_clause_modules[21].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[21].clauseModule_n_31 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_490),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_66),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[21].clauseModule_n_19 ,\generate_clause_modules[21].clauseModule_n_20 ,\generate_clause_modules[21].clauseModule_n_21 ,\generate_clause_modules[21].clauseModule_n_22 ,\generate_clause_modules[21].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21 \generate_clause_modules[22].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_155 (\generate_clause_modules[21].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[22].clauseModule_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[6] ),
        .S(\generate_clause_modules[22].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[22].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[22].clauseModule_n_4 ),
        .clause_in_use_reg_0(\generate_clause_modules[55].clauseModule_n_1 ),
        .clause_in_use_reg_1({Q[8:7],Q[5],Q[2]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[22]),
        .\implication_variable_id[0]_i_6 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_6_0 (\generate_clause_modules[21].clauseModule_n_6 ),
        .\implication_variable_id[1]_i_6 (\generate_clause_modules[21].clauseModule_n_8 ),
        .is_unit(is_unit[21]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[22].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_489),
        .\variable_1_assignment_reg[1]_0 (is_unit[22]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_68),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[22].clauseModule_n_21 ,\generate_clause_modules[22].clauseModule_n_22 ,\generate_clause_modules[22].clauseModule_n_23 ,\generate_clause_modules[22].clauseModule_n_24 ,\generate_clause_modules[22].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[22].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_488),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[22].clauseModule_n_7 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_67),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[22].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[22].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[22].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[22].clauseModule_n_3 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[22].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[22].clauseModule_n_11 ,\generate_clause_modules[22].clauseModule_n_12 ,\generate_clause_modules[22].clauseModule_n_13 ,\generate_clause_modules[22].clauseModule_n_14 ,\generate_clause_modules[22].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[22].clauseModule_n_10 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_487),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_69),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[22].clauseModule_n_16 ,\generate_clause_modules[22].clauseModule_n_17 ,\generate_clause_modules[22].clauseModule_n_18 ,\generate_clause_modules[22].clauseModule_n_19 ,\generate_clause_modules[22].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22 \generate_clause_modules[23].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_181 (\generate_clause_modules[22].clauseModule_n_7 ),
        .\FSM_onehot_state_reg[3]_i_181_0 (\generate_clause_modules[21].clauseModule_n_11 ),
        .Q({Q[8:7],Q[5],Q[3:2]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[23].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[23].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[23].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[23].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[23].clauseModule_n_4 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[30].clauseModule_n_1 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[23]),
        .\implication_variable_id[2]_i_6 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_6_0 (\generate_clause_modules[22].clauseModule_n_28 ),
        .\implication_variable_id[3]_i_20 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_20_0 (\generate_clause_modules[22].clauseModule_n_3 ),
        .\implication_variable_id[3]_i_25 (\generate_clause_modules[22].clauseModule_n_27 ),
        .\implication_variable_id[4]_i_32 (\generate_clause_modules[22].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_37 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_37_0 (\generate_clause_modules[22].clauseModule_n_26 ),
        .is_unit(is_unit[22:21]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[23].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[23].clauseModule_n_14 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_486),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[23].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[23]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[23].clauseModule_n_12 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_56),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[23].clauseModule_n_26 ,\generate_clause_modules[23].clauseModule_n_27 ,\generate_clause_modules[23].clauseModule_n_28 ,\generate_clause_modules[23].clauseModule_n_29 ,\generate_clause_modules[23].clauseModule_n_30 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[23].clauseModule_n_13 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_485),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[23].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[23].clauseModule_n_11 ),
        .\variable_2_assignment_reg[1]_2 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_3 (implicationSelector_n_55),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[23].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[23].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[23].clauseModule_n_16 ,\generate_clause_modules[23].clauseModule_n_17 ,\generate_clause_modules[23].clauseModule_n_18 ,\generate_clause_modules[23].clauseModule_n_19 ,\generate_clause_modules[23].clauseModule_n_20 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[23].clauseModule_n_15 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_484),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[23].clauseModule_n_32 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_57),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[23].clauseModule_n_21 ,\generate_clause_modules[23].clauseModule_n_22 ,\generate_clause_modules[23].clauseModule_n_23 ,\generate_clause_modules[23].clauseModule_n_24 ,\generate_clause_modules[23].clauseModule_n_25 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23 \generate_clause_modules[24].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_137 ({is_unit[26:25],is_unit[23]}),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[24].clauseModule_n_0 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[24].clauseModule_n_10 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[24].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[24].clauseModule_n_6 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[24]),
        .\implication_variable_id[0]_i_6 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_6_0 (\generate_clause_modules[23].clauseModule_n_7 ),
        .\implication_variable_id[1]_i_6 (\generate_clause_modules[23].clauseModule_n_9 ),
        .is_unit(is_unit[24]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[24].clauseModule_n_2 ),
        .\slv_reg0_reg[6] (\generate_clause_modules[24].clauseModule_n_9 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[24].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[24].clauseModule_n_32 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_483),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[24].clauseModule_n_12 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_15),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[24].clauseModule_n_22 ,\generate_clause_modules[24].clauseModule_n_23 ,\generate_clause_modules[24].clauseModule_n_24 ,\generate_clause_modules[24].clauseModule_n_25 ,\generate_clause_modules[24].clauseModule_n_26 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[24].clauseModule_n_31 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_482),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[24].clauseModule_n_30 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_14),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[24].clauseModule_n_13 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[24].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[24].clauseModule_n_28 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[24].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[24].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[24].clauseModule_n_14 ,\generate_clause_modules[24].clauseModule_n_15 ,\generate_clause_modules[24].clauseModule_n_16 ,\generate_clause_modules[24].clauseModule_n_17 ,\generate_clause_modules[24].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__0 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__0_0 (implicationSelector_n_562),
        .\variable_3_assignment[1]_i_2__0_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[24].clauseModule_n_33 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_481),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[24].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_13),
        .\variable_3_id_reg[3]_0 ({\generate_clause_modules[24].clauseModule_n_19 ,\generate_clause_modules[24].clauseModule_n_20 ,\generate_clause_modules[24].clauseModule_n_21 }),
        .\variable_3_id_reg[4]_0 (\generate_clause_modules[24].clauseModule_n_8 ),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24 \generate_clause_modules[25].clauseModule 
       (.\FSM_onehot_state[3]_i_159 (\generate_clause_modules[24].clauseModule_n_12 ),
        .\FSM_onehot_state[3]_i_159_0 (\generate_clause_modules[24].clauseModule_n_29 ),
        .\FSM_onehot_state[3]_i_159_1 (\generate_clause_modules[24].clauseModule_n_30 ),
        .Q({Q[8],Q[6:4]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[25].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[25].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[25].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[25].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[25].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[13].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[25]),
        .\implication_variable_id[2]_i_6 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_6_0 (\generate_clause_modules[24].clauseModule_n_13 ),
        .\implication_variable_id[3]_i_21 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_21_0 (\generate_clause_modules[24].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_25 (\generate_clause_modules[24].clauseModule_n_27 ),
        .\implication_variable_id[4]_i_33 (\generate_clause_modules[24].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_37 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_37_0 (\generate_clause_modules[24].clauseModule_n_28 ),
        .is_unit(is_unit[24]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[25].clauseModule_n_6 ),
        .\variable_1_assignment[1]_i_2__78 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[25].clauseModule_n_26 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_480),
        .\variable_1_assignment_reg[1]_0 (is_unit[25]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[25].clauseModule_n_7 ),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_243),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[25].clauseModule_n_20 ,\generate_clause_modules[25].clauseModule_n_21 ,\generate_clause_modules[25].clauseModule_n_22 ,\generate_clause_modules[25].clauseModule_n_23 ,\generate_clause_modules[25].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[25].clauseModule_n_25 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_479),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[25].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_242),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[25].clauseModule_n_10 ,\generate_clause_modules[25].clauseModule_n_11 ,\generate_clause_modules[25].clauseModule_n_12 ,\generate_clause_modules[25].clauseModule_n_13 ,\generate_clause_modules[25].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[25].clauseModule_n_27 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_478),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_241),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[25].clauseModule_n_15 ,\generate_clause_modules[25].clauseModule_n_16 ,\generate_clause_modules[25].clauseModule_n_17 ,\generate_clause_modules[25].clauseModule_n_18 ,\generate_clause_modules[25].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25 \generate_clause_modules[26].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_116 (\generate_clause_modules[25].clauseModule_n_7 ),
        .\FSM_onehot_state_reg[3]_i_142 (\generate_clause_modules[24].clauseModule_n_30 ),
        .\FSM_onehot_state_reg[3]_i_142_0 (\generate_clause_modules[25].clauseModule_n_8 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[26].clauseModule_n_2 ),
        .Q(Q[6:2]),
        .S(\generate_clause_modules[26].clauseModule_n_3 ),
        .clause_in_use_reg_0(\generate_clause_modules[19].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[26]),
        .is_unit(is_unit[25:24]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__9 (\FSM_onehot_state_reg_n_0_[6] ),
        .\variable_1_assignment[1]_i_2__9_0 (\generate_clause_modules[7].clauseModule_n_10 ),
        .\variable_1_assignment[1]_i_2__9_1 (\generate_clause_modules[24].clauseModule_n_2 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[26].clauseModule_n_6 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_477),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[26].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[26]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[5].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_30),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[26].clauseModule_n_19 ,\generate_clause_modules[26].clauseModule_n_20 ,\generate_clause_modules[26].clauseModule_n_21 ,\generate_clause_modules[26].clauseModule_n_22 ,\generate_clause_modules[26].clauseModule_n_23 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[26].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[26].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_476),
        .\variable_2_assignment_reg[1]_0 (implicationSelector_n_29),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[26].clauseModule_n_27 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[26].clauseModule_n_26 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[26].clauseModule_n_25 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[26].clauseModule_n_24 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[26].clauseModule_n_8 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[26].clauseModule_n_9 ,\generate_clause_modules[26].clauseModule_n_10 ,\generate_clause_modules[26].clauseModule_n_11 ,\generate_clause_modules[26].clauseModule_n_12 ,\generate_clause_modules[26].clauseModule_n_13 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[26].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_475),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_28),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[26].clauseModule_n_14 ,\generate_clause_modules[26].clauseModule_n_15 ,\generate_clause_modules[26].clauseModule_n_16 ,\generate_clause_modules[26].clauseModule_n_17 ,\generate_clause_modules[26].clauseModule_n_18 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26 \generate_clause_modules[27].clauseModule 
       (.\FSM_onehot_state[3]_i_158 (\generate_clause_modules[29].clauseModule_n_9 ),
        .\FSM_onehot_state[3]_i_158_0 (\generate_clause_modules[29].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_158_1 (\generate_clause_modules[29].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_137 ({is_unit[29:28],is_unit[26]}),
        .Q({Q[8],Q[6:4]}),
        .S(\generate_clause_modules[27].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[27].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[27].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[27].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[27].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[27].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[75].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[27]),
        .\implication_variable_id[0]_i_47 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_47_0 (\generate_clause_modules[26].clauseModule_n_27 ),
        .\implication_variable_id[1]_i_47 (\generate_clause_modules[26].clauseModule_n_26 ),
        .\implication_variable_id[2]_i_47 (implicationSelector_n_6),
        .\implication_variable_id[2]_i_47_0 (\generate_clause_modules[26].clauseModule_n_25 ),
        .\implication_variable_id[3]_i_21 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_21_0 (\generate_clause_modules[26].clauseModule_n_24 ),
        .\implication_variable_id[4]_i_33 (\generate_clause_modules[26].clauseModule_n_8 ),
        .is_unit(is_unit[27]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[27].clauseModule_n_6 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[27].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_474),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[27].clauseModule_n_7 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_240),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[27].clauseModule_n_21 ,\generate_clause_modules[27].clauseModule_n_22 ,\generate_clause_modules[27].clauseModule_n_23 ,\generate_clause_modules[27].clauseModule_n_24 ,\generate_clause_modules[27].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[27].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_473),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[27].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_239),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[27].clauseModule_n_11 ,\generate_clause_modules[27].clauseModule_n_12 ,\generate_clause_modules[27].clauseModule_n_13 ,\generate_clause_modules[27].clauseModule_n_14 ,\generate_clause_modules[27].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[27].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_472),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_238),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[27].clauseModule_n_16 ,\generate_clause_modules[27].clauseModule_n_17 ,\generate_clause_modules[27].clauseModule_n_18 ,\generate_clause_modules[27].clauseModule_n_19 ,\generate_clause_modules[27].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27 \generate_clause_modules[28].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_116 (\generate_clause_modules[27].clauseModule_n_7 ),
        .Q({Q[8:6],Q[4:2]}),
        .S(\generate_clause_modules[28].clauseModule_n_1 ),
        .clause_in_use_reg_0(\generate_clause_modules[74].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[28]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[28].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__30 (\generate_clause_modules[24].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__30_0 (\generate_clause_modules[24].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[28].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_471),
        .\variable_1_assignment_reg[1]_0 (is_unit[28]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[5].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_98),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[28].clauseModule_n_18 ,\generate_clause_modules[28].clauseModule_n_19 ,\generate_clause_modules[28].clauseModule_n_20 ,\generate_clause_modules[28].clauseModule_n_21 ,\generate_clause_modules[28].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[28].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_470),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[28].clauseModule_n_2 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_97),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[28].clauseModule_n_26 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[28].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[28].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[28].clauseModule_n_23 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[28].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[28].clauseModule_n_8 ,\generate_clause_modules[28].clauseModule_n_9 ,\generate_clause_modules[28].clauseModule_n_10 ,\generate_clause_modules[28].clauseModule_n_11 ,\generate_clause_modules[28].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[28].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_469),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_96),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[28].clauseModule_n_13 ,\generate_clause_modules[28].clauseModule_n_14 ,\generate_clause_modules[28].clauseModule_n_15 ,\generate_clause_modules[28].clauseModule_n_16 ,\generate_clause_modules[28].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28 \generate_clause_modules[29].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_142 (\generate_clause_modules[28].clauseModule_n_2 ),
        .\FSM_onehot_state_reg[3]_i_142_0 (\generate_clause_modules[27].clauseModule_n_8 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[29].clauseModule_n_7 ),
        .Q(Q[8:2]),
        .\clause_count_reg[0]_rep (\generate_clause_modules[29].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[29].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[29].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[29].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[29].clauseModule_n_3 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[29]),
        .\implication_variable_id[0]_i_47 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_47_0 (\generate_clause_modules[28].clauseModule_n_26 ),
        .\implication_variable_id[1]_i_47 (\generate_clause_modules[28].clauseModule_n_25 ),
        .\implication_variable_id[2]_i_47 (implicationSelector_n_6),
        .\implication_variable_id[2]_i_47_0 (\generate_clause_modules[28].clauseModule_n_24 ),
        .\implication_variable_id[3]_i_21 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_21_0 (\generate_clause_modules[28].clauseModule_n_23 ),
        .\implication_variable_id[4]_i_33 (\generate_clause_modules[28].clauseModule_n_7 ),
        .is_unit(is_unit[28:27]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[29].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_468),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[29].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[29]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[29].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_94),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[29].clauseModule_n_24 ,\generate_clause_modules[29].clauseModule_n_25 ,\generate_clause_modules[29].clauseModule_n_26 ,\generate_clause_modules[29].clauseModule_n_27 ,\generate_clause_modules[29].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[29].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_467),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[29].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[29].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_2 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_3 (implicationSelector_n_93),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[29].clauseModule_n_14 ,\generate_clause_modules[29].clauseModule_n_15 ,\generate_clause_modules[29].clauseModule_n_16 ,\generate_clause_modules[29].clauseModule_n_17 ,\generate_clause_modules[29].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[29].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_466),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[29].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_95),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[29].clauseModule_n_19 ,\generate_clause_modules[29].clauseModule_n_20 ,\generate_clause_modules[29].clauseModule_n_21 ,\generate_clause_modules[29].clauseModule_n_22 ,\generate_clause_modules[29].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1 \generate_clause_modules[2].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_220 (\generate_clause_modules[1].clauseModule_n_6 ),
        .\FSM_onehot_state_reg[3]_i_220_0 (\generate_clause_modules[0].clauseModule_n_2 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[2].clauseModule_n_6 ),
        .Q(Q[6:2]),
        .S(\generate_clause_modules[2].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[2].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[2].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[19].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[2]),
        .\implication_variable_id[0]_i_8 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_8_0 (\generate_clause_modules[1].clauseModule_n_26 ),
        .\implication_variable_id[1]_i_8 (implicationSelector_n_6),
        .\implication_variable_id[1]_i_8_0 (\generate_clause_modules[1].clauseModule_n_10 ),
        .is_unit(is_unit[1:0]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__12 (\FSM_onehot_state_reg_n_0_[6] ),
        .\variable_1_assignment[1]_i_2__12_0 (\generate_clause_modules[7].clauseModule_n_10 ),
        .\variable_1_assignment[1]_i_2__12_1 (\generate_clause_modules[24].clauseModule_n_2 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[2].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_549),
        .\variable_1_assignment_reg[1]_0 (is_unit[2]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[2].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_39),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[2].clauseModule_n_23 ,\generate_clause_modules[2].clauseModule_n_24 ,\generate_clause_modules[2].clauseModule_n_25 ,\generate_clause_modules[2].clauseModule_n_26 ,\generate_clause_modules[2].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[2].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_548),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[2].clauseModule_n_7 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[2].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_38),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[2].clauseModule_n_30 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[2].clauseModule_n_29 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[2].clauseModule_n_28 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[2].clauseModule_n_3 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[2].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[2].clauseModule_n_13 ,\generate_clause_modules[2].clauseModule_n_14 ,\generate_clause_modules[2].clauseModule_n_15 ,\generate_clause_modules[2].clauseModule_n_16 ,\generate_clause_modules[2].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[2].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_547),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[2].clauseModule_n_32 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_37),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[2].clauseModule_n_18 ,\generate_clause_modules[2].clauseModule_n_19 ,\generate_clause_modules[2].clauseModule_n_20 ,\generate_clause_modules[2].clauseModule_n_21 ,\generate_clause_modules[2].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29 \generate_clause_modules[30].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_116 (\generate_clause_modules[31].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_137 (is_unit[32:31]),
        .Q(Q[6:2]),
        .S(\generate_clause_modules[30].clauseModule_n_2 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[7].clauseModule_n_10 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[30]),
        .is_unit(is_unit[30]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[30].clauseModule_n_0 ),
        .\slv_reg0_reg[4] (\generate_clause_modules[30].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[30].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_465),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[30].clauseModule_n_4 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_237),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[30].clauseModule_n_20 ,\generate_clause_modules[30].clauseModule_n_21 ,\generate_clause_modules[30].clauseModule_n_22 ,\generate_clause_modules[30].clauseModule_n_23 ,\generate_clause_modules[30].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[30].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_464),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[30].clauseModule_n_3 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_236),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[30].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[30].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[30].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[30].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[30].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[30].clauseModule_n_10 ,\generate_clause_modules[30].clauseModule_n_11 ,\generate_clause_modules[30].clauseModule_n_12 ,\generate_clause_modules[30].clauseModule_n_13 ,\generate_clause_modules[30].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[30].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_463),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_235),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[30].clauseModule_n_15 ,\generate_clause_modules[30].clauseModule_n_16 ,\generate_clause_modules[30].clauseModule_n_17 ,\generate_clause_modules[30].clauseModule_n_18 ,\generate_clause_modules[30].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30 \generate_clause_modules[31].clauseModule 
       (.\FSM_onehot_state[3]_i_157 (\generate_clause_modules[32].clauseModule_n_5 ),
        .\FSM_onehot_state[3]_i_157_0 (\generate_clause_modules[32].clauseModule_n_31 ),
        .\FSM_onehot_state[3]_i_157_1 (\generate_clause_modules[32].clauseModule_n_6 ),
        .Q(Q[8:2]),
        .\clause_count_reg[0]_rep (\generate_clause_modules[31].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[31].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[31].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[31].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[31].clauseModule_n_3 ),
        .clause_in_use_i_2__24(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[31]),
        .\implication_variable_id[0]_i_47 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_47_0 (\generate_clause_modules[30].clauseModule_n_28 ),
        .\implication_variable_id[1]_i_47 (\generate_clause_modules[30].clauseModule_n_27 ),
        .\implication_variable_id[2]_i_47 (implicationSelector_n_6),
        .\implication_variable_id[2]_i_47_0 (\generate_clause_modules[30].clauseModule_n_26 ),
        .\implication_variable_id[3]_i_21 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_21_0 (\generate_clause_modules[30].clauseModule_n_25 ),
        .\implication_variable_id[4]_i_33 (\generate_clause_modules[30].clauseModule_n_9 ),
        .is_unit(is_unit[30]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[31].clauseModule_n_0 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[31].clauseModule_n_9 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[31].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[31].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_462),
        .\variable_1_assignment_reg[1]_0 (is_unit[31]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[31].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_234),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[31].clauseModule_n_21 ,\generate_clause_modules[31].clauseModule_n_22 ,\generate_clause_modules[31].clauseModule_n_23 ,\generate_clause_modules[31].clauseModule_n_24 ,\generate_clause_modules[31].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[31].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_461),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[31].clauseModule_n_11 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_233),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[31].clauseModule_n_13 ,\generate_clause_modules[31].clauseModule_n_14 ,\generate_clause_modules[31].clauseModule_n_15 ,\generate_clause_modules[31].clauseModule_n_16 ,\generate_clause_modules[31].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__73 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__73_0 (implicationSelector_n_560),
        .\variable_3_assignment[1]_i_2__73_1 (implicationSelector_n_559),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[31].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_460),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_232),
        .\variable_3_id_reg[1]_0 (\generate_clause_modules[31].clauseModule_n_7 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[31].clauseModule_n_18 ,\generate_clause_modules[31].clauseModule_n_19 ,\generate_clause_modules[31].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31 \generate_clause_modules[32].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_142 (\generate_clause_modules[30].clauseModule_n_3 ),
        .\FSM_onehot_state_reg[3]_i_142_0 (\generate_clause_modules[31].clauseModule_n_11 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[32].clauseModule_n_3 ),
        .Q(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[32]),
        .is_unit(is_unit[31:30]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[32].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__74 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[32].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_459),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[32].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[32]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[32].clauseModule_n_6 ),
        .\variable_1_assignment_reg[1]_3 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_4 (implicationSelector_n_231),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[32].clauseModule_n_21 ,\generate_clause_modules[32].clauseModule_n_22 ,\generate_clause_modules[32].clauseModule_n_23 ,\generate_clause_modules[32].clauseModule_n_24 ,\generate_clause_modules[32].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[32].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[32].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_2 (\generate_clause_modules[32].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_3 (implicationSelector_n_458),
        .\variable_2_assignment_reg[1]_0 (implicationSelector_n_230),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[32].clauseModule_n_29 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[32].clauseModule_n_28 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[32].clauseModule_n_27 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[32].clauseModule_n_26 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[32].clauseModule_n_10 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[32].clauseModule_n_11 ,\generate_clause_modules[32].clauseModule_n_12 ,\generate_clause_modules[32].clauseModule_n_13 ,\generate_clause_modules[32].clauseModule_n_14 ,\generate_clause_modules[32].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[32].clauseModule_n_9 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_457),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[32].clauseModule_n_31 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_229),
        .\variable_3_id_reg[0]_0 (Q[8:2]),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[32].clauseModule_n_16 ,\generate_clause_modules[32].clauseModule_n_17 ,\generate_clause_modules[32].clauseModule_n_18 ,\generate_clause_modules[32].clauseModule_n_19 ,\generate_clause_modules[32].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32 \generate_clause_modules[33].clauseModule 
       (.\FSM_onehot_state[3]_i_156 (\generate_clause_modules[35].clauseModule_n_9 ),
        .\FSM_onehot_state[3]_i_156_0 (\generate_clause_modules[35].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_156_1 (\generate_clause_modules[35].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_137 ({is_unit[35:34],is_unit[32]}),
        .Q(\FSM_onehot_state_reg_n_0_[6] ),
        .S(\generate_clause_modules[33].clauseModule_n_11 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[33].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[33].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[33].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_2 (\generate_clause_modules[33].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[33].clauseModule_n_6 ),
        .clause_in_use_reg_0(Q[8:2]),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[33]),
        .\implication_variable_id_reg[0]_i_39 (\generate_clause_modules[32].clauseModule_n_29 ),
        .\implication_variable_id_reg[1]_i_39 (\generate_clause_modules[32].clauseModule_n_28 ),
        .\implication_variable_id_reg[2]_i_39 (\generate_clause_modules[32].clauseModule_n_27 ),
        .\implication_variable_id_reg[3]_i_19 (implicationSelector_n_557),
        .\implication_variable_id_reg[3]_i_19_0 (\generate_clause_modules[32].clauseModule_n_26 ),
        .\implication_variable_id_reg[4]_i_31 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_31_0 (\generate_clause_modules[32].clauseModule_n_10 ),
        .is_unit(is_unit[33]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[33].clauseModule_n_8 ),
        .\slv_reg0_reg[4] (\generate_clause_modules[33].clauseModule_n_7 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[33].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__73 (\generate_clause_modules[45].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[33].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_456),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[33].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_228),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[33].clauseModule_n_23 ,\generate_clause_modules[33].clauseModule_n_24 ,\generate_clause_modules[33].clauseModule_n_25 ,\generate_clause_modules[33].clauseModule_n_26 ,\generate_clause_modules[33].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[33].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_455),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[33].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_227),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[33].clauseModule_n_13 ,\generate_clause_modules[33].clauseModule_n_14 ,\generate_clause_modules[33].clauseModule_n_15 ,\generate_clause_modules[33].clauseModule_n_16 ,\generate_clause_modules[33].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[33].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_454),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_226),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[33].clauseModule_n_18 ,\generate_clause_modules[33].clauseModule_n_19 ,\generate_clause_modules[33].clauseModule_n_20 ,\generate_clause_modules[33].clauseModule_n_21 ,\generate_clause_modules[33].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33 \generate_clause_modules[34].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_116 (\generate_clause_modules[33].clauseModule_n_9 ),
        .Q({Q[8:7],Q[4],Q[2]}),
        .S(\generate_clause_modules[34].clauseModule_n_1 ),
        .clause_in_use_reg_0(\generate_clause_modules[6].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[34]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[34].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__72 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[34].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_453),
        .\variable_1_assignment_reg[1]_0 (is_unit[34]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_225),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[34].clauseModule_n_18 ,\generate_clause_modules[34].clauseModule_n_19 ,\generate_clause_modules[34].clauseModule_n_20 ,\generate_clause_modules[34].clauseModule_n_21 ,\generate_clause_modules[34].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[34].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_452),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[34].clauseModule_n_2 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_224),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[34].clauseModule_n_26 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[34].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[34].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[34].clauseModule_n_23 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[34].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[34].clauseModule_n_8 ,\generate_clause_modules[34].clauseModule_n_9 ,\generate_clause_modules[34].clauseModule_n_10 ,\generate_clause_modules[34].clauseModule_n_11 ,\generate_clause_modules[34].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[34].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_451),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_223),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[34].clauseModule_n_13 ,\generate_clause_modules[34].clauseModule_n_14 ,\generate_clause_modules[34].clauseModule_n_15 ,\generate_clause_modules[34].clauseModule_n_16 ,\generate_clause_modules[34].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34 \generate_clause_modules[35].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_142 (\generate_clause_modules[34].clauseModule_n_2 ),
        .\FSM_onehot_state_reg[3]_i_142_0 (\generate_clause_modules[33].clauseModule_n_10 ),
        .Q({Q[8:7],Q[4],Q[2]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[35].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[35].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[35].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_2 (\generate_clause_modules[35].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[35].clauseModule_n_6 ),
        .clause_in_use_reg_0(\generate_clause_modules[6].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[35]),
        .\implication_variable_id_reg[0]_i_39 (\generate_clause_modules[34].clauseModule_n_26 ),
        .\implication_variable_id_reg[1]_i_39 (\generate_clause_modules[34].clauseModule_n_25 ),
        .\implication_variable_id_reg[2]_i_39 (\generate_clause_modules[34].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_19 (implicationSelector_n_557),
        .\implication_variable_id_reg[3]_i_19_0 (\generate_clause_modules[34].clauseModule_n_23 ),
        .\implication_variable_id_reg[4]_i_31 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_31_0 (\generate_clause_modules[34].clauseModule_n_7 ),
        .is_unit(is_unit[34:33]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[35].clauseModule_n_7 ),
        .\variable_1_assignment[1]_i_2__71 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[35].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_450),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[35].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[35]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[35].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_3 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_4 (implicationSelector_n_222),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[35].clauseModule_n_24 ,\generate_clause_modules[35].clauseModule_n_25 ,\generate_clause_modules[35].clauseModule_n_26 ,\generate_clause_modules[35].clauseModule_n_27 ,\generate_clause_modules[35].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[35].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_449),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[35].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[35].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_221),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[35].clauseModule_n_14 ,\generate_clause_modules[35].clauseModule_n_15 ,\generate_clause_modules[35].clauseModule_n_16 ,\generate_clause_modules[35].clauseModule_n_17 ,\generate_clause_modules[35].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[35].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_448),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[35].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_220),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[35].clauseModule_n_19 ,\generate_clause_modules[35].clauseModule_n_20 ,\generate_clause_modules[35].clauseModule_n_21 ,\generate_clause_modules[35].clauseModule_n_22 ,\generate_clause_modules[35].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35 \generate_clause_modules[36].clauseModule 
       (.\FSM_onehot_state[3]_i_120 (\generate_clause_modules[38].clauseModule_n_4 ),
        .\FSM_onehot_state[3]_i_120_0 (\generate_clause_modules[38].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_120_1 (\generate_clause_modules[38].clauseModule_n_5 ),
        .\FSM_onehot_state_reg[3]_i_98 (is_unit[38:37]),
        .Q({Q[8],Q[6],Q[3:2]}),
        .S(\generate_clause_modules[36].clauseModule_n_4 ),
        .clause_in_use_reg_0(\generate_clause_modules[54].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[36]),
        .is_unit(is_unit[36]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[36].clauseModule_n_1 ),
        .\slv_reg0_reg[3] (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__33 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[36].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_447),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[36].clauseModule_n_2 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_107),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[36].clauseModule_n_18 ,\generate_clause_modules[36].clauseModule_n_19 ,\generate_clause_modules[36].clauseModule_n_20 ,\generate_clause_modules[36].clauseModule_n_21 ,\generate_clause_modules[36].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[36].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_446),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[36].clauseModule_n_3 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_106),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[36].clauseModule_n_7 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[36].clauseModule_n_23 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[36].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[36].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[36].clauseModule_n_8 ,\generate_clause_modules[36].clauseModule_n_9 ,\generate_clause_modules[36].clauseModule_n_10 ,\generate_clause_modules[36].clauseModule_n_11 ,\generate_clause_modules[36].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[36].clauseModule_n_26 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[36].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_445),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_105),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[36].clauseModule_n_13 ,\generate_clause_modules[36].clauseModule_n_14 ,\generate_clause_modules[36].clauseModule_n_15 ,\generate_clause_modules[36].clauseModule_n_16 ,\generate_clause_modules[36].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36 \generate_clause_modules[37].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_77 (\generate_clause_modules[36].clauseModule_n_2 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[37].clauseModule_n_6 ),
        .Q(Q[6:4]),
        .S(\generate_clause_modules[37].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[37].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[37].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[37].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_2 (\generate_clause_modules[37].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[37].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[61].clauseModule_n_0 ),
        .clause_in_use_reg_1(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[37]),
        .\implication_variable_id_reg[0]_i_38 (\generate_clause_modules[36].clauseModule_n_7 ),
        .\implication_variable_id_reg[1]_i_38 (\generate_clause_modules[36].clauseModule_n_23 ),
        .\implication_variable_id_reg[2]_i_38 (\generate_clause_modules[36].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_18 (implicationSelector_n_557),
        .\implication_variable_id_reg[3]_i_18_0 (\generate_clause_modules[36].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_30 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_30_0 (\generate_clause_modules[36].clauseModule_n_26 ),
        .is_unit(is_unit[36]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment[1]_i_2__25 (\generate_clause_modules[24].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__25_0 (\generate_clause_modules[33].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[37].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_444),
        .\variable_1_assignment_reg[1]_0 (is_unit[37]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_84),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[37].clauseModule_n_21 ,\generate_clause_modules[37].clauseModule_n_22 ,\generate_clause_modules[37].clauseModule_n_23 ,\generate_clause_modules[37].clauseModule_n_24 ,\generate_clause_modules[37].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[37].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_443),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[37].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_83),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[37].clauseModule_n_13 ,\generate_clause_modules[37].clauseModule_n_14 ,\generate_clause_modules[37].clauseModule_n_15 ,\generate_clause_modules[37].clauseModule_n_16 ,\generate_clause_modules[37].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__23 (implicationSelector_n_559),
        .\variable_3_assignment[1]_i_2__23_0 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[37].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_442),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_82),
        .\variable_3_id_reg[3]_0 (\generate_clause_modules[37].clauseModule_n_7 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[37].clauseModule_n_18 ,\generate_clause_modules[37].clauseModule_n_19 ,\generate_clause_modules[37].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37 \generate_clause_modules[38].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_103 (\generate_clause_modules[37].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[3]_i_103_0 (\generate_clause_modules[36].clauseModule_n_3 ),
        .Q({Q[8:7],Q[4],Q[2]}),
        .clause_in_use_reg_0(\generate_clause_modules[6].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[38]),
        .is_unit(is_unit[37:36]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[38].clauseModule_n_2 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[38].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_441),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[38].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[38]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[38].clauseModule_n_5 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_219),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[38].clauseModule_n_20 ,\generate_clause_modules[38].clauseModule_n_21 ,\generate_clause_modules[38].clauseModule_n_22 ,\generate_clause_modules[38].clauseModule_n_23 ,\generate_clause_modules[38].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[38].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_440),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[38].clauseModule_n_3 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[38].clauseModule_n_4 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_218),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[38].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[38].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[38].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[38].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[38].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[38].clauseModule_n_10 ,\generate_clause_modules[38].clauseModule_n_11 ,\generate_clause_modules[38].clauseModule_n_12 ,\generate_clause_modules[38].clauseModule_n_13 ,\generate_clause_modules[38].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[38].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_439),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[38].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_217),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[38].clauseModule_n_15 ,\generate_clause_modules[38].clauseModule_n_16 ,\generate_clause_modules[38].clauseModule_n_17 ,\generate_clause_modules[38].clauseModule_n_18 ,\generate_clause_modules[38].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38 \generate_clause_modules[39].clauseModule 
       (.\FSM_onehot_state[3]_i_119 (\generate_clause_modules[41].clauseModule_n_9 ),
        .\FSM_onehot_state[3]_i_119_0 (\generate_clause_modules[41].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_119_1 (\generate_clause_modules[41].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_98 ({is_unit[41:40],is_unit[38]}),
        .Q({Q[8],Q[6],Q[3:2]}),
        .S(\generate_clause_modules[39].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[39].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[39].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[39].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[39].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[39].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[54].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[39]),
        .\implication_variable_id_reg[0]_i_38 (\generate_clause_modules[38].clauseModule_n_28 ),
        .\implication_variable_id_reg[1]_i_38 (\generate_clause_modules[38].clauseModule_n_27 ),
        .\implication_variable_id_reg[2]_i_38 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_38_0 (\generate_clause_modules[38].clauseModule_n_26 ),
        .\implication_variable_id_reg[3]_i_18 (\generate_clause_modules[38].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_30 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_30_0 (\generate_clause_modules[38].clauseModule_n_9 ),
        .is_unit(is_unit[39]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[39].clauseModule_n_6 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[39].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_438),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[39].clauseModule_n_7 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_216),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[39].clauseModule_n_21 ,\generate_clause_modules[39].clauseModule_n_22 ,\generate_clause_modules[39].clauseModule_n_23 ,\generate_clause_modules[39].clauseModule_n_24 ,\generate_clause_modules[39].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[39].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_437),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[39].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_215),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[39].clauseModule_n_11 ,\generate_clause_modules[39].clauseModule_n_12 ,\generate_clause_modules[39].clauseModule_n_13 ,\generate_clause_modules[39].clauseModule_n_14 ,\generate_clause_modules[39].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[39].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_436),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_214),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[39].clauseModule_n_16 ,\generate_clause_modules[39].clauseModule_n_17 ,\generate_clause_modules[39].clauseModule_n_18 ,\generate_clause_modules[39].clauseModule_n_19 ,\generate_clause_modules[39].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2 \generate_clause_modules[3].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_215 ({is_unit[5:4],is_unit[2]}),
        .\FSM_onehot_state_reg[5] (\generate_clause_modules[3].clauseModule_n_9 ),
        .Q({Q[8],Q[6:4]}),
        .S(\generate_clause_modules[3].clauseModule_n_10 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[3].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[3].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[3].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[3].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[3].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[75].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[3]),
        .\implication_variable_id[2]_i_8 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_8_0 (\generate_clause_modules[2].clauseModule_n_30 ),
        .\implication_variable_id[3]_i_27 (\generate_clause_modules[2].clauseModule_n_29 ),
        .\implication_variable_id[3]_i_59 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_59_0 (\generate_clause_modules[2].clauseModule_n_3 ),
        .\implication_variable_id[4]_i_39 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_39_0 (\generate_clause_modules[2].clauseModule_n_28 ),
        .\implication_variable_id[4]_i_85 (\generate_clause_modules[2].clauseModule_n_5 ),
        .is_unit(is_unit[3]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[3].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[3].clauseModule_n_31 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_546),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[3].clauseModule_n_12 ),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_279),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[3].clauseModule_n_23 ,\generate_clause_modules[3].clauseModule_n_24 ,\generate_clause_modules[3].clauseModule_n_25 ,\generate_clause_modules[3].clauseModule_n_26 ,\generate_clause_modules[3].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[3].clauseModule_n_30 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_545),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[3].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_278),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[3].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[3].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[3].clauseModule_n_13 ,\generate_clause_modules[3].clauseModule_n_14 ,\generate_clause_modules[3].clauseModule_n_15 ,\generate_clause_modules[3].clauseModule_n_16 ,\generate_clause_modules[3].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_3__63 (clear_assignment),
        .\variable_3_assignment[1]_i_3__63_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[3].clauseModule_n_32 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_544),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[3].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_277),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[3].clauseModule_n_18 ,\generate_clause_modules[3].clauseModule_n_19 ,\generate_clause_modules[3].clauseModule_n_20 ,\generate_clause_modules[3].clauseModule_n_21 ,\generate_clause_modules[3].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39 \generate_clause_modules[40].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_77 (\generate_clause_modules[39].clauseModule_n_7 ),
        .Q({Q[8],Q[6],Q[3:2]}),
        .S(\generate_clause_modules[40].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[58].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[40]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[40].clauseModule_n_1 ),
        .\slv_reg0_reg[3] (\generate_clause_modules[40].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__32 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[40].clauseModule_n_6 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_435),
        .\variable_1_assignment_reg[1]_0 (is_unit[40]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_104),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[40].clauseModule_n_19 ,\generate_clause_modules[40].clauseModule_n_20 ,\generate_clause_modules[40].clauseModule_n_21 ,\generate_clause_modules[40].clauseModule_n_22 ,\generate_clause_modules[40].clauseModule_n_23 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[40].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_434),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[40].clauseModule_n_3 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_103),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[40].clauseModule_n_27 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[40].clauseModule_n_26 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[40].clauseModule_n_25 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[40].clauseModule_n_24 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[40].clauseModule_n_8 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[40].clauseModule_n_9 ,\generate_clause_modules[40].clauseModule_n_10 ,\generate_clause_modules[40].clauseModule_n_11 ,\generate_clause_modules[40].clauseModule_n_12 ,\generate_clause_modules[40].clauseModule_n_13 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[40].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_433),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_102),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[40].clauseModule_n_14 ,\generate_clause_modules[40].clauseModule_n_15 ,\generate_clause_modules[40].clauseModule_n_16 ,\generate_clause_modules[40].clauseModule_n_17 ,\generate_clause_modules[40].clauseModule_n_18 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40 \generate_clause_modules[41].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_103 (\generate_clause_modules[40].clauseModule_n_3 ),
        .\FSM_onehot_state_reg[3]_i_103_0 (\generate_clause_modules[39].clauseModule_n_8 ),
        .Q({Q[7:4],Q[2]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[41].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[41].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[41].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[41].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[41].clauseModule_n_6 ),
        .clause_in_use_reg_0(\generate_clause_modules[61].clauseModule_n_0 ),
        .clause_in_use_reg_1(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[41]),
        .\implication_variable_id_reg[0]_i_37 (\generate_clause_modules[40].clauseModule_n_27 ),
        .\implication_variable_id_reg[1]_i_37 (\generate_clause_modules[40].clauseModule_n_26 ),
        .\implication_variable_id_reg[2]_i_37 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_37_0 (\generate_clause_modules[40].clauseModule_n_25 ),
        .\implication_variable_id_reg[3]_i_17 (\generate_clause_modules[40].clauseModule_n_24 ),
        .\implication_variable_id_reg[4]_i_29 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_29_0 (\generate_clause_modules[40].clauseModule_n_8 ),
        .is_unit(is_unit[40:39]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[41].clauseModule_n_7 ),
        .\variable_1_assignment[1]_i_2__26 (\generate_clause_modules[24].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__26_0 (\generate_clause_modules[24].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[41].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_432),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[41].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[41]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[41].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_87),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[41].clauseModule_n_24 ,\generate_clause_modules[41].clauseModule_n_25 ,\generate_clause_modules[41].clauseModule_n_26 ,\generate_clause_modules[41].clauseModule_n_27 ,\generate_clause_modules[41].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[41].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_431),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[41].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[41].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_86),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[41].clauseModule_n_14 ,\generate_clause_modules[41].clauseModule_n_15 ,\generate_clause_modules[41].clauseModule_n_16 ,\generate_clause_modules[41].clauseModule_n_17 ,\generate_clause_modules[41].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[41].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_430),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[41].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_85),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[41].clauseModule_n_19 ,\generate_clause_modules[41].clauseModule_n_20 ,\generate_clause_modules[41].clauseModule_n_21 ,\generate_clause_modules[41].clauseModule_n_22 ,\generate_clause_modules[41].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41 \generate_clause_modules[42].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_98 (is_unit[44:43]),
        .Q({Q[8:4],Q[2]}),
        .S(\generate_clause_modules[42].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[18].clauseModule_n_6 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[42]),
        .is_unit(is_unit[42]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[42].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[42].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_429),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[42].clauseModule_n_5 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_213),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[42].clauseModule_n_15 ,\generate_clause_modules[42].clauseModule_n_16 ,\generate_clause_modules[42].clauseModule_n_17 ,\generate_clause_modules[42].clauseModule_n_18 ,\generate_clause_modules[42].clauseModule_n_19 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[42].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_428),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[42].clauseModule_n_25 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_212),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[42].clauseModule_n_6 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[42].clauseModule_n_20 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[42].clauseModule_n_21 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[42].clauseModule_n_22 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[42].clauseModule_n_7 ,\generate_clause_modules[42].clauseModule_n_8 ,\generate_clause_modules[42].clauseModule_n_9 ,\generate_clause_modules[42].clauseModule_n_10 ,\generate_clause_modules[42].clauseModule_n_11 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[42].clauseModule_n_23 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__66 (implicationSelector_n_559),
        .\variable_3_assignment[1]_i_2__66_0 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[42].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_427),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[42].clauseModule_n_24 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_211),
        .\variable_3_id_reg[3]_0 (\generate_clause_modules[42].clauseModule_n_1 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[42].clauseModule_n_12 ,\generate_clause_modules[42].clauseModule_n_13 ,\generate_clause_modules[42].clauseModule_n_14 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42 \generate_clause_modules[43].clauseModule 
       (.\FSM_onehot_state[3]_i_118 (\generate_clause_modules[42].clauseModule_n_5 ),
        .\FSM_onehot_state[3]_i_118_0 (\generate_clause_modules[42].clauseModule_n_24 ),
        .\FSM_onehot_state[3]_i_118_1 (\generate_clause_modules[42].clauseModule_n_25 ),
        .Q({Q[8],Q[6],Q[3:2]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[43].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[43].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[43].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[43].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[43].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[58].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[43]),
        .\implication_variable_id_reg[0]_i_37 (\generate_clause_modules[42].clauseModule_n_6 ),
        .\implication_variable_id_reg[1]_i_37 (\generate_clause_modules[42].clauseModule_n_20 ),
        .\implication_variable_id_reg[2]_i_37 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_37_0 (\generate_clause_modules[42].clauseModule_n_21 ),
        .\implication_variable_id_reg[3]_i_17 (\generate_clause_modules[42].clauseModule_n_22 ),
        .\implication_variable_id_reg[4]_i_29 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_29_0 (\generate_clause_modules[42].clauseModule_n_23 ),
        .is_unit(is_unit[42]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[43].clauseModule_n_7 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[43].clauseModule_n_6 ),
        .\variable_1_assignment[1]_i_2__67 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[43].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_426),
        .\variable_1_assignment_reg[1]_0 (is_unit[43]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[43].clauseModule_n_8 ),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_210),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[43].clauseModule_n_21 ,\generate_clause_modules[43].clauseModule_n_22 ,\generate_clause_modules[43].clauseModule_n_23 ,\generate_clause_modules[43].clauseModule_n_24 ,\generate_clause_modules[43].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[43].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_425),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[43].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_209),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[43].clauseModule_n_11 ,\generate_clause_modules[43].clauseModule_n_12 ,\generate_clause_modules[43].clauseModule_n_13 ,\generate_clause_modules[43].clauseModule_n_14 ,\generate_clause_modules[43].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[43].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_424),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_208),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[43].clauseModule_n_16 ,\generate_clause_modules[43].clauseModule_n_17 ,\generate_clause_modules[43].clauseModule_n_18 ,\generate_clause_modules[43].clauseModule_n_19 ,\generate_clause_modules[43].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43 \generate_clause_modules[44].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_103 (\generate_clause_modules[42].clauseModule_n_25 ),
        .\FSM_onehot_state_reg[3]_i_103_0 (\generate_clause_modules[43].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[3]_i_77 (\generate_clause_modules[43].clauseModule_n_8 ),
        .Q({Q[7],Q[5:4]}),
        .S(\generate_clause_modules[44].clauseModule_n_4 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[12].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[44]),
        .is_unit(is_unit[43:42]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[44].clauseModule_n_2 ),
        .\slv_reg0_reg[5] (\generate_clause_modules[44].clauseModule_n_3 ),
        .\variable_1_assignment[1]_i_2__31 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[44].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_423),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[44].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[44]),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_101),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[44].clauseModule_n_20 ,\generate_clause_modules[44].clauseModule_n_21 ,\generate_clause_modules[44].clauseModule_n_22 ,\generate_clause_modules[44].clauseModule_n_23 ,\generate_clause_modules[44].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[44].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[44].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_422),
        .\variable_2_assignment_reg[1]_0 (implicationSelector_n_100),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[44].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[44].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[44].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[44].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[44].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[44].clauseModule_n_10 ,\generate_clause_modules[44].clauseModule_n_11 ,\generate_clause_modules[44].clauseModule_n_12 ,\generate_clause_modules[44].clauseModule_n_13 ,\generate_clause_modules[44].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[44].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_421),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_99),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[44].clauseModule_n_15 ,\generate_clause_modules[44].clauseModule_n_16 ,\generate_clause_modules[44].clauseModule_n_17 ,\generate_clause_modules[44].clauseModule_n_18 ,\generate_clause_modules[44].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44 \generate_clause_modules[45].clauseModule 
       (.\FSM_onehot_state[3]_i_117 (\generate_clause_modules[47].clauseModule_n_9 ),
        .\FSM_onehot_state[3]_i_117_0 (\generate_clause_modules[47].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_117_1 (\generate_clause_modules[47].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_98 ({is_unit[47:46],is_unit[44]}),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[45].clauseModule_n_11 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[45].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[45].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[45].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[45].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[45].clauseModule_n_6 ),
        .clause_in_use_i_2__33(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[45]),
        .\implication_variable_id_reg[0]_i_36 (\generate_clause_modules[44].clauseModule_n_28 ),
        .\implication_variable_id_reg[1]_i_36 (\generate_clause_modules[44].clauseModule_n_27 ),
        .\implication_variable_id_reg[2]_i_36 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_36_0 (\generate_clause_modules[44].clauseModule_n_26 ),
        .\implication_variable_id_reg[3]_i_16 (\generate_clause_modules[44].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_28 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_28_0 (\generate_clause_modules[44].clauseModule_n_9 ),
        .is_unit(is_unit[45]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[45].clauseModule_n_8 ),
        .\slv_reg0_reg[4] (\generate_clause_modules[45].clauseModule_n_0 ),
        .\slv_reg0_reg[6] (\generate_clause_modules[45].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[45].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_420),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[45].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_207),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[45].clauseModule_n_23 ,\generate_clause_modules[45].clauseModule_n_24 ,\generate_clause_modules[45].clauseModule_n_25 ,\generate_clause_modules[45].clauseModule_n_26 ,\generate_clause_modules[45].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[45].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_419),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[45].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_206),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[45].clauseModule_n_13 ,\generate_clause_modules[45].clauseModule_n_14 ,\generate_clause_modules[45].clauseModule_n_15 ,\generate_clause_modules[45].clauseModule_n_16 ,\generate_clause_modules[45].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[45].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_418),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_205),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[45].clauseModule_n_18 ,\generate_clause_modules[45].clauseModule_n_19 ,\generate_clause_modules[45].clauseModule_n_20 ,\generate_clause_modules[45].clauseModule_n_21 ,\generate_clause_modules[45].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45 \generate_clause_modules[46].clauseModule 
       (.\FSM_onehot_state_reg[0] (\generate_clause_modules[46].clauseModule_n_28 ),
        .\FSM_onehot_state_reg[3]_i_77 (\generate_clause_modules[45].clauseModule_n_9 ),
        .Q({Q[7],Q[5:2]}),
        .S(\generate_clause_modules[46].clauseModule_n_1 ),
        .clause_in_use_reg_0({\FSM_onehot_state_reg_n_0_[6] ,\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[0] }),
        .clause_in_use_reg_1(\generate_clause_modules[45].clauseModule_n_7 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[46]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[46].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[46].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_417),
        .\variable_1_assignment_reg[1]_0 (is_unit[46]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_204),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[46].clauseModule_n_18 ,\generate_clause_modules[46].clauseModule_n_19 ,\generate_clause_modules[46].clauseModule_n_20 ,\generate_clause_modules[46].clauseModule_n_21 ,\generate_clause_modules[46].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[46].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_416),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_2 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_203),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[46].clauseModule_n_26 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[46].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[46].clauseModule_n_23 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[46].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[46].clauseModule_n_8 ,\generate_clause_modules[46].clauseModule_n_9 ,\generate_clause_modules[46].clauseModule_n_10 ,\generate_clause_modules[46].clauseModule_n_11 ,\generate_clause_modules[46].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[46].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_415),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_202),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[46].clauseModule_n_13 ,\generate_clause_modules[46].clauseModule_n_14 ,\generate_clause_modules[46].clauseModule_n_15 ,\generate_clause_modules[46].clauseModule_n_16 ,\generate_clause_modules[46].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46 \generate_clause_modules[47].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_103 (\generate_clause_modules[46].clauseModule_n_2 ),
        .\FSM_onehot_state_reg[3]_i_103_0 (\generate_clause_modules[45].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[47].clauseModule_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[6] ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[47].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[47].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[47].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[47].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[47].clauseModule_n_7 ),
        .clause_in_use_reg_0(Q[5:3]),
        .clause_in_use_reg_1(\generate_clause_modules[45].clauseModule_n_7 ),
        .clause_in_use_reg_2(\generate_clause_modules[33].clauseModule_n_8 ),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[47]),
        .\implication_variable_id_reg[0]_i_36 (\generate_clause_modules[46].clauseModule_n_26 ),
        .\implication_variable_id_reg[1]_i_36 (\generate_clause_modules[46].clauseModule_n_25 ),
        .\implication_variable_id_reg[2]_i_36 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_36_0 (\generate_clause_modules[46].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_16 (\generate_clause_modules[46].clauseModule_n_23 ),
        .\implication_variable_id_reg[4]_i_28 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_28_0 (\generate_clause_modules[46].clauseModule_n_7 ),
        .is_unit(is_unit[46:45]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[47].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_414),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[47].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[47]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[47].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_201),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[47].clauseModule_n_24 ,\generate_clause_modules[47].clauseModule_n_25 ,\generate_clause_modules[47].clauseModule_n_26 ,\generate_clause_modules[47].clauseModule_n_27 ,\generate_clause_modules[47].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[47].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_413),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[47].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[47].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_2 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_3 (implicationSelector_n_200),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[47].clauseModule_n_14 ,\generate_clause_modules[47].clauseModule_n_15 ,\generate_clause_modules[47].clauseModule_n_16 ,\generate_clause_modules[47].clauseModule_n_17 ,\generate_clause_modules[47].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[47].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_412),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[47].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_199),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[47].clauseModule_n_19 ,\generate_clause_modules[47].clauseModule_n_20 ,\generate_clause_modules[47].clauseModule_n_21 ,\generate_clause_modules[47].clauseModule_n_22 ,\generate_clause_modules[47].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47 \generate_clause_modules[48].clauseModule 
       (.\FSM_onehot_state[3]_i_81 (\generate_clause_modules[50].clauseModule_n_5 ),
        .\FSM_onehot_state[3]_i_81_0 (\generate_clause_modules[50].clauseModule_n_29 ),
        .\FSM_onehot_state[3]_i_81_1 (\generate_clause_modules[50].clauseModule_n_6 ),
        .\FSM_onehot_state_reg[3]_i_59 (is_unit[50:49]),
        .Q({Q[8:4],Q[2]}),
        .S(\generate_clause_modules[48].clauseModule_n_4 ),
        .clause_in_use_reg_0(\generate_clause_modules[45].clauseModule_n_8 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[48]),
        .is_unit(is_unit[48]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[48].clauseModule_n_1 ),
        .\slv_reg0_reg[4] (\generate_clause_modules[48].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[48].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_411),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[48].clauseModule_n_2 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_198),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[48].clauseModule_n_18 ,\generate_clause_modules[48].clauseModule_n_19 ,\generate_clause_modules[48].clauseModule_n_20 ,\generate_clause_modules[48].clauseModule_n_21 ,\generate_clause_modules[48].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[48].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_410),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[48].clauseModule_n_3 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_197),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[48].clauseModule_n_7 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[48].clauseModule_n_23 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[48].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[48].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[48].clauseModule_n_8 ,\generate_clause_modules[48].clauseModule_n_9 ,\generate_clause_modules[48].clauseModule_n_10 ,\generate_clause_modules[48].clauseModule_n_11 ,\generate_clause_modules[48].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[48].clauseModule_n_26 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[48].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_409),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_196),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[48].clauseModule_n_13 ,\generate_clause_modules[48].clauseModule_n_14 ,\generate_clause_modules[48].clauseModule_n_15 ,\generate_clause_modules[48].clauseModule_n_16 ,\generate_clause_modules[48].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48 \generate_clause_modules[49].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_42 (\generate_clause_modules[48].clauseModule_n_2 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[49].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[49].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[49].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[49].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[49].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[49].clauseModule_n_6 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[49]),
        .\implication_variable_id_reg[0]_i_43 (\generate_clause_modules[48].clauseModule_n_7 ),
        .\implication_variable_id_reg[1]_i_43 (\generate_clause_modules[48].clauseModule_n_23 ),
        .\implication_variable_id_reg[2]_i_43 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_43_0 (\generate_clause_modules[48].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_15 (\generate_clause_modules[48].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_27 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_27_0 (\generate_clause_modules[48].clauseModule_n_26 ),
        .is_unit(is_unit[48]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[49].clauseModule_n_0 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[49].clauseModule_n_7 ),
        .\variable_1_assignment[1]_i_2__62 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[49].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_408),
        .\variable_1_assignment_reg[1]_0 (is_unit[49]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_195),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[49].clauseModule_n_23 ,\generate_clause_modules[49].clauseModule_n_24 ,\generate_clause_modules[49].clauseModule_n_25 ,\generate_clause_modules[49].clauseModule_n_26 ,\generate_clause_modules[49].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[49].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_407),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[49].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_194),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[49].clauseModule_n_13 ,\generate_clause_modules[49].clauseModule_n_14 ,\generate_clause_modules[49].clauseModule_n_15 ,\generate_clause_modules[49].clauseModule_n_16 ,\generate_clause_modules[49].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[49].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_406),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_193),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[49].clauseModule_n_18 ,\generate_clause_modules[49].clauseModule_n_19 ,\generate_clause_modules[49].clauseModule_n_20 ,\generate_clause_modules[49].clauseModule_n_21 ,\generate_clause_modules[49].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3 \generate_clause_modules[4].clauseModule 
       (.\FSM_onehot_state[3]_i_235 (\generate_clause_modules[3].clauseModule_n_12 ),
        .\FSM_onehot_state[3]_i_235_0 (\generate_clause_modules[3].clauseModule_n_28 ),
        .\FSM_onehot_state[3]_i_235_1 (\generate_clause_modules[3].clauseModule_n_29 ),
        .Q({Q[7:5],Q[2]}),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[4].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[4].clauseModule_n_1 ),
        .clause_in_use_reg_0(\generate_clause_modules[24].clauseModule_n_1 ),
        .clause_in_use_reg_1(\generate_clause_modules[78].clauseModule_n_1 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[4]),
        .\implication_variable_id[0]_i_8 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_8_0 (\generate_clause_modules[3].clauseModule_n_5 ),
        .\implication_variable_id[1]_i_8 (implicationSelector_n_6),
        .\implication_variable_id[1]_i_8_0 (\generate_clause_modules[3].clauseModule_n_7 ),
        .is_unit(is_unit[3]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[4].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[4].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_543),
        .\variable_1_assignment_reg[1]_0 (is_unit[4]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[4].clauseModule_n_6 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_75),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[4].clauseModule_n_20 ,\generate_clause_modules[4].clauseModule_n_21 ,\generate_clause_modules[4].clauseModule_n_22 ,\generate_clause_modules[4].clauseModule_n_23 ,\generate_clause_modules[4].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[4].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_542),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[4].clauseModule_n_7 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_74),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[4].clauseModule_n_9 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[4].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[4].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[4].clauseModule_n_3 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[4].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[4].clauseModule_n_10 ,\generate_clause_modules[4].clauseModule_n_11 ,\generate_clause_modules[4].clauseModule_n_12 ,\generate_clause_modules[4].clauseModule_n_13 ,\generate_clause_modules[4].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[4].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_541),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_73),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[4].clauseModule_n_15 ,\generate_clause_modules[4].clauseModule_n_16 ,\generate_clause_modules[4].clauseModule_n_17 ,\generate_clause_modules[4].clauseModule_n_18 ,\generate_clause_modules[4].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49 \generate_clause_modules[50].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_64 (\generate_clause_modules[49].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[3]_i_64_0 (\generate_clause_modules[48].clauseModule_n_3 ),
        .Q(Q[7:4]),
        .clause_in_use_reg_0(\generate_clause_modules[48].clauseModule_n_1 ),
        .clause_in_use_reg_1(\generate_clause_modules[18].clauseModule_n_6 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[50]),
        .is_unit(is_unit[49:48]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[50].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[50].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_405),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[50].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[50]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[50].clauseModule_n_6 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_192),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[50].clauseModule_n_16 ,\generate_clause_modules[50].clauseModule_n_17 ,\generate_clause_modules[50].clauseModule_n_18 ,\generate_clause_modules[50].clauseModule_n_19 ,\generate_clause_modules[50].clauseModule_n_20 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[50].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_404),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[50].clauseModule_n_4 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[50].clauseModule_n_5 ),
        .\variable_2_assignment_reg[1]_2 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_3 (implicationSelector_n_191),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[50].clauseModule_n_27 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[50].clauseModule_n_26 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[50].clauseModule_n_25 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[50].clauseModule_n_21 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[50].clauseModule_n_10 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[50].clauseModule_n_11 ,\generate_clause_modules[50].clauseModule_n_12 ,\generate_clause_modules[50].clauseModule_n_13 ,\generate_clause_modules[50].clauseModule_n_14 ,\generate_clause_modules[50].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__59 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__59_0 (implicationSelector_n_562),
        .\variable_3_assignment[1]_i_2__59_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[50].clauseModule_n_9 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_403),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[50].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_190),
        .\variable_3_id_reg[3]_0 ({\generate_clause_modules[50].clauseModule_n_22 ,\generate_clause_modules[50].clauseModule_n_23 ,\generate_clause_modules[50].clauseModule_n_24 }),
        .\variable_3_id_reg[4]_0 (\generate_clause_modules[50].clauseModule_n_3 ),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50 \generate_clause_modules[51].clauseModule 
       (.\FSM_onehot_state[3]_i_80 (\generate_clause_modules[53].clauseModule_n_10 ),
        .\FSM_onehot_state[3]_i_80_0 (\generate_clause_modules[53].clauseModule_n_31 ),
        .\FSM_onehot_state[3]_i_80_1 (\generate_clause_modules[53].clauseModule_n_11 ),
        .\FSM_onehot_state_reg[3]_i_59 ({is_unit[53:52],is_unit[50]}),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[51].clauseModule_n_10 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[51].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[51].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[51].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[51].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[51].clauseModule_n_6 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[51]),
        .\implication_variable_id_reg[0]_i_43 (\generate_clause_modules[50].clauseModule_n_27 ),
        .\implication_variable_id_reg[1]_i_43 (\generate_clause_modules[50].clauseModule_n_26 ),
        .\implication_variable_id_reg[2]_i_43 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_43_0 (\generate_clause_modules[50].clauseModule_n_25 ),
        .\implication_variable_id_reg[3]_i_15 (\generate_clause_modules[50].clauseModule_n_21 ),
        .\implication_variable_id_reg[4]_i_27 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_27_0 (\generate_clause_modules[50].clauseModule_n_10 ),
        .is_unit(is_unit[51]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[51].clauseModule_n_7 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[51].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__60 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[51].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_402),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[51].clauseModule_n_8 ),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_189),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[51].clauseModule_n_22 ,\generate_clause_modules[51].clauseModule_n_23 ,\generate_clause_modules[51].clauseModule_n_24 ,\generate_clause_modules[51].clauseModule_n_25 ,\generate_clause_modules[51].clauseModule_n_26 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[51].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_401),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[51].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_188),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[51].clauseModule_n_12 ,\generate_clause_modules[51].clauseModule_n_13 ,\generate_clause_modules[51].clauseModule_n_14 ,\generate_clause_modules[51].clauseModule_n_15 ,\generate_clause_modules[51].clauseModule_n_16 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[51].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_400),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_187),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[51].clauseModule_n_17 ,\generate_clause_modules[51].clauseModule_n_18 ,\generate_clause_modules[51].clauseModule_n_19 ,\generate_clause_modules[51].clauseModule_n_20 ,\generate_clause_modules[51].clauseModule_n_21 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51 \generate_clause_modules[52].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_42 (\generate_clause_modules[51].clauseModule_n_8 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[52].clauseModule_n_0 ),
        .Q({Q[6:5],Q[3]}),
        .S(\generate_clause_modules[52].clauseModule_n_1 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[62].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[52]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[52].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_399),
        .\variable_1_assignment_reg[1]_0 (is_unit[52]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_186),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[52].clauseModule_n_18 ,\generate_clause_modules[52].clauseModule_n_19 ,\generate_clause_modules[52].clauseModule_n_20 ,\generate_clause_modules[52].clauseModule_n_21 ,\generate_clause_modules[52].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[52].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_398),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[52].clauseModule_n_2 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_185),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[52].clauseModule_n_26 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[52].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[52].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[52].clauseModule_n_23 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[52].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[52].clauseModule_n_8 ,\generate_clause_modules[52].clauseModule_n_9 ,\generate_clause_modules[52].clauseModule_n_10 ,\generate_clause_modules[52].clauseModule_n_11 ,\generate_clause_modules[52].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[52].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_397),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_184),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[52].clauseModule_n_13 ,\generate_clause_modules[52].clauseModule_n_14 ,\generate_clause_modules[52].clauseModule_n_15 ,\generate_clause_modules[52].clauseModule_n_16 ,\generate_clause_modules[52].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52 \generate_clause_modules[53].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_64 (\generate_clause_modules[52].clauseModule_n_2 ),
        .\FSM_onehot_state_reg[3]_i_64_0 (\generate_clause_modules[51].clauseModule_n_9 ),
        .Q({Q[8],Q[6],Q[3:2]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[53].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[53].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[53].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[53].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[53].clauseModule_n_6 ),
        .clause_in_use_reg_0(\generate_clause_modules[54].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[53]),
        .\implication_variable_id_reg[0]_i_42 (\generate_clause_modules[52].clauseModule_n_26 ),
        .\implication_variable_id_reg[1]_i_42 (\generate_clause_modules[52].clauseModule_n_25 ),
        .\implication_variable_id_reg[2]_i_42 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_42_0 (\generate_clause_modules[52].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_14 (\generate_clause_modules[52].clauseModule_n_23 ),
        .\implication_variable_id_reg[4]_i_26 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_26_0 (\generate_clause_modules[52].clauseModule_n_7 ),
        .is_unit(is_unit[52:51]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[53].clauseModule_n_7 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[53].clauseModule_n_8 ),
        .\variable_1_assignment[1]_i_2__23 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[53].clauseModule_n_13 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_396),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[53].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[53]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[53].clauseModule_n_11 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_78),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[53].clauseModule_n_25 ,\generate_clause_modules[53].clauseModule_n_26 ,\generate_clause_modules[53].clauseModule_n_27 ,\generate_clause_modules[53].clauseModule_n_28 ,\generate_clause_modules[53].clauseModule_n_29 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[53].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_395),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[53].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[53].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_77),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[53].clauseModule_n_15 ,\generate_clause_modules[53].clauseModule_n_16 ,\generate_clause_modules[53].clauseModule_n_17 ,\generate_clause_modules[53].clauseModule_n_18 ,\generate_clause_modules[53].clauseModule_n_19 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[53].clauseModule_n_14 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_394),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[53].clauseModule_n_31 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_76),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[53].clauseModule_n_20 ,\generate_clause_modules[53].clauseModule_n_21 ,\generate_clause_modules[53].clauseModule_n_22 ,\generate_clause_modules[53].clauseModule_n_23 ,\generate_clause_modules[53].clauseModule_n_24 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53 \generate_clause_modules[54].clauseModule 
       (.\FSM_onehot_state[3]_i_79 (\generate_clause_modules[56].clauseModule_n_5 ),
        .\FSM_onehot_state[3]_i_79_0 (\generate_clause_modules[56].clauseModule_n_29 ),
        .\FSM_onehot_state[3]_i_79_1 (\generate_clause_modules[56].clauseModule_n_6 ),
        .\FSM_onehot_state_reg[3]_i_59 (is_unit[56:55]),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[54].clauseModule_n_0 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[54].clauseModule_n_5 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[54]),
        .is_unit(is_unit[54]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[54].clauseModule_n_2 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[54].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__58 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[54].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_393),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[54].clauseModule_n_3 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_183),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[54].clauseModule_n_19 ,\generate_clause_modules[54].clauseModule_n_20 ,\generate_clause_modules[54].clauseModule_n_21 ,\generate_clause_modules[54].clauseModule_n_22 ,\generate_clause_modules[54].clauseModule_n_23 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[54].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_392),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[54].clauseModule_n_4 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_182),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[54].clauseModule_n_8 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[54].clauseModule_n_24 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[54].clauseModule_n_25 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[54].clauseModule_n_26 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[54].clauseModule_n_9 ,\generate_clause_modules[54].clauseModule_n_10 ,\generate_clause_modules[54].clauseModule_n_11 ,\generate_clause_modules[54].clauseModule_n_12 ,\generate_clause_modules[54].clauseModule_n_13 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[54].clauseModule_n_27 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[54].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_391),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_181),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[54].clauseModule_n_14 ,\generate_clause_modules[54].clauseModule_n_15 ,\generate_clause_modules[54].clauseModule_n_16 ,\generate_clause_modules[54].clauseModule_n_17 ,\generate_clause_modules[54].clauseModule_n_18 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54 \generate_clause_modules[55].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_42 (\generate_clause_modules[54].clauseModule_n_3 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[55].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[55].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[55].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[55].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[55].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[55].clauseModule_n_7 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[55]),
        .\implication_variable_id_reg[0]_i_42 (\generate_clause_modules[54].clauseModule_n_8 ),
        .\implication_variable_id_reg[1]_i_42 (\generate_clause_modules[54].clauseModule_n_24 ),
        .\implication_variable_id_reg[2]_i_42 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_42_0 (\generate_clause_modules[54].clauseModule_n_25 ),
        .\implication_variable_id_reg[3]_i_14 (\generate_clause_modules[54].clauseModule_n_26 ),
        .\implication_variable_id_reg[4]_i_26 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_26_0 (\generate_clause_modules[54].clauseModule_n_27 ),
        .is_unit(is_unit[54]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[55].clauseModule_n_0 ),
        .\slv_reg0_reg[6] (\generate_clause_modules[55].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[55].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_390),
        .\variable_1_assignment_reg[1]_0 (is_unit[55]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_180),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[55].clauseModule_n_19 ,\generate_clause_modules[55].clauseModule_n_20 ,\generate_clause_modules[55].clauseModule_n_21 ,\generate_clause_modules[55].clauseModule_n_22 ,\generate_clause_modules[55].clauseModule_n_23 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[55].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_389),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[55].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_179),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[55].clauseModule_n_14 ,\generate_clause_modules[55].clauseModule_n_15 ,\generate_clause_modules[55].clauseModule_n_16 ,\generate_clause_modules[55].clauseModule_n_17 ,\generate_clause_modules[55].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__55 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__55_0 (implicationSelector_n_562),
        .\variable_3_assignment[1]_i_2__55_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[55].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_388),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_178),
        .\variable_3_id_reg[3]_0 ({\generate_clause_modules[55].clauseModule_n_24 ,\generate_clause_modules[55].clauseModule_n_25 ,\generate_clause_modules[55].clauseModule_n_26 }),
        .\variable_3_id_reg[4]_0 (\generate_clause_modules[55].clauseModule_n_8 ),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55 \generate_clause_modules[56].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_64 (\generate_clause_modules[55].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_64_0 (\generate_clause_modules[54].clauseModule_n_4 ),
        .Q({Q[7:6],Q[4],Q[2]}),
        .clause_in_use_reg_0(\generate_clause_modules[24].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[24].clauseModule_n_1 ),
        .clause_in_use_reg_2(\generate_clause_modules[24].clauseModule_n_2 ),
        .clause_in_use_reg_3(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[56]),
        .is_unit(is_unit[55:54]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[56].clauseModule_n_3 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[56].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_387),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[56].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[56]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[56].clauseModule_n_6 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_12),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[56].clauseModule_n_16 ,\generate_clause_modules[56].clauseModule_n_17 ,\generate_clause_modules[56].clauseModule_n_18 ,\generate_clause_modules[56].clauseModule_n_19 ,\generate_clause_modules[56].clauseModule_n_20 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[56].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_386),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[56].clauseModule_n_4 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[56].clauseModule_n_5 ),
        .\variable_2_assignment_reg[1]_2 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_3 (implicationSelector_n_11),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[56].clauseModule_n_27 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[56].clauseModule_n_26 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[56].clauseModule_n_25 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[56].clauseModule_n_21 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[56].clauseModule_n_10 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[56].clauseModule_n_11 ,\generate_clause_modules[56].clauseModule_n_12 ,\generate_clause_modules[56].clauseModule_n_13 ,\generate_clause_modules[56].clauseModule_n_14 ,\generate_clause_modules[56].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2_0 (implicationSelector_n_562),
        .\variable_3_assignment[1]_i_2_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[56].clauseModule_n_9 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_385),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[56].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_10),
        .\variable_3_id_reg[3]_0 ({\generate_clause_modules[56].clauseModule_n_22 ,\generate_clause_modules[56].clauseModule_n_23 ,\generate_clause_modules[56].clauseModule_n_24 }),
        .\variable_3_id_reg[4]_0 (\generate_clause_modules[56].clauseModule_n_2 ),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56 \generate_clause_modules[57].clauseModule 
       (.\FSM_onehot_state[3]_i_78 (\generate_clause_modules[59].clauseModule_n_9 ),
        .\FSM_onehot_state[3]_i_78_0 (\generate_clause_modules[59].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_78_1 (\generate_clause_modules[59].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_59 ({is_unit[59:58],is_unit[56]}),
        .Q({Q[8],Q[6],Q[3:2]}),
        .S(\generate_clause_modules[57].clauseModule_n_11 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[57].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[57].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[57].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[57].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[57].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[58].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[57]),
        .\implication_variable_id_reg[0]_i_41 (\generate_clause_modules[56].clauseModule_n_27 ),
        .\implication_variable_id_reg[1]_i_41 (\generate_clause_modules[56].clauseModule_n_26 ),
        .\implication_variable_id_reg[2]_i_41 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_41_0 (\generate_clause_modules[56].clauseModule_n_25 ),
        .\implication_variable_id_reg[3]_i_13 (\generate_clause_modules[56].clauseModule_n_21 ),
        .\implication_variable_id_reg[4]_i_25 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_25_0 (\generate_clause_modules[56].clauseModule_n_10 ),
        .is_unit(is_unit[57]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[57].clauseModule_n_6 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[57].clauseModule_n_7 ),
        .\variable_1_assignment[1]_i_2__24 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[57].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_384),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[57].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_81),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[57].clauseModule_n_21 ,\generate_clause_modules[57].clauseModule_n_22 ,\generate_clause_modules[57].clauseModule_n_23 ,\generate_clause_modules[57].clauseModule_n_24 ,\generate_clause_modules[57].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[57].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_383),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[57].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_80),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[57].clauseModule_n_13 ,\generate_clause_modules[57].clauseModule_n_14 ,\generate_clause_modules[57].clauseModule_n_15 ,\generate_clause_modules[57].clauseModule_n_16 ,\generate_clause_modules[57].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__22 (implicationSelector_n_559),
        .\variable_3_assignment[1]_i_2__22_0 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[57].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_382),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_79),
        .\variable_3_id_reg[3]_0 (\generate_clause_modules[57].clauseModule_n_8 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[57].clauseModule_n_18 ,\generate_clause_modules[57].clauseModule_n_19 ,\generate_clause_modules[57].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57 \generate_clause_modules[58].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_42 (\generate_clause_modules[57].clauseModule_n_9 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[58].clauseModule_n_3 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[58]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[58].clauseModule_n_0 ),
        .\slv_reg0_reg[6] (\generate_clause_modules[58].clauseModule_n_2 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[58].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__56 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[58].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_381),
        .\variable_1_assignment_reg[1]_0 (is_unit[58]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_177),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[58].clauseModule_n_20 ,\generate_clause_modules[58].clauseModule_n_21 ,\generate_clause_modules[58].clauseModule_n_22 ,\generate_clause_modules[58].clauseModule_n_23 ,\generate_clause_modules[58].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[58].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_380),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[58].clauseModule_n_4 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_176),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[58].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[58].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[58].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[58].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[58].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[58].clauseModule_n_10 ,\generate_clause_modules[58].clauseModule_n_11 ,\generate_clause_modules[58].clauseModule_n_12 ,\generate_clause_modules[58].clauseModule_n_13 ,\generate_clause_modules[58].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[58].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_379),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_175),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[58].clauseModule_n_15 ,\generate_clause_modules[58].clauseModule_n_16 ,\generate_clause_modules[58].clauseModule_n_17 ,\generate_clause_modules[58].clauseModule_n_18 ,\generate_clause_modules[58].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58 \generate_clause_modules[59].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_64 (\generate_clause_modules[58].clauseModule_n_4 ),
        .\FSM_onehot_state_reg[3]_i_64_0 (\generate_clause_modules[57].clauseModule_n_10 ),
        .Q({Q[8],Q[6:3]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[59].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[59].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[59].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[59].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[59].clauseModule_n_6 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[51].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[59]),
        .\implication_variable_id_reg[0]_i_41 (\generate_clause_modules[58].clauseModule_n_28 ),
        .\implication_variable_id_reg[1]_i_41 (\generate_clause_modules[58].clauseModule_n_27 ),
        .\implication_variable_id_reg[2]_i_41 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_41_0 (\generate_clause_modules[58].clauseModule_n_26 ),
        .\implication_variable_id_reg[3]_i_13 (\generate_clause_modules[58].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_25 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_25_0 (\generate_clause_modules[58].clauseModule_n_9 ),
        .is_unit(is_unit[58:57]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[59].clauseModule_n_7 ),
        .\variable_1_assignment[1]_i_2__55 (\generate_clause_modules[33].clauseModule_n_8 ),
        .\variable_1_assignment[1]_i_2__55_0 (\generate_clause_modules[24].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[59].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_378),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[59].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[59]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[59].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_174),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[59].clauseModule_n_24 ,\generate_clause_modules[59].clauseModule_n_25 ,\generate_clause_modules[59].clauseModule_n_26 ,\generate_clause_modules[59].clauseModule_n_27 ,\generate_clause_modules[59].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[59].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_377),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[59].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[59].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_173),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[59].clauseModule_n_14 ,\generate_clause_modules[59].clauseModule_n_15 ,\generate_clause_modules[59].clauseModule_n_16 ,\generate_clause_modules[59].clauseModule_n_17 ,\generate_clause_modules[59].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[59].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_376),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[59].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_172),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[59].clauseModule_n_19 ,\generate_clause_modules[59].clauseModule_n_20 ,\generate_clause_modules[59].clauseModule_n_21 ,\generate_clause_modules[59].clauseModule_n_22 ,\generate_clause_modules[59].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4 \generate_clause_modules[5].clauseModule 
       (.\FSM_onehot_state_reg[0] (\generate_clause_modules[5].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_194 (\generate_clause_modules[4].clauseModule_n_6 ),
        .\FSM_onehot_state_reg[3]_i_220 (\generate_clause_modules[3].clauseModule_n_29 ),
        .\FSM_onehot_state_reg[3]_i_220_0 (\generate_clause_modules[4].clauseModule_n_7 ),
        .Q({\FSM_onehot_state_reg_n_0_[6] ,\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[0] }),
        .S(\generate_clause_modules[5].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[5].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[5].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[5].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[5].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[5].clauseModule_n_4 ),
        .clause_in_use_reg_0(\generate_clause_modules[45].clauseModule_n_7 ),
        .clause_in_use_reg_1({Q[7],Q[5:2]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[5]),
        .\implication_variable_id[2]_i_8 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_8_0 (\generate_clause_modules[4].clauseModule_n_9 ),
        .\implication_variable_id[3]_i_27 (\generate_clause_modules[4].clauseModule_n_25 ),
        .\implication_variable_id[3]_i_60 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_60_0 (\generate_clause_modules[4].clauseModule_n_3 ),
        .\implication_variable_id[4]_i_39 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_39_0 (\generate_clause_modules[4].clauseModule_n_26 ),
        .\implication_variable_id[4]_i_86 (\generate_clause_modules[4].clauseModule_n_5 ),
        .is_unit(is_unit[4:3]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[5].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[5].clauseModule_n_14 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_540),
        .\variable_1_assignment_reg[1]_0 (is_unit[5]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[5].clauseModule_n_11 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_276),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[5].clauseModule_n_26 ,\generate_clause_modules[5].clauseModule_n_27 ,\generate_clause_modules[5].clauseModule_n_28 ,\generate_clause_modules[5].clauseModule_n_29 ,\generate_clause_modules[5].clauseModule_n_30 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[5].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[5].clauseModule_n_13 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_539),
        .\variable_2_assignment_reg[1]_0 (implicationSelector_n_275),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[5].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[5].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[5].clauseModule_n_16 ,\generate_clause_modules[5].clauseModule_n_17 ,\generate_clause_modules[5].clauseModule_n_18 ,\generate_clause_modules[5].clauseModule_n_19 ,\generate_clause_modules[5].clauseModule_n_20 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[5].clauseModule_n_15 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_538),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_274),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[5].clauseModule_n_21 ,\generate_clause_modules[5].clauseModule_n_22 ,\generate_clause_modules[5].clauseModule_n_23 ,\generate_clause_modules[5].clauseModule_n_24 ,\generate_clause_modules[5].clauseModule_n_25 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59 \generate_clause_modules[60].clauseModule 
       (.\FSM_onehot_state[3]_i_46 (\generate_clause_modules[62].clauseModule_n_6 ),
        .\FSM_onehot_state[3]_i_46_0 (\generate_clause_modules[62].clauseModule_n_32 ),
        .\FSM_onehot_state[3]_i_46_1 (\generate_clause_modules[62].clauseModule_n_7 ),
        .\FSM_onehot_state_reg[3]_i_27 (is_unit[62:61]),
        .Q({Q[6:5],Q[3]}),
        .S(\generate_clause_modules[60].clauseModule_n_3 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[62].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[60]),
        .is_unit(is_unit[60]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[60].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[60].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_375),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[60].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_171),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[60].clauseModule_n_17 ,\generate_clause_modules[60].clauseModule_n_18 ,\generate_clause_modules[60].clauseModule_n_19 ,\generate_clause_modules[60].clauseModule_n_20 ,\generate_clause_modules[60].clauseModule_n_21 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[60].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_374),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[60].clauseModule_n_2 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_170),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[60].clauseModule_n_6 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[60].clauseModule_n_22 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[60].clauseModule_n_23 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[60].clauseModule_n_24 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[60].clauseModule_n_7 ,\generate_clause_modules[60].clauseModule_n_8 ,\generate_clause_modules[60].clauseModule_n_9 ,\generate_clause_modules[60].clauseModule_n_10 ,\generate_clause_modules[60].clauseModule_n_11 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[60].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[60].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_373),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_169),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[60].clauseModule_n_12 ,\generate_clause_modules[60].clauseModule_n_13 ,\generate_clause_modules[60].clauseModule_n_14 ,\generate_clause_modules[60].clauseModule_n_15 ,\generate_clause_modules[60].clauseModule_n_16 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60 \generate_clause_modules[61].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_17 (\generate_clause_modules[60].clauseModule_n_1 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[61].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[61].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[61].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[61].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[61].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[61].clauseModule_n_6 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[61]),
        .\implication_variable_id_reg[0]_i_40 (\generate_clause_modules[60].clauseModule_n_6 ),
        .\implication_variable_id_reg[1]_i_40 (\generate_clause_modules[60].clauseModule_n_22 ),
        .\implication_variable_id_reg[2]_i_40 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_40_0 (\generate_clause_modules[60].clauseModule_n_23 ),
        .\implication_variable_id_reg[3]_i_12 (\generate_clause_modules[60].clauseModule_n_24 ),
        .\implication_variable_id_reg[4]_i_24 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_24_0 (\generate_clause_modules[60].clauseModule_n_25 ),
        .is_unit(is_unit[60]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[61].clauseModule_n_8 ),
        .\slv_reg0_reg[5] (\generate_clause_modules[61].clauseModule_n_7 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[61].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__27 (\generate_clause_modules[24].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__27_0 (\generate_clause_modules[33].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[61].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_372),
        .\variable_1_assignment_reg[1]_0 (is_unit[61]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_89),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[61].clauseModule_n_24 ,\generate_clause_modules[61].clauseModule_n_25 ,\generate_clause_modules[61].clauseModule_n_26 ,\generate_clause_modules[61].clauseModule_n_27 ,\generate_clause_modules[61].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[61].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_371),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[61].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_88),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[61].clauseModule_n_14 ,\generate_clause_modules[61].clauseModule_n_15 ,\generate_clause_modules[61].clauseModule_n_16 ,\generate_clause_modules[61].clauseModule_n_17 ,\generate_clause_modules[61].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[61].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_370),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_168),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[61].clauseModule_n_19 ,\generate_clause_modules[61].clauseModule_n_20 ,\generate_clause_modules[61].clauseModule_n_21 ,\generate_clause_modules[61].clauseModule_n_22 ,\generate_clause_modules[61].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61 \generate_clause_modules[62].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_32 (\generate_clause_modules[61].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_32_0 (\generate_clause_modules[60].clauseModule_n_2 ),
        .Q(Q[8:2]),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[62]),
        .is_unit(is_unit[61:60]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[62].clauseModule_n_3 ),
        .\slv_reg0_reg[6] (\generate_clause_modules[62].clauseModule_n_4 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[62].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__53 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[62].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_369),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[62].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[62]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[62].clauseModule_n_7 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_167),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[62].clauseModule_n_22 ,\generate_clause_modules[62].clauseModule_n_23 ,\generate_clause_modules[62].clauseModule_n_24 ,\generate_clause_modules[62].clauseModule_n_25 ,\generate_clause_modules[62].clauseModule_n_26 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[62].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_368),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[62].clauseModule_n_5 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[62].clauseModule_n_6 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_166),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[62].clauseModule_n_30 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[62].clauseModule_n_29 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[62].clauseModule_n_28 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[62].clauseModule_n_27 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[62].clauseModule_n_11 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[62].clauseModule_n_12 ,\generate_clause_modules[62].clauseModule_n_13 ,\generate_clause_modules[62].clauseModule_n_14 ,\generate_clause_modules[62].clauseModule_n_15 ,\generate_clause_modules[62].clauseModule_n_16 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[62].clauseModule_n_10 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_367),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[62].clauseModule_n_32 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_165),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[62].clauseModule_n_17 ,\generate_clause_modules[62].clauseModule_n_18 ,\generate_clause_modules[62].clauseModule_n_19 ,\generate_clause_modules[62].clauseModule_n_20 ,\generate_clause_modules[62].clauseModule_n_21 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62 \generate_clause_modules[63].clauseModule 
       (.\FSM_onehot_state[3]_i_45 (\generate_clause_modules[64].clauseModule_n_2 ),
        .\FSM_onehot_state[3]_i_45_0 (\generate_clause_modules[64].clauseModule_n_24 ),
        .\FSM_onehot_state[3]_i_45_1 (\generate_clause_modules[64].clauseModule_n_25 ),
        .\FSM_onehot_state_reg[3]_i_27 ({is_unit[65:64],is_unit[62]}),
        .Q(Q[7:2]),
        .S(\generate_clause_modules[63].clauseModule_n_7 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[63].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[63].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[63].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[63].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[63].clauseModule_n_6 ),
        .clause_in_use_reg_0(\generate_clause_modules[31].clauseModule_n_8 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[63]),
        .\implication_variable_id_reg[0]_i_40 (\generate_clause_modules[62].clauseModule_n_30 ),
        .\implication_variable_id_reg[1]_i_40 (\generate_clause_modules[62].clauseModule_n_29 ),
        .\implication_variable_id_reg[2]_i_40 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_40_0 (\generate_clause_modules[62].clauseModule_n_28 ),
        .\implication_variable_id_reg[3]_i_12 (\generate_clause_modules[62].clauseModule_n_27 ),
        .\implication_variable_id_reg[4]_i_24 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_24_0 (\generate_clause_modules[62].clauseModule_n_11 ),
        .is_unit(is_unit[63]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[63].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[63].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_366),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[63].clauseModule_n_8 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_164),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[63].clauseModule_n_21 ,\generate_clause_modules[63].clauseModule_n_22 ,\generate_clause_modules[63].clauseModule_n_23 ,\generate_clause_modules[63].clauseModule_n_24 ,\generate_clause_modules[63].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[63].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_365),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[63].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_163),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[63].clauseModule_n_11 ,\generate_clause_modules[63].clauseModule_n_12 ,\generate_clause_modules[63].clauseModule_n_13 ,\generate_clause_modules[63].clauseModule_n_14 ,\generate_clause_modules[63].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[63].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_364),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_162),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[63].clauseModule_n_16 ,\generate_clause_modules[63].clauseModule_n_17 ,\generate_clause_modules[63].clauseModule_n_18 ,\generate_clause_modules[63].clauseModule_n_19 ,\generate_clause_modules[63].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63 \generate_clause_modules[64].clauseModule 
       (.Q({Q[8:7],Q[2]}),
        .clause_in_use_reg_0(\generate_clause_modules[32].clauseModule_n_0 ),
        .clause_in_use_reg_1(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[64]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[64].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__51 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[64].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_363),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[64].clauseModule_n_2 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[64]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_161),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[64].clauseModule_n_14 ,\generate_clause_modules[64].clauseModule_n_15 ,\generate_clause_modules[64].clauseModule_n_16 ,\generate_clause_modules[64].clauseModule_n_17 ,\generate_clause_modules[64].clauseModule_n_18 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[64].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_362),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[64].clauseModule_n_25 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_160),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[64].clauseModule_n_3 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[64].clauseModule_n_19 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[64].clauseModule_n_20 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[64].clauseModule_n_21 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[64].clauseModule_n_4 ,\generate_clause_modules[64].clauseModule_n_5 ,\generate_clause_modules[64].clauseModule_n_6 ,\generate_clause_modules[64].clauseModule_n_7 ,\generate_clause_modules[64].clauseModule_n_8 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[64].clauseModule_n_22 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[64].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_361),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[64].clauseModule_n_24 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_159),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[64].clauseModule_n_9 ,\generate_clause_modules[64].clauseModule_n_10 ,\generate_clause_modules[64].clauseModule_n_11 ,\generate_clause_modules[64].clauseModule_n_12 ,\generate_clause_modules[64].clauseModule_n_13 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64 \generate_clause_modules[65].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_17 (\generate_clause_modules[63].clauseModule_n_8 ),
        .\FSM_onehot_state_reg[3]_i_32 (\generate_clause_modules[63].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[3]_i_32_0 (\generate_clause_modules[64].clauseModule_n_25 ),
        .Q({Q[8:7],Q[2]}),
        .S(\generate_clause_modules[65].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[65].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[65].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[65].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[65].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[65].clauseModule_n_6 ),
        .clause_in_use_reg_0(\generate_clause_modules[32].clauseModule_n_0 ),
        .clause_in_use_reg_1(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[65]),
        .\implication_variable_id_reg[0]_i_32 (\generate_clause_modules[64].clauseModule_n_3 ),
        .\implication_variable_id_reg[1]_i_32 (\generate_clause_modules[64].clauseModule_n_19 ),
        .\implication_variable_id_reg[2]_i_32 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_32_0 (\generate_clause_modules[64].clauseModule_n_20 ),
        .\implication_variable_id_reg[3]_i_34 (\generate_clause_modules[64].clauseModule_n_21 ),
        .\implication_variable_id_reg[4]_i_46 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_46_0 (\generate_clause_modules[64].clauseModule_n_22 ),
        .is_unit(is_unit[64:63]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[65].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[65].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_360),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[65].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[65]),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_158),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[65].clauseModule_n_23 ,\generate_clause_modules[65].clauseModule_n_24 ,\generate_clause_modules[65].clauseModule_n_25 ,\generate_clause_modules[65].clauseModule_n_26 ,\generate_clause_modules[65].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[65].clauseModule_n_9 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[65].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_359),
        .\variable_2_assignment_reg[1]_0 (implicationSelector_n_157),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[65].clauseModule_n_13 ,\generate_clause_modules[65].clauseModule_n_14 ,\generate_clause_modules[65].clauseModule_n_15 ,\generate_clause_modules[65].clauseModule_n_16 ,\generate_clause_modules[65].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[65].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_358),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_156),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[65].clauseModule_n_18 ,\generate_clause_modules[65].clauseModule_n_19 ,\generate_clause_modules[65].clauseModule_n_20 ,\generate_clause_modules[65].clauseModule_n_21 ,\generate_clause_modules[65].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65 \generate_clause_modules[66].clauseModule 
       (.\FSM_onehot_state[3]_i_44 (\generate_clause_modules[67].clauseModule_n_8 ),
        .\FSM_onehot_state[3]_i_44_0 (\generate_clause_modules[67].clauseModule_n_24 ),
        .\FSM_onehot_state[3]_i_44_1 (\generate_clause_modules[67].clauseModule_n_25 ),
        .\FSM_onehot_state_reg[3]_i_27 (is_unit[68:67]),
        .Q({Q[8:7],Q[4],Q[2]}),
        .S(\generate_clause_modules[66].clauseModule_n_1 ),
        .clause_in_use_reg_0(\generate_clause_modules[6].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[66]),
        .is_unit(is_unit[66]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[66].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__8 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[66].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_357),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[66].clauseModule_n_3 ),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_27),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[66].clauseModule_n_17 ,\generate_clause_modules[66].clauseModule_n_18 ,\generate_clause_modules[66].clauseModule_n_19 ,\generate_clause_modules[66].clauseModule_n_20 ,\generate_clause_modules[66].clauseModule_n_21 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[66].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_356),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[66].clauseModule_n_4 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_26),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[66].clauseModule_n_6 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[66].clauseModule_n_22 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[66].clauseModule_n_23 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[66].clauseModule_n_24 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[66].clauseModule_n_7 ,\generate_clause_modules[66].clauseModule_n_8 ,\generate_clause_modules[66].clauseModule_n_9 ,\generate_clause_modules[66].clauseModule_n_10 ,\generate_clause_modules[66].clauseModule_n_11 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[66].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[66].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_355),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_25),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[66].clauseModule_n_12 ,\generate_clause_modules[66].clauseModule_n_13 ,\generate_clause_modules[66].clauseModule_n_14 ,\generate_clause_modules[66].clauseModule_n_15 ,\generate_clause_modules[66].clauseModule_n_16 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66 \generate_clause_modules[67].clauseModule 
       (.Q({Q[8],Q[6],Q[4:3]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[67].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[67].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[67].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[67].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[67].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[21].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[67]),
        .\implication_variable_id_reg[0]_i_32 (\generate_clause_modules[66].clauseModule_n_6 ),
        .\implication_variable_id_reg[1]_i_32 (\generate_clause_modules[66].clauseModule_n_22 ),
        .\implication_variable_id_reg[2]_i_32 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_32_0 (\generate_clause_modules[66].clauseModule_n_23 ),
        .\implication_variable_id_reg[3]_i_34 (\generate_clause_modules[66].clauseModule_n_24 ),
        .\implication_variable_id_reg[4]_i_46 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_46_0 (\generate_clause_modules[66].clauseModule_n_25 ),
        .is_unit(is_unit[66]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[67].clauseModule_n_6 ),
        .\variable_1_assignment[1]_i_2__18 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[67].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_354),
        .\variable_1_assignment_reg[1]_0 (is_unit[67]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[67].clauseModule_n_8 ),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_63),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[67].clauseModule_n_19 ,\generate_clause_modules[67].clauseModule_n_20 ,\generate_clause_modules[67].clauseModule_n_21 ,\generate_clause_modules[67].clauseModule_n_22 ,\generate_clause_modules[67].clauseModule_n_23 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[67].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_353),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[67].clauseModule_n_25 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_62),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[67].clauseModule_n_9 ,\generate_clause_modules[67].clauseModule_n_10 ,\generate_clause_modules[67].clauseModule_n_11 ,\generate_clause_modules[67].clauseModule_n_12 ,\generate_clause_modules[67].clauseModule_n_13 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[67].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_352),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[67].clauseModule_n_24 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_61),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[67].clauseModule_n_14 ,\generate_clause_modules[67].clauseModule_n_15 ,\generate_clause_modules[67].clauseModule_n_16 ,\generate_clause_modules[67].clauseModule_n_17 ,\generate_clause_modules[67].clauseModule_n_18 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67 \generate_clause_modules[68].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_17 (\generate_clause_modules[66].clauseModule_n_3 ),
        .\FSM_onehot_state_reg[3]_i_32 (\generate_clause_modules[66].clauseModule_n_4 ),
        .\FSM_onehot_state_reg[3]_i_32_0 (\generate_clause_modules[67].clauseModule_n_25 ),
        .Q({Q[7:5],Q[3:2]}),
        .S(\generate_clause_modules[68].clauseModule_n_4 ),
        .clause_in_use_reg_0(\generate_clause_modules[86].clauseModule_n_1 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[68]),
        .is_unit(is_unit[67:66]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[68].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[68].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_351),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[68].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[68]),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_51),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[68].clauseModule_n_15 ,\generate_clause_modules[68].clauseModule_n_16 ,\generate_clause_modules[68].clauseModule_n_17 ,\generate_clause_modules[68].clauseModule_n_18 ,\generate_clause_modules[68].clauseModule_n_19 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[68].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[68].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_350),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_50),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[68].clauseModule_n_26 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[68].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[68].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[68].clauseModule_n_20 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[68].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[68].clauseModule_n_10 ,\generate_clause_modules[68].clauseModule_n_11 ,\generate_clause_modules[68].clauseModule_n_12 ,\generate_clause_modules[68].clauseModule_n_13 ,\generate_clause_modules[68].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__12 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__12_0 (implicationSelector_n_562),
        .\variable_3_assignment[1]_i_2__12_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[68].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_349),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_49),
        .\variable_3_id_reg[3]_0 ({\generate_clause_modules[68].clauseModule_n_21 ,\generate_clause_modules[68].clauseModule_n_22 ,\generate_clause_modules[68].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_0 (\generate_clause_modules[68].clauseModule_n_3 ),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68 \generate_clause_modules[69].clauseModule 
       (.\FSM_onehot_state[3]_i_43 (\generate_clause_modules[71].clauseModule_n_10 ),
        .\FSM_onehot_state[3]_i_43_0 (\generate_clause_modules[71].clauseModule_n_31 ),
        .\FSM_onehot_state[3]_i_43_1 (\generate_clause_modules[71].clauseModule_n_11 ),
        .\FSM_onehot_state_reg[3]_i_27 ({is_unit[71:70],is_unit[68]}),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[69].clauseModule_n_6 ),
        .Q({Q[7],Q[5],Q[2]}),
        .S(\generate_clause_modules[69].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[69].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[69].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[69].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[69].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[69].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[77].clauseModule_n_0 ),
        .clause_in_use_reg_1(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[69]),
        .\implication_variable_id_reg[0]_i_31 (\generate_clause_modules[68].clauseModule_n_26 ),
        .\implication_variable_id_reg[1]_i_31 (\generate_clause_modules[68].clauseModule_n_25 ),
        .\implication_variable_id_reg[2]_i_31 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_31_0 (\generate_clause_modules[68].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_33 (\generate_clause_modules[68].clauseModule_n_20 ),
        .\implication_variable_id_reg[4]_i_45 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_45_0 (\generate_clause_modules[68].clauseModule_n_9 ),
        .is_unit(is_unit[69]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[69].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_348),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[69].clauseModule_n_7 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_59),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[69].clauseModule_n_21 ,\generate_clause_modules[69].clauseModule_n_22 ,\generate_clause_modules[69].clauseModule_n_23 ,\generate_clause_modules[69].clauseModule_n_24 ,\generate_clause_modules[69].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[69].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_347),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[69].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_58),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[69].clauseModule_n_11 ,\generate_clause_modules[69].clauseModule_n_12 ,\generate_clause_modules[69].clauseModule_n_13 ,\generate_clause_modules[69].clauseModule_n_14 ,\generate_clause_modules[69].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[69].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_346),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_60),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[69].clauseModule_n_16 ,\generate_clause_modules[69].clauseModule_n_17 ,\generate_clause_modules[69].clauseModule_n_18 ,\generate_clause_modules[69].clauseModule_n_19 ,\generate_clause_modules[69].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5 \generate_clause_modules[6].clauseModule 
       (.\FSM_onehot_state[3]_i_234 (\generate_clause_modules[8].clauseModule_n_8 ),
        .\FSM_onehot_state[3]_i_234_0 (\generate_clause_modules[8].clauseModule_n_32 ),
        .\FSM_onehot_state[3]_i_234_1 (\generate_clause_modules[8].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[3]_i_215 ({is_unit[8:7],is_unit[5]}),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[6].clauseModule_n_7 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[6].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[6].clauseModule_n_1 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[6]),
        .\implication_variable_id[0]_i_8 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_8_0 (\generate_clause_modules[5].clauseModule_n_7 ),
        .\implication_variable_id[1]_i_8 (implicationSelector_n_6),
        .\implication_variable_id[1]_i_8_0 (\generate_clause_modules[5].clauseModule_n_9 ),
        .implication_variable_ids(implication_variable_ids[34:33]),
        .is_unit(is_unit[6]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[6].clauseModule_n_0 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[6].clauseModule_n_4 ),
        .\variable_1_assignment[1]_i_2__88 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[6].clauseModule_n_30 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_537),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[6].clauseModule_n_5 ),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_273),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[6].clauseModule_n_20 ,\generate_clause_modules[6].clauseModule_n_21 ,\generate_clause_modules[6].clauseModule_n_22 ,\generate_clause_modules[6].clauseModule_n_23 ,\generate_clause_modules[6].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[6].clauseModule_n_29 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_536),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[6].clauseModule_n_6 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_272),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[6].clauseModule_n_9 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[6].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[6].clauseModule_n_26 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[6].clauseModule_n_10 ,\generate_clause_modules[6].clauseModule_n_11 ,\generate_clause_modules[6].clauseModule_n_12 ,\generate_clause_modules[6].clauseModule_n_13 ,\generate_clause_modules[6].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[6].clauseModule_n_31 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_535),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_271),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[6].clauseModule_n_15 ,\generate_clause_modules[6].clauseModule_n_16 ,\generate_clause_modules[6].clauseModule_n_17 ,\generate_clause_modules[6].clauseModule_n_18 ,\generate_clause_modules[6].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69 \generate_clause_modules[70].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_17 (\generate_clause_modules[69].clauseModule_n_7 ),
        .Q({Q[8:7],Q[4],Q[2]}),
        .S(\generate_clause_modules[70].clauseModule_n_1 ),
        .clause_in_use_reg_0(\generate_clause_modules[6].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[70]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[70].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__49 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[70].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_345),
        .\variable_1_assignment_reg[1]_0 (is_unit[70]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_155),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[70].clauseModule_n_18 ,\generate_clause_modules[70].clauseModule_n_19 ,\generate_clause_modules[70].clauseModule_n_20 ,\generate_clause_modules[70].clauseModule_n_21 ,\generate_clause_modules[70].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[70].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_344),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[70].clauseModule_n_2 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_154),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[70].clauseModule_n_26 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[70].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[70].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[70].clauseModule_n_23 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[70].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[70].clauseModule_n_8 ,\generate_clause_modules[70].clauseModule_n_9 ,\generate_clause_modules[70].clauseModule_n_10 ,\generate_clause_modules[70].clauseModule_n_11 ,\generate_clause_modules[70].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[70].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_343),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_153),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[70].clauseModule_n_13 ,\generate_clause_modules[70].clauseModule_n_14 ,\generate_clause_modules[70].clauseModule_n_15 ,\generate_clause_modules[70].clauseModule_n_16 ,\generate_clause_modules[70].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70 \generate_clause_modules[71].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_32 (\generate_clause_modules[70].clauseModule_n_2 ),
        .\FSM_onehot_state_reg[3]_i_32_0 (\generate_clause_modules[69].clauseModule_n_8 ),
        .Q(Q[8:2]),
        .\clause_count_reg[0]_rep (\generate_clause_modules[71].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[71].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[71].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[71].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[71].clauseModule_n_7 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[71]),
        .\implication_variable_id_reg[0]_i_31 (\generate_clause_modules[70].clauseModule_n_26 ),
        .\implication_variable_id_reg[1]_i_31 (\generate_clause_modules[70].clauseModule_n_25 ),
        .\implication_variable_id_reg[2]_i_31 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_31_0 (\generate_clause_modules[70].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_33 (\generate_clause_modules[70].clauseModule_n_23 ),
        .\implication_variable_id_reg[4]_i_45 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_45_0 (\generate_clause_modules[70].clauseModule_n_7 ),
        .is_unit(is_unit[70:69]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[71].clauseModule_n_8 ),
        .\slv_reg0_reg[6] (\generate_clause_modules[71].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__48 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[71].clauseModule_n_13 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_342),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[71].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[71]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[71].clauseModule_n_11 ),
        .\variable_1_assignment_reg[1]_3 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_4 (implicationSelector_n_152),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[71].clauseModule_n_25 ,\generate_clause_modules[71].clauseModule_n_26 ,\generate_clause_modules[71].clauseModule_n_27 ,\generate_clause_modules[71].clauseModule_n_28 ,\generate_clause_modules[71].clauseModule_n_29 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[71].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_341),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[71].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[71].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_151),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[71].clauseModule_n_15 ,\generate_clause_modules[71].clauseModule_n_16 ,\generate_clause_modules[71].clauseModule_n_17 ,\generate_clause_modules[71].clauseModule_n_18 ,\generate_clause_modules[71].clauseModule_n_19 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[71].clauseModule_n_14 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_340),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[71].clauseModule_n_31 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_150),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[71].clauseModule_n_20 ,\generate_clause_modules[71].clauseModule_n_21 ,\generate_clause_modules[71].clauseModule_n_22 ,\generate_clause_modules[71].clauseModule_n_23 ,\generate_clause_modules[71].clauseModule_n_24 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71 \generate_clause_modules[72].clauseModule 
       (.\FSM_onehot_state[3]_i_21 (\generate_clause_modules[73].clauseModule_n_8 ),
        .\FSM_onehot_state[3]_i_21_0 (\generate_clause_modules[73].clauseModule_n_24 ),
        .\FSM_onehot_state[3]_i_21_1 (\generate_clause_modules[73].clauseModule_n_25 ),
        .\FSM_onehot_state_reg[3]_i_9 (is_unit[74:73]),
        .Q({Q[8:6],Q[3]}),
        .S(\generate_clause_modules[72].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[24].clauseModule_n_0 ),
        .clause_in_use_reg_1(\generate_clause_modules[24].clauseModule_n_2 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[72]),
        .is_unit(is_unit[72]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[72].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[72].clauseModule_n_26 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_339),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[72].clauseModule_n_4 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_33),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[72].clauseModule_n_16 ,\generate_clause_modules[72].clauseModule_n_17 ,\generate_clause_modules[72].clauseModule_n_18 ,\generate_clause_modules[72].clauseModule_n_19 ,\generate_clause_modules[72].clauseModule_n_20 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[72].clauseModule_n_25 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_338),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[72].clauseModule_n_5 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_32),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[72].clauseModule_n_7 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[72].clauseModule_n_21 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[72].clauseModule_n_22 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[72].clauseModule_n_23 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[72].clauseModule_n_8 ,\generate_clause_modules[72].clauseModule_n_9 ,\generate_clause_modules[72].clauseModule_n_10 ,\generate_clause_modules[72].clauseModule_n_11 ,\generate_clause_modules[72].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[72].clauseModule_n_24 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__6 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__6_0 (implicationSelector_n_562),
        .\variable_3_assignment[1]_i_2__6_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[72].clauseModule_n_27 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_337),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_31),
        .\variable_3_id_reg[3]_0 ({\generate_clause_modules[72].clauseModule_n_13 ,\generate_clause_modules[72].clauseModule_n_14 ,\generate_clause_modules[72].clauseModule_n_15 }),
        .\variable_3_id_reg[4]_0 (\generate_clause_modules[72].clauseModule_n_1 ),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72 \generate_clause_modules[73].clauseModule 
       (.Q({Q[8],Q[6:4]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[73].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[73].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[73].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[73].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[73].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[13].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[73]),
        .\implication_variable_id_reg[0]_i_30 (\generate_clause_modules[72].clauseModule_n_7 ),
        .\implication_variable_id_reg[1]_i_30 (\generate_clause_modules[72].clauseModule_n_21 ),
        .\implication_variable_id_reg[2]_i_30 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_30_0 (\generate_clause_modules[72].clauseModule_n_22 ),
        .\implication_variable_id_reg[3]_i_32 (\generate_clause_modules[72].clauseModule_n_23 ),
        .\implication_variable_id_reg[4]_i_44 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_44_0 (\generate_clause_modules[72].clauseModule_n_24 ),
        .is_unit(is_unit[72]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[73].clauseModule_n_6 ),
        .\variable_1_assignment[1]_i_2__47 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[73].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_336),
        .\variable_1_assignment_reg[1]_0 (is_unit[73]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[73].clauseModule_n_8 ),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_149),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[73].clauseModule_n_19 ,\generate_clause_modules[73].clauseModule_n_20 ,\generate_clause_modules[73].clauseModule_n_21 ,\generate_clause_modules[73].clauseModule_n_22 ,\generate_clause_modules[73].clauseModule_n_23 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[73].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_335),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[73].clauseModule_n_25 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_148),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[73].clauseModule_n_9 ,\generate_clause_modules[73].clauseModule_n_10 ,\generate_clause_modules[73].clauseModule_n_11 ,\generate_clause_modules[73].clauseModule_n_12 ,\generate_clause_modules[73].clauseModule_n_13 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[73].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_334),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[73].clauseModule_n_24 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_147),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[73].clauseModule_n_14 ,\generate_clause_modules[73].clauseModule_n_15 ,\generate_clause_modules[73].clauseModule_n_16 ,\generate_clause_modules[73].clauseModule_n_17 ,\generate_clause_modules[73].clauseModule_n_18 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73 \generate_clause_modules[74].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_13 (\generate_clause_modules[72].clauseModule_n_5 ),
        .\FSM_onehot_state_reg[3]_i_13_0 (\generate_clause_modules[73].clauseModule_n_25 ),
        .\FSM_onehot_state_reg[3]_i_5 (\generate_clause_modules[72].clauseModule_n_4 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[74].clauseModule_n_4 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[74]),
        .is_unit(is_unit[73:72]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[74].clauseModule_n_3 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[74].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__46 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[74].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_333),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[74].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[74]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_146),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[74].clauseModule_n_20 ,\generate_clause_modules[74].clauseModule_n_21 ,\generate_clause_modules[74].clauseModule_n_22 ,\generate_clause_modules[74].clauseModule_n_23 ,\generate_clause_modules[74].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[74].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[74].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_332),
        .\variable_2_assignment_reg[1]_0 (implicationSelector_n_145),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[74].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[74].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[74].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[74].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[74].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[74].clauseModule_n_10 ,\generate_clause_modules[74].clauseModule_n_11 ,\generate_clause_modules[74].clauseModule_n_12 ,\generate_clause_modules[74].clauseModule_n_13 ,\generate_clause_modules[74].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[74].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_331),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_144),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[74].clauseModule_n_15 ,\generate_clause_modules[74].clauseModule_n_16 ,\generate_clause_modules[74].clauseModule_n_17 ,\generate_clause_modules[74].clauseModule_n_18 ,\generate_clause_modules[74].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74 \generate_clause_modules[75].clauseModule 
       (.\FSM_onehot_state[3]_i_20 (\generate_clause_modules[76].clauseModule_n_2 ),
        .\FSM_onehot_state[3]_i_20_0 (\generate_clause_modules[76].clauseModule_n_24 ),
        .\FSM_onehot_state[3]_i_20_1 (\generate_clause_modules[76].clauseModule_n_25 ),
        .\FSM_onehot_state_reg[3]_i_9 ({is_unit[77:76],is_unit[74]}),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[75].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[75].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[75].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[75].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[75].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[75].clauseModule_n_6 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[75]),
        .\implication_variable_id_reg[0]_i_30 (\generate_clause_modules[74].clauseModule_n_28 ),
        .\implication_variable_id_reg[1]_i_30 (\generate_clause_modules[74].clauseModule_n_27 ),
        .\implication_variable_id_reg[2]_i_30 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_30_0 (\generate_clause_modules[74].clauseModule_n_26 ),
        .\implication_variable_id_reg[3]_i_32 (\generate_clause_modules[74].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_44 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_44_0 (\generate_clause_modules[74].clauseModule_n_9 ),
        .is_unit(is_unit[75]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[75].clauseModule_n_0 ),
        .\slv_reg0_reg[5] (\generate_clause_modules[75].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[75].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_330),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[75].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_143),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[75].clauseModule_n_22 ,\generate_clause_modules[75].clauseModule_n_23 ,\generate_clause_modules[75].clauseModule_n_24 ,\generate_clause_modules[75].clauseModule_n_25 ,\generate_clause_modules[75].clauseModule_n_26 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[75].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_329),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[75].clauseModule_n_10 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_142),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[75].clauseModule_n_12 ,\generate_clause_modules[75].clauseModule_n_13 ,\generate_clause_modules[75].clauseModule_n_14 ,\generate_clause_modules[75].clauseModule_n_15 ,\generate_clause_modules[75].clauseModule_n_16 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[75].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_328),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_141),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[75].clauseModule_n_17 ,\generate_clause_modules[75].clauseModule_n_18 ,\generate_clause_modules[75].clauseModule_n_19 ,\generate_clause_modules[75].clauseModule_n_20 ,\generate_clause_modules[75].clauseModule_n_21 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75 \generate_clause_modules[76].clauseModule 
       (.Q({Q[7],Q[5],Q[2]}),
        .clause_in_use_reg_0(\generate_clause_modules[77].clauseModule_n_0 ),
        .clause_in_use_reg_1(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[76]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[76].clauseModule_n_0 ),
        .\variable_1_assignment[1]_i_2__44 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[76].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_327),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[76].clauseModule_n_2 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[76]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_140),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[76].clauseModule_n_14 ,\generate_clause_modules[76].clauseModule_n_15 ,\generate_clause_modules[76].clauseModule_n_16 ,\generate_clause_modules[76].clauseModule_n_17 ,\generate_clause_modules[76].clauseModule_n_18 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[76].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_326),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[76].clauseModule_n_25 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_139),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[76].clauseModule_n_3 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[76].clauseModule_n_19 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[76].clauseModule_n_20 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[76].clauseModule_n_21 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[76].clauseModule_n_4 ,\generate_clause_modules[76].clauseModule_n_5 ,\generate_clause_modules[76].clauseModule_n_6 ,\generate_clause_modules[76].clauseModule_n_7 ,\generate_clause_modules[76].clauseModule_n_8 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[76].clauseModule_n_22 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[76].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_325),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[76].clauseModule_n_24 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_138),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[76].clauseModule_n_9 ,\generate_clause_modules[76].clauseModule_n_10 ,\generate_clause_modules[76].clauseModule_n_11 ,\generate_clause_modules[76].clauseModule_n_12 ,\generate_clause_modules[76].clauseModule_n_13 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76 \generate_clause_modules[77].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_13 (\generate_clause_modules[75].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_13_0 (\generate_clause_modules[76].clauseModule_n_25 ),
        .\FSM_onehot_state_reg[3]_i_5 (\generate_clause_modules[75].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[77].clauseModule_n_8 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[77].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[77].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[77].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[77].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[77].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[77].clauseModule_n_7 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[77]),
        .\implication_variable_id_reg[0]_i_29 (\generate_clause_modules[76].clauseModule_n_3 ),
        .\implication_variable_id_reg[1]_i_29 (\generate_clause_modules[76].clauseModule_n_19 ),
        .\implication_variable_id_reg[2]_i_29 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_29_0 (\generate_clause_modules[76].clauseModule_n_20 ),
        .\implication_variable_id_reg[3]_i_31 (\generate_clause_modules[76].clauseModule_n_21 ),
        .\implication_variable_id_reg[4]_i_43 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_43_0 (\generate_clause_modules[76].clauseModule_n_22 ),
        .is_unit(is_unit[76:75]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[77].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[77].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_324),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[77].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[77]),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_137),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[77].clauseModule_n_24 ,\generate_clause_modules[77].clauseModule_n_25 ,\generate_clause_modules[77].clauseModule_n_26 ,\generate_clause_modules[77].clauseModule_n_27 ,\generate_clause_modules[77].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[77].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[77].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_323),
        .\variable_2_assignment_reg[1]_0 (implicationSelector_n_136),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[77].clauseModule_n_14 ,\generate_clause_modules[77].clauseModule_n_15 ,\generate_clause_modules[77].clauseModule_n_16 ,\generate_clause_modules[77].clauseModule_n_17 ,\generate_clause_modules[77].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[77].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_322),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_135),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[77].clauseModule_n_19 ,\generate_clause_modules[77].clauseModule_n_20 ,\generate_clause_modules[77].clauseModule_n_21 ,\generate_clause_modules[77].clauseModule_n_22 ,\generate_clause_modules[77].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77 \generate_clause_modules[78].clauseModule 
       (.\FSM_onehot_state[3]_i_19 (\generate_clause_modules[80].clauseModule_n_4 ),
        .\FSM_onehot_state[3]_i_19_0 (\generate_clause_modules[80].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_19_1 (\generate_clause_modules[80].clauseModule_n_5 ),
        .\FSM_onehot_state_reg[3]_i_9 (is_unit[80:79]),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[78].clauseModule_n_1 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[78].clauseModule_n_4 ),
        .clause_in_use_i_2__10(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[78]),
        .is_unit(is_unit[78]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[78].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[78].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_321),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[78].clauseModule_n_2 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_134),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[78].clauseModule_n_18 ,\generate_clause_modules[78].clauseModule_n_19 ,\generate_clause_modules[78].clauseModule_n_20 ,\generate_clause_modules[78].clauseModule_n_21 ,\generate_clause_modules[78].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[78].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_320),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[78].clauseModule_n_3 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_133),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[78].clauseModule_n_7 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[78].clauseModule_n_23 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[78].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[78].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[78].clauseModule_n_8 ,\generate_clause_modules[78].clauseModule_n_9 ,\generate_clause_modules[78].clauseModule_n_10 ,\generate_clause_modules[78].clauseModule_n_11 ,\generate_clause_modules[78].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[78].clauseModule_n_26 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[78].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_319),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_132),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[78].clauseModule_n_13 ,\generate_clause_modules[78].clauseModule_n_14 ,\generate_clause_modules[78].clauseModule_n_15 ,\generate_clause_modules[78].clauseModule_n_16 ,\generate_clause_modules[78].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78 \generate_clause_modules[79].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_5 (\generate_clause_modules[78].clauseModule_n_2 ),
        .Q(Q[6:3]),
        .S(\generate_clause_modules[79].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[79].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[79].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[79].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[79].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[79].clauseModule_n_6 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(\generate_clause_modules[87].clauseModule_n_1 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[79]),
        .\implication_variable_id_reg[0]_i_29 (\generate_clause_modules[78].clauseModule_n_7 ),
        .\implication_variable_id_reg[1]_i_29 (\generate_clause_modules[78].clauseModule_n_23 ),
        .\implication_variable_id_reg[2]_i_29 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_29_0 (\generate_clause_modules[78].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_31 (\generate_clause_modules[78].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_43 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_43_0 (\generate_clause_modules[78].clauseModule_n_26 ),
        .is_unit(is_unit[78]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[79].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[79].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_318),
        .\variable_1_assignment_reg[1]_0 (is_unit[79]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_45),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[79].clauseModule_n_21 ,\generate_clause_modules[79].clauseModule_n_22 ,\generate_clause_modules[79].clauseModule_n_23 ,\generate_clause_modules[79].clauseModule_n_24 ,\generate_clause_modules[79].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[79].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_317),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[79].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_44),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[79].clauseModule_n_13 ,\generate_clause_modules[79].clauseModule_n_14 ,\generate_clause_modules[79].clauseModule_n_15 ,\generate_clause_modules[79].clauseModule_n_16 ,\generate_clause_modules[79].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__10 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__10_0 (implicationSelector_n_558),
        .\variable_3_assignment[1]_i_2__10_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[79].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_316),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_43),
        .\variable_3_id_reg[0]_0 (\generate_clause_modules[79].clauseModule_n_7 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[79].clauseModule_n_18 ,\generate_clause_modules[79].clauseModule_n_19 ,\generate_clause_modules[79].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6 \generate_clause_modules[7].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_194 (\generate_clause_modules[6].clauseModule_n_5 ),
        .Q({Q[8:5],Q[3:2]}),
        .S(\generate_clause_modules[7].clauseModule_n_11 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[7].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[7].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[7].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[7].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[7].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[71].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[7]),
        .\implication_variable_id[2]_i_8 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_8_0 (\generate_clause_modules[6].clauseModule_n_9 ),
        .\implication_variable_id[3]_i_27 (\generate_clause_modules[6].clauseModule_n_25 ),
        .\implication_variable_id[4]_i_39 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_39_0 (\generate_clause_modules[6].clauseModule_n_26 ),
        .\implication_variable_id_reg[3]_i_22 (implicationSelector_n_557),
        .\implication_variable_id_reg[3]_i_22_0 (\generate_clause_modules[5].clauseModule_n_6 ),
        .\implication_variable_id_reg[4]_i_34 (clause_count_reg),
        .\implication_variable_id_reg[4]_i_34_0 (\generate_clause_modules[5].clauseModule_n_8 ),
        .implication_variable_ids(implication_variable_ids[34:33]),
        .is_unit(is_unit[6]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[7].clauseModule_n_9 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[7].clauseModule_n_8 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[7].clauseModule_n_10 ),
        .\variable_1_assignment[1]_i_2__87 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[7].clauseModule_n_14 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_534),
        .\variable_1_assignment_reg[1]_0 (is_unit[7]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_270),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[7].clauseModule_n_26 ,\generate_clause_modules[7].clauseModule_n_27 ,\generate_clause_modules[7].clauseModule_n_28 ,\generate_clause_modules[7].clauseModule_n_29 ,\generate_clause_modules[7].clauseModule_n_30 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[7].clauseModule_n_13 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_533),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[7].clauseModule_n_12 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_269),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[7].clauseModule_n_5 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[7].clauseModule_n_7 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[7].clauseModule_n_16 ,\generate_clause_modules[7].clauseModule_n_17 ,\generate_clause_modules[7].clauseModule_n_18 ,\generate_clause_modules[7].clauseModule_n_19 ,\generate_clause_modules[7].clauseModule_n_20 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_3__64 (\generate_clause_modules[78].clauseModule_n_1 ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[7].clauseModule_n_15 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_532),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_268),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[7].clauseModule_n_21 ,\generate_clause_modules[7].clauseModule_n_22 ,\generate_clause_modules[7].clauseModule_n_23 ,\generate_clause_modules[7].clauseModule_n_24 ,\generate_clause_modules[7].clauseModule_n_25 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79 \generate_clause_modules[80].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_13 (\generate_clause_modules[79].clauseModule_n_9 ),
        .\FSM_onehot_state_reg[3]_i_13_0 (\generate_clause_modules[78].clauseModule_n_3 ),
        .Q({Q[8:7],Q[4],Q[2]}),
        .clause_in_use_reg_0(\generate_clause_modules[84].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[80]),
        .is_unit(is_unit[79:78]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[80].clauseModule_n_2 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[80].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_315),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[80].clauseModule_n_0 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[80]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[80].clauseModule_n_5 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_23),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[80].clauseModule_n_20 ,\generate_clause_modules[80].clauseModule_n_21 ,\generate_clause_modules[80].clauseModule_n_22 ,\generate_clause_modules[80].clauseModule_n_23 ,\generate_clause_modules[80].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[80].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_314),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[80].clauseModule_n_3 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[80].clauseModule_n_4 ),
        .\variable_2_assignment_reg[1]_2 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_2_assignment_reg[1]_3 (implicationSelector_n_22),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[80].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[80].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[80].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[80].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[80].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[80].clauseModule_n_10 ,\generate_clause_modules[80].clauseModule_n_11 ,\generate_clause_modules[80].clauseModule_n_12 ,\generate_clause_modules[80].clauseModule_n_13 ,\generate_clause_modules[80].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[80].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_313),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[80].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_24),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[80].clauseModule_n_15 ,\generate_clause_modules[80].clauseModule_n_16 ,\generate_clause_modules[80].clauseModule_n_17 ,\generate_clause_modules[80].clauseModule_n_18 ,\generate_clause_modules[80].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80 \generate_clause_modules[81].clauseModule 
       (.\FSM_onehot_state[3]_i_18 (\generate_clause_modules[83].clauseModule_n_9 ),
        .\FSM_onehot_state[3]_i_18_0 (\generate_clause_modules[83].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_18_1 (\generate_clause_modules[83].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_9 ({is_unit[83:82],is_unit[80]}),
        .Q({Q[8:7],Q[5],Q[2]}),
        .S(\generate_clause_modules[81].clauseModule_n_9 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[81].clauseModule_n_0 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[81].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[81].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[81].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[81].clauseModule_n_5 ),
        .clause_in_use_reg_0(\generate_clause_modules[49].clauseModule_n_0 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[81]),
        .\implication_variable_id_reg[0]_i_35 (\generate_clause_modules[80].clauseModule_n_28 ),
        .\implication_variable_id_reg[1]_i_35 (\generate_clause_modules[80].clauseModule_n_27 ),
        .\implication_variable_id_reg[2]_i_35 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_35_0 (\generate_clause_modules[80].clauseModule_n_26 ),
        .\implication_variable_id_reg[3]_i_30 (\generate_clause_modules[80].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_42 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_42_0 (\generate_clause_modules[80].clauseModule_n_9 ),
        .is_unit(is_unit[81]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[81].clauseModule_n_6 ),
        .\variable_1_assignment[1]_i_2__41 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[81].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_312),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[81].clauseModule_n_7 ),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_131),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[81].clauseModule_n_21 ,\generate_clause_modules[81].clauseModule_n_22 ,\generate_clause_modules[81].clauseModule_n_23 ,\generate_clause_modules[81].clauseModule_n_24 ,\generate_clause_modules[81].clauseModule_n_25 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[81].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_311),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[81].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_130),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[81].clauseModule_n_11 ,\generate_clause_modules[81].clauseModule_n_12 ,\generate_clause_modules[81].clauseModule_n_13 ,\generate_clause_modules[81].clauseModule_n_14 ,\generate_clause_modules[81].clauseModule_n_15 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[81].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_310),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_129),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[81].clauseModule_n_16 ,\generate_clause_modules[81].clauseModule_n_17 ,\generate_clause_modules[81].clauseModule_n_18 ,\generate_clause_modules[81].clauseModule_n_19 ,\generate_clause_modules[81].clauseModule_n_20 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81 \generate_clause_modules[82].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_5 (\generate_clause_modules[81].clauseModule_n_7 ),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[82].clauseModule_n_2 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[82].clauseModule_n_3 ),
        .clause_in_use_i_2__11(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[82]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[82].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[82].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_309),
        .\variable_1_assignment_reg[1]_0 (is_unit[82]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_128),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[82].clauseModule_n_15 ,\generate_clause_modules[82].clauseModule_n_16 ,\generate_clause_modules[82].clauseModule_n_17 ,\generate_clause_modules[82].clauseModule_n_18 ,\generate_clause_modules[82].clauseModule_n_19 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[82].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_308),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[82].clauseModule_n_4 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_127),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[82].clauseModule_n_26 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[82].clauseModule_n_25 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[82].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[82].clauseModule_n_20 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[82].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[82].clauseModule_n_10 ,\generate_clause_modules[82].clauseModule_n_11 ,\generate_clause_modules[82].clauseModule_n_12 ,\generate_clause_modules[82].clauseModule_n_13 ,\generate_clause_modules[82].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__37 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__37_0 (implicationSelector_n_562),
        .\variable_3_assignment[1]_i_2__37_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[82].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_307),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_126),
        .\variable_3_id_reg[3]_0 ({\generate_clause_modules[82].clauseModule_n_21 ,\generate_clause_modules[82].clauseModule_n_22 ,\generate_clause_modules[82].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_0 (\generate_clause_modules[82].clauseModule_n_1 ),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82 \generate_clause_modules[83].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_13 (\generate_clause_modules[82].clauseModule_n_4 ),
        .\FSM_onehot_state_reg[3]_i_13_0 (\generate_clause_modules[81].clauseModule_n_8 ),
        .Q({Q[8:7],Q[5:2]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[83].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[83].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[83].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[83].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[83].clauseModule_n_7 ),
        .clause_in_use_reg_0(\generate_clause_modules[82].clauseModule_n_2 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[83]),
        .\implication_variable_id_reg[0]_i_35 (\generate_clause_modules[82].clauseModule_n_26 ),
        .\implication_variable_id_reg[1]_i_35 (\generate_clause_modules[82].clauseModule_n_25 ),
        .\implication_variable_id_reg[2]_i_35 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_35_0 (\generate_clause_modules[82].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_30 (\generate_clause_modules[82].clauseModule_n_20 ),
        .\implication_variable_id_reg[4]_i_42 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_42_0 (\generate_clause_modules[82].clauseModule_n_9 ),
        .is_unit(is_unit[82:81]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[7] (\generate_clause_modules[83].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[83].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_306),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[83].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[83]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[83].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_125),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[83].clauseModule_n_24 ,\generate_clause_modules[83].clauseModule_n_25 ,\generate_clause_modules[83].clauseModule_n_26 ,\generate_clause_modules[83].clauseModule_n_27 ,\generate_clause_modules[83].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[83].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_305),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[83].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[83].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_124),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[83].clauseModule_n_14 ,\generate_clause_modules[83].clauseModule_n_15 ,\generate_clause_modules[83].clauseModule_n_16 ,\generate_clause_modules[83].clauseModule_n_17 ,\generate_clause_modules[83].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[83].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_304),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[83].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_123),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[83].clauseModule_n_19 ,\generate_clause_modules[83].clauseModule_n_20 ,\generate_clause_modules[83].clauseModule_n_21 ,\generate_clause_modules[83].clauseModule_n_22 ,\generate_clause_modules[83].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83 \generate_clause_modules[84].clauseModule 
       (.\FSM_onehot_state[3]_i_8 (\generate_clause_modules[85].clauseModule_n_9 ),
        .\FSM_onehot_state[3]_i_8_0 (\generate_clause_modules[85].clauseModule_n_23 ),
        .\FSM_onehot_state[3]_i_8_1 (\generate_clause_modules[85].clauseModule_n_24 ),
        .\FSM_onehot_state_reg[3]_i_3 (is_unit[86:85]),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[84].clauseModule_n_2 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[84]),
        .is_unit(is_unit[84]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[84].clauseModule_n_0 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[84].clauseModule_n_1 ),
        .\variable_1_assignment[1]_i_2__38 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[84].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_303),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[84].clauseModule_n_4 ),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_122),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[84].clauseModule_n_18 ,\generate_clause_modules[84].clauseModule_n_19 ,\generate_clause_modules[84].clauseModule_n_20 ,\generate_clause_modules[84].clauseModule_n_21 ,\generate_clause_modules[84].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[84].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_302),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[84].clauseModule_n_5 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_121),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[84].clauseModule_n_7 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[84].clauseModule_n_23 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[84].clauseModule_n_24 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[84].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[84].clauseModule_n_8 ,\generate_clause_modules[84].clauseModule_n_9 ,\generate_clause_modules[84].clauseModule_n_10 ,\generate_clause_modules[84].clauseModule_n_11 ,\generate_clause_modules[84].clauseModule_n_12 }),
        .\variable_2_id_reg[4]_1 (\generate_clause_modules[84].clauseModule_n_26 ),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[84].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_301),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_120),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[84].clauseModule_n_13 ,\generate_clause_modules[84].clauseModule_n_14 ,\generate_clause_modules[84].clauseModule_n_15 ,\generate_clause_modules[84].clauseModule_n_16 ,\generate_clause_modules[84].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84 \generate_clause_modules[85].clauseModule 
       (.Q({Q[7:5],Q[3:2]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[85].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[85].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[85].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[85].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[85].clauseModule_n_6 ),
        .clause_in_use_reg_0(\generate_clause_modules[86].clauseModule_n_1 ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[85]),
        .\implication_variable_id_reg[0]_i_34 (\generate_clause_modules[84].clauseModule_n_7 ),
        .\implication_variable_id_reg[1]_i_34 (\generate_clause_modules[84].clauseModule_n_23 ),
        .\implication_variable_id_reg[2]_i_34 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_34_0 (\generate_clause_modules[84].clauseModule_n_24 ),
        .\implication_variable_id_reg[3]_i_29 (\generate_clause_modules[84].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_41 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_41_0 (\generate_clause_modules[84].clauseModule_n_26 ),
        .is_unit(is_unit[84]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[5] (\generate_clause_modules[85].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[85].clauseModule_n_26 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_300),
        .\variable_1_assignment_reg[1]_0 (is_unit[85]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[85].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_54),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[85].clauseModule_n_18 ,\generate_clause_modules[85].clauseModule_n_19 ,\generate_clause_modules[85].clauseModule_n_20 ,\generate_clause_modules[85].clauseModule_n_21 ,\generate_clause_modules[85].clauseModule_n_22 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[85].clauseModule_n_25 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_299),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[85].clauseModule_n_24 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_53),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[85].clauseModule_n_10 ,\generate_clause_modules[85].clauseModule_n_11 ,\generate_clause_modules[85].clauseModule_n_12 ,\generate_clause_modules[85].clauseModule_n_13 ,\generate_clause_modules[85].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__13 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__13_0 (implicationSelector_n_560),
        .\variable_3_assignment[1]_i_2__13_1 (implicationSelector_n_559),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[85].clauseModule_n_27 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_298),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[85].clauseModule_n_23 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_52),
        .\variable_3_id_reg[1]_0 (\generate_clause_modules[85].clauseModule_n_7 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[85].clauseModule_n_15 ,\generate_clause_modules[85].clauseModule_n_16 ,\generate_clause_modules[85].clauseModule_n_17 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85 \generate_clause_modules[86].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_2 (\generate_clause_modules[84].clauseModule_n_4 ),
        .\FSM_onehot_state_reg[3]_i_4 (\generate_clause_modules[84].clauseModule_n_5 ),
        .\FSM_onehot_state_reg[3]_i_4_0 (\generate_clause_modules[85].clauseModule_n_24 ),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[86].clauseModule_n_4 ),
        .clause_in_use_i_2__5(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_0(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[86]),
        .is_unit(is_unit[85:84]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[4] (\generate_clause_modules[86].clauseModule_n_1 ),
        .\slv_reg0_reg[7] (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[86].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_297),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[86].clauseModule_n_2 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[86]),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_119),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[86].clauseModule_n_20 ,\generate_clause_modules[86].clauseModule_n_21 ,\generate_clause_modules[86].clauseModule_n_22 ,\generate_clause_modules[86].clauseModule_n_23 ,\generate_clause_modules[86].clauseModule_n_24 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[86].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[86].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_296),
        .\variable_2_assignment_reg[1]_0 (implicationSelector_n_118),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[86].clauseModule_n_28 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[86].clauseModule_n_27 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[86].clauseModule_n_26 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[86].clauseModule_n_25 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[86].clauseModule_n_9 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[86].clauseModule_n_10 ,\generate_clause_modules[86].clauseModule_n_11 ,\generate_clause_modules[86].clauseModule_n_12 ,\generate_clause_modules[86].clauseModule_n_13 ,\generate_clause_modules[86].clauseModule_n_14 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[86].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_295),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_117),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[86].clauseModule_n_15 ,\generate_clause_modules[86].clauseModule_n_16 ,\generate_clause_modules[86].clauseModule_n_17 ,\generate_clause_modules[86].clauseModule_n_18 ,\generate_clause_modules[86].clauseModule_n_19 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86 \generate_clause_modules[87].clauseModule 
       (.\FSM_onehot_state[3]_i_7 (\generate_clause_modules[89].clauseModule_n_9 ),
        .\FSM_onehot_state[3]_i_7_0 (\generate_clause_modules[89].clauseModule_n_30 ),
        .\FSM_onehot_state[3]_i_7_1 (\generate_clause_modules[89].clauseModule_n_10 ),
        .\FSM_onehot_state_reg[3]_i_3 ({is_unit[89:88],is_unit[86]}),
        .Q(Q[8:2]),
        .S(\generate_clause_modules[87].clauseModule_n_10 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[87].clauseModule_n_2 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[87].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[87].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[87].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[87].clauseModule_n_7 ),
        .clause_in_use_reg_0(\FSM_onehot_state_reg_n_0_[6] ),
        .clause_in_use_reg_1(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[87]),
        .\implication_variable_id_reg[0]_i_34 (\generate_clause_modules[86].clauseModule_n_28 ),
        .\implication_variable_id_reg[1]_i_34 (\generate_clause_modules[86].clauseModule_n_27 ),
        .\implication_variable_id_reg[2]_i_34 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_34_0 (\generate_clause_modules[86].clauseModule_n_26 ),
        .\implication_variable_id_reg[3]_i_29 (\generate_clause_modules[86].clauseModule_n_25 ),
        .\implication_variable_id_reg[4]_i_41 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_41_0 (\generate_clause_modules[86].clauseModule_n_9 ),
        .is_unit(is_unit[87]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[3] (\generate_clause_modules[87].clauseModule_n_0 ),
        .\slv_reg0_reg[8] (\generate_clause_modules[87].clauseModule_n_1 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[87].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_294),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[87].clauseModule_n_8 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_116),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[87].clauseModule_n_22 ,\generate_clause_modules[87].clauseModule_n_23 ,\generate_clause_modules[87].clauseModule_n_24 ,\generate_clause_modules[87].clauseModule_n_25 ,\generate_clause_modules[87].clauseModule_n_26 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[87].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_293),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[87].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_115),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[87].clauseModule_n_12 ,\generate_clause_modules[87].clauseModule_n_13 ,\generate_clause_modules[87].clauseModule_n_14 ,\generate_clause_modules[87].clauseModule_n_15 ,\generate_clause_modules[87].clauseModule_n_16 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[87].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_292),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_114),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[87].clauseModule_n_17 ,\generate_clause_modules[87].clauseModule_n_18 ,\generate_clause_modules[87].clauseModule_n_19 ,\generate_clause_modules[87].clauseModule_n_20 ,\generate_clause_modules[87].clauseModule_n_21 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87 \generate_clause_modules[88].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_2 (\generate_clause_modules[87].clauseModule_n_8 ),
        .Q(Q[8:5]),
        .S(\generate_clause_modules[88].clauseModule_n_2 ),
        .clause_in_use_reg_0(\generate_clause_modules[45].clauseModule_n_8 ),
        .clause_in_use_reg_1(\generate_clause_modules[24].clauseModule_n_2 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[88]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[8] (\generate_clause_modules[88].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[88].clauseModule_n_6 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_291),
        .\variable_1_assignment_reg[1]_0 (is_unit[88]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_21),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[88].clauseModule_n_17 ,\generate_clause_modules[88].clauseModule_n_18 ,\generate_clause_modules[88].clauseModule_n_19 ,\generate_clause_modules[88].clauseModule_n_20 ,\generate_clause_modules[88].clauseModule_n_21 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[88].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_290),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[88].clauseModule_n_3 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_20),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[88].clauseModule_n_25 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[88].clauseModule_n_24 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[88].clauseModule_n_23 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[88].clauseModule_n_22 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[88].clauseModule_n_8 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[88].clauseModule_n_9 ,\generate_clause_modules[88].clauseModule_n_10 ,\generate_clause_modules[88].clauseModule_n_11 ,\generate_clause_modules[88].clauseModule_n_12 ,\generate_clause_modules[88].clauseModule_n_13 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment[1]_i_2__2 (\generate_clause_modules[3].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__2_0 (implicationSelector_n_561),
        .\variable_3_assignment[1]_i_2__2_1 (implicationSelector_n_560),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[88].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_289),
        .\variable_3_assignment_reg[1]_0 (implicationSelector_n_19),
        .\variable_3_id_reg[2]_0 (\generate_clause_modules[88].clauseModule_n_1 ),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[88].clauseModule_n_14 ,\generate_clause_modules[88].clauseModule_n_15 ,\generate_clause_modules[88].clauseModule_n_16 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88 \generate_clause_modules[89].clauseModule 
       (.\FSM_onehot_state_reg[3]_i_4 (\generate_clause_modules[88].clauseModule_n_3 ),
        .\FSM_onehot_state_reg[3]_i_4_0 (\generate_clause_modules[87].clauseModule_n_9 ),
        .Q({Q[8],Q[4:2]}),
        .\clause_count_reg[0]_rep (\generate_clause_modules[89].clauseModule_n_3 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[89].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[89].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[89].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[89].clauseModule_n_7 ),
        .clause_in_use_reg_0(\generate_clause_modules[31].clauseModule_n_9 ),
        .clause_in_use_reg_1(\generate_clause_modules[24].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[89]),
        .\implication_variable_id_reg[0]_i_33 (\generate_clause_modules[88].clauseModule_n_25 ),
        .\implication_variable_id_reg[1]_i_33 (\generate_clause_modules[88].clauseModule_n_24 ),
        .\implication_variable_id_reg[2]_i_33 (implicationSelector_n_557),
        .\implication_variable_id_reg[2]_i_33_0 (\generate_clause_modules[88].clauseModule_n_23 ),
        .\implication_variable_id_reg[3]_i_28 (\generate_clause_modules[88].clauseModule_n_22 ),
        .\implication_variable_id_reg[4]_i_40 (implicationSelector_n_6),
        .\implication_variable_id_reg[4]_i_40_0 (\generate_clause_modules[88].clauseModule_n_8 ),
        .is_unit(is_unit[88:87]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[2] (\generate_clause_modules[89].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[89].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_288),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[89].clauseModule_n_1 ),
        .\variable_1_assignment_reg[1]_1 (is_unit[89]),
        .\variable_1_assignment_reg[1]_2 (\generate_clause_modules[89].clauseModule_n_10 ),
        .\variable_1_assignment_reg[1]_3 (implicationSelector_n_113),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[89].clauseModule_n_24 ,\generate_clause_modules[89].clauseModule_n_25 ,\generate_clause_modules[89].clauseModule_n_26 ,\generate_clause_modules[89].clauseModule_n_27 ,\generate_clause_modules[89].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[89].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_287),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[89].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[89].clauseModule_n_9 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_112),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[89].clauseModule_n_14 ,\generate_clause_modules[89].clauseModule_n_15 ,\generate_clause_modules[89].clauseModule_n_16 ,\generate_clause_modules[89].clauseModule_n_17 ,\generate_clause_modules[89].clauseModule_n_18 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[89].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_286),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[89].clauseModule_n_30 ),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_111),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[89].clauseModule_n_19 ,\generate_clause_modules[89].clauseModule_n_20 ,\generate_clause_modules[89].clauseModule_n_21 ,\generate_clause_modules[89].clauseModule_n_22 ,\generate_clause_modules[89].clauseModule_n_23 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7 \generate_clause_modules[8].clauseModule 
       (.\FSM_onehot_state_reg[0] (\generate_clause_modules[8].clauseModule_n_33 ),
        .\FSM_onehot_state_reg[3]_i_220 (\generate_clause_modules[7].clauseModule_n_12 ),
        .\FSM_onehot_state_reg[3]_i_220_0 (\generate_clause_modules[6].clauseModule_n_6 ),
        .Q({Q[8:6],Q[3]}),
        .S(\generate_clause_modules[8].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[8].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[8].clauseModule_n_3 ),
        .clause_in_use_reg_0(\generate_clause_modules[24].clauseModule_n_2 ),
        .clause_in_use_reg_1(\generate_clause_modules[24].clauseModule_n_0 ),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[8]),
        .\implication_variable_id[0]_i_8 (implicationSelector_n_556),
        .\implication_variable_id[0]_i_8_0 (\generate_clause_modules[7].clauseModule_n_5 ),
        .\implication_variable_id[1]_i_8 (implicationSelector_n_6),
        .\implication_variable_id[1]_i_8_0 (\generate_clause_modules[7].clauseModule_n_7 ),
        .is_unit(is_unit[7:6]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .\slv_reg0_reg[6] (\generate_clause_modules[8].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[8].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_531),
        .\variable_1_assignment_reg[1]_0 (is_unit[8]),
        .\variable_1_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_2 (implicationSelector_n_36),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[8].clauseModule_n_23 ,\generate_clause_modules[8].clauseModule_n_24 ,\generate_clause_modules[8].clauseModule_n_25 ,\generate_clause_modules[8].clauseModule_n_26 ,\generate_clause_modules[8].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[8].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_530),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_7 ),
        .\variable_2_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_8 ),
        .\variable_2_assignment_reg[1]_2 (implicationSelector_n_35),
        .\variable_2_id_reg[0]_0 (\generate_clause_modules[8].clauseModule_n_30 ),
        .\variable_2_id_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_29 ),
        .\variable_2_id_reg[2]_0 (\generate_clause_modules[8].clauseModule_n_28 ),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[8].clauseModule_n_4 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[8].clauseModule_n_6 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[8].clauseModule_n_13 ,\generate_clause_modules[8].clauseModule_n_14 ,\generate_clause_modules[8].clauseModule_n_15 ,\generate_clause_modules[8].clauseModule_n_16 ,\generate_clause_modules[8].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[8].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_529),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[8].clauseModule_n_32 ),
        .\variable_3_assignment_reg[1]_1 ({\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[0] }),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_34),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[8].clauseModule_n_18 ,\generate_clause_modules[8].clauseModule_n_19 ,\generate_clause_modules[8].clauseModule_n_20 ,\generate_clause_modules[8].clauseModule_n_21 ,\generate_clause_modules[8].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89 \generate_clause_modules[90].clauseModule 
       (.Q(Q[8:5]),
        .S(\generate_clause_modules[90].clauseModule_n_8 ),
        .\clause_count_reg[0]_rep (\generate_clause_modules[90].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep_0 (\generate_clause_modules[90].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep_1 (\generate_clause_modules[90].clauseModule_n_6 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[90].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[90].clauseModule_n_3 ),
        .clause_in_use_reg_0(\generate_clause_modules[18].clauseModule_n_6 ),
        .clause_in_use_reg_1(\generate_clause_modules[24].clauseModule_n_2 ),
        .implication_assignments(implication_assignments[90]),
        .\implication_variable_id_reg[2]_i_33 (implicationSelector_n_557),
        .\implication_variable_id_reg[4]_i_40 (implicationSelector_n_6),
        .is_unit(is_unit[90]),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_aresetn_0(s01_axi_aresetn_0),
        .\slv_reg0_reg[8] (\generate_clause_modules[90].clauseModule_n_0 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[90].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_285),
        .\variable_1_assignment_reg[1]_0 (\generate_clause_modules[90].clauseModule_n_9 ),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_17),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[90].clauseModule_n_24 ,\generate_clause_modules[90].clauseModule_n_25 ,\generate_clause_modules[90].clauseModule_n_26 ,\generate_clause_modules[90].clauseModule_n_27 ,\generate_clause_modules[90].clauseModule_n_28 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[90].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[90].clauseModule_n_30 ),
        .\variable_2_assignment_reg[0]_2 (implicationSelector_n_284),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[46].clauseModule_n_28 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_16),
        .\variable_2_id_reg[4]_0 ({\generate_clause_modules[90].clauseModule_n_19 ,\generate_clause_modules[90].clauseModule_n_20 ,\generate_clause_modules[90].clauseModule_n_21 ,\generate_clause_modules[90].clauseModule_n_22 ,\generate_clause_modules[90].clauseModule_n_23 }),
        .\variable_2_id_reg[4]_1 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[90].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_283),
        .\variable_3_assignment_reg[1]_0 (\generate_clause_modules[90].clauseModule_n_10 ),
        .\variable_3_assignment_reg[1]_1 (implicationSelector_n_18),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[90].clauseModule_n_14 ,\generate_clause_modules[90].clauseModule_n_15 ,\generate_clause_modules[90].clauseModule_n_16 ,\generate_clause_modules[90].clauseModule_n_17 ,\generate_clause_modules[90].clauseModule_n_18 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8 \generate_clause_modules[9].clauseModule 
       (.\FSM_onehot_state[3]_i_12 (in5),
        .\FSM_onehot_state_reg[3]_i_116_0 ({\generate_clause_modules[22].clauseModule_n_6 ,\generate_clause_modules[19].clauseModule_n_10 ,\generate_clause_modules[17].clauseModule_n_11 ,\generate_clause_modules[13].clauseModule_n_10 }),
        .\FSM_onehot_state_reg[3]_i_137_0 ({\generate_clause_modules[21].clauseModule_n_12 ,\generate_clause_modules[18].clauseModule_n_9 ,\generate_clause_modules[15].clauseModule_n_9 ,\generate_clause_modules[12].clauseModule_n_10 }),
        .\FSM_onehot_state_reg[3]_i_155_0 ({\generate_clause_modules[7].clauseModule_n_11 ,\generate_clause_modules[5].clauseModule_n_11 ,\generate_clause_modules[1].clauseModule_n_5 }),
        .\FSM_onehot_state_reg[3]_i_17_0 ({\generate_clause_modules[58].clauseModule_n_3 ,\generate_clause_modules[55].clauseModule_n_9 ,\generate_clause_modules[52].clauseModule_n_1 ,\generate_clause_modules[49].clauseModule_n_8 }),
        .\FSM_onehot_state_reg[3]_i_194_0 (\generate_clause_modules[10].clauseModule_n_6 ),
        .\FSM_onehot_state_reg[3]_i_27_0 ({\generate_clause_modules[57].clauseModule_n_11 ,\generate_clause_modules[54].clauseModule_n_5 ,\generate_clause_modules[51].clauseModule_n_10 ,\generate_clause_modules[48].clauseModule_n_4 }),
        .\FSM_onehot_state_reg[3]_i_2_0 ({\generate_clause_modules[82].clauseModule_n_3 ,\generate_clause_modules[79].clauseModule_n_8 ,\generate_clause_modules[77].clauseModule_n_9 ,\generate_clause_modules[74].clauseModule_n_4 }),
        .\FSM_onehot_state_reg[3]_i_3_0 ({\generate_clause_modules[81].clauseModule_n_9 ,\generate_clause_modules[78].clauseModule_n_4 ,\generate_clause_modules[75].clauseModule_n_8 ,\generate_clause_modules[72].clauseModule_n_2 }),
        .\FSM_onehot_state_reg[3]_i_42_0 ({\generate_clause_modules[46].clauseModule_n_1 ,\generate_clause_modules[44].clauseModule_n_4 ,\generate_clause_modules[40].clauseModule_n_2 ,\generate_clause_modules[37].clauseModule_n_8 }),
        .\FSM_onehot_state_reg[3]_i_59_0 ({\generate_clause_modules[45].clauseModule_n_11 ,\generate_clause_modules[42].clauseModule_n_2 ,\generate_clause_modules[39].clauseModule_n_9 ,\generate_clause_modules[36].clauseModule_n_4 }),
        .\FSM_onehot_state_reg[3]_i_5_0 ({\generate_clause_modules[70].clauseModule_n_1 ,\generate_clause_modules[68].clauseModule_n_4 ,\generate_clause_modules[65].clauseModule_n_8 ,\generate_clause_modules[61].clauseModule_n_9 }),
        .\FSM_onehot_state_reg[3]_i_77_0 ({\generate_clause_modules[34].clauseModule_n_1 ,\generate_clause_modules[30].clauseModule_n_2 ,\generate_clause_modules[28].clauseModule_n_1 ,\generate_clause_modules[26].clauseModule_n_3 }),
        .\FSM_onehot_state_reg[3]_i_98_0 ({\generate_clause_modules[33].clauseModule_n_11 ,\generate_clause_modules[30].clauseModule_n_4 ,\generate_clause_modules[27].clauseModule_n_9 ,\generate_clause_modules[24].clauseModule_n_10 }),
        .\FSM_onehot_state_reg[3]_i_9_0 ({\generate_clause_modules[69].clauseModule_n_9 ,\generate_clause_modules[66].clauseModule_n_1 ,\generate_clause_modules[63].clauseModule_n_7 ,\generate_clause_modules[60].clauseModule_n_3 }),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[9].clauseModule_n_0 ),
        .Q({\FSM_onehot_state_reg_n_0_[6] ,p_0_in2_in}),
        .S({\generate_clause_modules[6].clauseModule_n_7 ,\generate_clause_modules[3].clauseModule_n_10 ,\generate_clause_modules[0].clauseModule_n_3 }),
        .\clause_count_reg[0]_rep (\generate_clause_modules[9].clauseModule_n_5 ),
        .\clause_count_reg[0]_rep__0 (\generate_clause_modules[9].clauseModule_n_4 ),
        .\clause_count_reg[0]_rep__0_0 (\generate_clause_modules[9].clauseModule_n_7 ),
        .\clause_count_reg[0]_rep__1 (\generate_clause_modules[9].clauseModule_n_1 ),
        .\clause_count_reg[0]_rep__1_0 (\generate_clause_modules[9].clauseModule_n_3 ),
        .clause_in_use_reg_0(\generate_clause_modules[45].clauseModule_n_7 ),
        .clause_in_use_reg_1({Q[7],Q[5:2]}),
        .clause_in_use_reg_2(s01_axi_aresetn_0),
        .implication_assignments(implication_assignments[9]),
        .\implication_variable_id[2]_i_8 (implicationSelector_n_556),
        .\implication_variable_id[2]_i_8_0 (\generate_clause_modules[8].clauseModule_n_30 ),
        .\implication_variable_id[3]_i_23 (implicationSelector_n_557),
        .\implication_variable_id[3]_i_23_0 (\generate_clause_modules[8].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_27 (\generate_clause_modules[8].clauseModule_n_29 ),
        .\implication_variable_id[4]_i_35 (\generate_clause_modules[8].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_39 (implicationSelector_n_6),
        .\implication_variable_id[4]_i_39_0 (\generate_clause_modules[8].clauseModule_n_28 ),
        .is_unit({is_unit[11:10],is_unit[8]}),
        .\output_status_reg[0] (\output_status[0]_i_2_n_0 ),
        .\output_status_reg[0]_0 (\output_status[0]_i_3_n_0 ),
        .\output_status_reg[0]_1 ({\generate_clause_modules[90].clauseModule_n_10 ,\generate_clause_modules[88].clauseModule_n_2 ,\generate_clause_modules[86].clauseModule_n_4 }),
        .\output_status_reg[2] ({\generate_clause_modules[90].clauseModule_n_8 ,\generate_clause_modules[87].clauseModule_n_10 ,\generate_clause_modules[84].clauseModule_n_2 }),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_aresetn_0(\generate_clause_modules[9].clauseModule_n_9 ),
        .top_status(top_status[0]),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[9].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_1 (implicationSelector_n_528),
        .\variable_1_assignment_reg[1]_0 (is_unit[9]),
        .\variable_1_assignment_reg[1]_1 (implicationSelector_n_267),
        .\variable_1_id_reg[4]_0 ({\generate_clause_modules[9].clauseModule_n_23 ,\generate_clause_modules[9].clauseModule_n_24 ,\generate_clause_modules[9].clauseModule_n_25 ,\generate_clause_modules[9].clauseModule_n_26 ,\generate_clause_modules[9].clauseModule_n_27 }),
        .\variable_1_id_reg[4]_1 (\variable_1_id_reg[4] [5:1]),
        .variable_1_polarity_reg_0(variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[9].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_1 (implicationSelector_n_527),
        .\variable_2_assignment_reg[1]_0 (\generate_clause_modules[9].clauseModule_n_11 ),
        .\variable_2_assignment_reg[1]_1 (implicationSelector_n_266),
        .\variable_2_id_reg[3]_0 (\generate_clause_modules[9].clauseModule_n_6 ),
        .\variable_2_id_reg[4]_0 (\generate_clause_modules[9].clauseModule_n_8 ),
        .\variable_2_id_reg[4]_1 ({\generate_clause_modules[9].clauseModule_n_13 ,\generate_clause_modules[9].clauseModule_n_14 ,\generate_clause_modules[9].clauseModule_n_15 ,\generate_clause_modules[9].clauseModule_n_16 ,\generate_clause_modules[9].clauseModule_n_17 }),
        .\variable_2_id_reg[4]_2 (\variable_2_id_reg[4] ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[9].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_1 (implicationSelector_n_526),
        .\variable_3_assignment_reg[1]_0 (in3),
        .\variable_3_assignment_reg[1]_1 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_3_assignment_reg[1]_2 (implicationSelector_n_265),
        .\variable_3_id_reg[4]_0 ({\generate_clause_modules[9].clauseModule_n_18 ,\generate_clause_modules[9].clauseModule_n_19 ,\generate_clause_modules[9].clauseModule_n_20 ,\generate_clause_modules[9].clauseModule_n_21 ,\generate_clause_modules[9].clauseModule_n_22 }),
        .\variable_3_id_reg[4]_1 (\variable_3_id_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector implicationSelector
       (.CO(\generate_clause_modules[11].clauseModule_n_9 ),
        .D({chosen_implication_variable_id,implicationSelector_n_5}),
        .E(implicationSelector_n_8),
        .\FSM_onehot_state_reg[0] (implicationSelector_n_564),
        .\FSM_onehot_state_reg[5] (implicationSelector_n_11),
        .\FSM_onehot_state_reg[5]_0 (implicationSelector_n_12),
        .\FSM_onehot_state_reg[5]_1 (implicationSelector_n_14),
        .\FSM_onehot_state_reg[5]_10 (implicationSelector_n_24),
        .\FSM_onehot_state_reg[5]_100 (implicationSelector_n_197),
        .\FSM_onehot_state_reg[5]_101 (implicationSelector_n_198),
        .\FSM_onehot_state_reg[5]_102 (implicationSelector_n_200),
        .\FSM_onehot_state_reg[5]_103 (implicationSelector_n_201),
        .\FSM_onehot_state_reg[5]_104 (implicationSelector_n_203),
        .\FSM_onehot_state_reg[5]_105 (implicationSelector_n_204),
        .\FSM_onehot_state_reg[5]_106 (implicationSelector_n_206),
        .\FSM_onehot_state_reg[5]_107 (implicationSelector_n_207),
        .\FSM_onehot_state_reg[5]_108 (implicationSelector_n_212),
        .\FSM_onehot_state_reg[5]_109 (implicationSelector_n_213),
        .\FSM_onehot_state_reg[5]_11 (implicationSelector_n_29),
        .\FSM_onehot_state_reg[5]_110 (implicationSelector_n_214),
        .\FSM_onehot_state_reg[5]_111 (implicationSelector_n_215),
        .\FSM_onehot_state_reg[5]_112 (implicationSelector_n_216),
        .\FSM_onehot_state_reg[5]_113 (implicationSelector_n_217),
        .\FSM_onehot_state_reg[5]_114 (implicationSelector_n_218),
        .\FSM_onehot_state_reg[5]_115 (implicationSelector_n_219),
        .\FSM_onehot_state_reg[5]_116 (implicationSelector_n_226),
        .\FSM_onehot_state_reg[5]_117 (implicationSelector_n_227),
        .\FSM_onehot_state_reg[5]_118 (implicationSelector_n_228),
        .\FSM_onehot_state_reg[5]_119 (implicationSelector_n_233),
        .\FSM_onehot_state_reg[5]_12 (implicationSelector_n_30),
        .\FSM_onehot_state_reg[5]_120 (implicationSelector_n_234),
        .\FSM_onehot_state_reg[5]_121 (implicationSelector_n_235),
        .\FSM_onehot_state_reg[5]_122 (implicationSelector_n_236),
        .\FSM_onehot_state_reg[5]_123 (implicationSelector_n_237),
        .\FSM_onehot_state_reg[5]_124 (implicationSelector_n_238),
        .\FSM_onehot_state_reg[5]_125 (implicationSelector_n_239),
        .\FSM_onehot_state_reg[5]_126 (implicationSelector_n_240),
        .\FSM_onehot_state_reg[5]_127 (implicationSelector_n_247),
        .\FSM_onehot_state_reg[5]_128 (implicationSelector_n_248),
        .\FSM_onehot_state_reg[5]_129 (implicationSelector_n_249),
        .\FSM_onehot_state_reg[5]_13 (implicationSelector_n_32),
        .\FSM_onehot_state_reg[5]_130 (implicationSelector_n_251),
        .\FSM_onehot_state_reg[5]_131 (implicationSelector_n_252),
        .\FSM_onehot_state_reg[5]_132 (implicationSelector_n_253),
        .\FSM_onehot_state_reg[5]_133 (implicationSelector_n_254),
        .\FSM_onehot_state_reg[5]_134 (implicationSelector_n_255),
        .\FSM_onehot_state_reg[5]_135 (implicationSelector_n_260),
        .\FSM_onehot_state_reg[5]_136 (implicationSelector_n_261),
        .\FSM_onehot_state_reg[5]_137 (implicationSelector_n_262),
        .\FSM_onehot_state_reg[5]_138 (implicationSelector_n_263),
        .\FSM_onehot_state_reg[5]_139 (implicationSelector_n_264),
        .\FSM_onehot_state_reg[5]_14 (implicationSelector_n_33),
        .\FSM_onehot_state_reg[5]_140 (implicationSelector_n_265),
        .\FSM_onehot_state_reg[5]_141 (implicationSelector_n_266),
        .\FSM_onehot_state_reg[5]_142 (implicationSelector_n_267),
        .\FSM_onehot_state_reg[5]_143 (implicationSelector_n_275),
        .\FSM_onehot_state_reg[5]_144 (implicationSelector_n_276),
        .\FSM_onehot_state_reg[5]_145 (implicationSelector_n_280),
        .\FSM_onehot_state_reg[5]_146 (implicationSelector_n_281),
        .\FSM_onehot_state_reg[5]_147 (implicationSelector_n_282),
        .\FSM_onehot_state_reg[5]_15 (implicationSelector_n_35),
        .\FSM_onehot_state_reg[5]_16 (implicationSelector_n_36),
        .\FSM_onehot_state_reg[5]_17 (implicationSelector_n_38),
        .\FSM_onehot_state_reg[5]_18 (implicationSelector_n_39),
        .\FSM_onehot_state_reg[5]_19 (implicationSelector_n_41),
        .\FSM_onehot_state_reg[5]_2 (implicationSelector_n_15),
        .\FSM_onehot_state_reg[5]_20 (implicationSelector_n_42),
        .\FSM_onehot_state_reg[5]_21 (implicationSelector_n_44),
        .\FSM_onehot_state_reg[5]_22 (implicationSelector_n_45),
        .\FSM_onehot_state_reg[5]_23 (implicationSelector_n_46),
        .\FSM_onehot_state_reg[5]_24 (implicationSelector_n_47),
        .\FSM_onehot_state_reg[5]_25 (implicationSelector_n_48),
        .\FSM_onehot_state_reg[5]_26 (implicationSelector_n_50),
        .\FSM_onehot_state_reg[5]_27 (implicationSelector_n_51),
        .\FSM_onehot_state_reg[5]_28 (implicationSelector_n_53),
        .\FSM_onehot_state_reg[5]_29 (implicationSelector_n_54),
        .\FSM_onehot_state_reg[5]_3 (implicationSelector_n_16),
        .\FSM_onehot_state_reg[5]_30 (implicationSelector_n_55),
        .\FSM_onehot_state_reg[5]_31 (implicationSelector_n_56),
        .\FSM_onehot_state_reg[5]_32 (implicationSelector_n_57),
        .\FSM_onehot_state_reg[5]_33 (implicationSelector_n_58),
        .\FSM_onehot_state_reg[5]_34 (implicationSelector_n_59),
        .\FSM_onehot_state_reg[5]_35 (implicationSelector_n_60),
        .\FSM_onehot_state_reg[5]_36 (implicationSelector_n_64),
        .\FSM_onehot_state_reg[5]_37 (implicationSelector_n_65),
        .\FSM_onehot_state_reg[5]_38 (implicationSelector_n_66),
        .\FSM_onehot_state_reg[5]_39 (implicationSelector_n_67),
        .\FSM_onehot_state_reg[5]_4 (implicationSelector_n_17),
        .\FSM_onehot_state_reg[5]_40 (implicationSelector_n_68),
        .\FSM_onehot_state_reg[5]_41 (implicationSelector_n_69),
        .\FSM_onehot_state_reg[5]_42 (implicationSelector_n_70),
        .\FSM_onehot_state_reg[5]_43 (implicationSelector_n_71),
        .\FSM_onehot_state_reg[5]_44 (implicationSelector_n_72),
        .\FSM_onehot_state_reg[5]_45 (implicationSelector_n_74),
        .\FSM_onehot_state_reg[5]_46 (implicationSelector_n_75),
        .\FSM_onehot_state_reg[5]_47 (implicationSelector_n_83),
        .\FSM_onehot_state_reg[5]_48 (implicationSelector_n_84),
        .\FSM_onehot_state_reg[5]_49 (implicationSelector_n_86),
        .\FSM_onehot_state_reg[5]_5 (implicationSelector_n_18),
        .\FSM_onehot_state_reg[5]_50 (implicationSelector_n_87),
        .\FSM_onehot_state_reg[5]_51 (implicationSelector_n_88),
        .\FSM_onehot_state_reg[5]_52 (implicationSelector_n_89),
        .\FSM_onehot_state_reg[5]_53 (implicationSelector_n_91),
        .\FSM_onehot_state_reg[5]_54 (implicationSelector_n_92),
        .\FSM_onehot_state_reg[5]_55 (implicationSelector_n_93),
        .\FSM_onehot_state_reg[5]_56 (implicationSelector_n_94),
        .\FSM_onehot_state_reg[5]_57 (implicationSelector_n_95),
        .\FSM_onehot_state_reg[5]_58 (implicationSelector_n_97),
        .\FSM_onehot_state_reg[5]_59 (implicationSelector_n_98),
        .\FSM_onehot_state_reg[5]_6 (implicationSelector_n_20),
        .\FSM_onehot_state_reg[5]_60 (implicationSelector_n_111),
        .\FSM_onehot_state_reg[5]_61 (implicationSelector_n_112),
        .\FSM_onehot_state_reg[5]_62 (implicationSelector_n_113),
        .\FSM_onehot_state_reg[5]_63 (implicationSelector_n_114),
        .\FSM_onehot_state_reg[5]_64 (implicationSelector_n_115),
        .\FSM_onehot_state_reg[5]_65 (implicationSelector_n_116),
        .\FSM_onehot_state_reg[5]_66 (implicationSelector_n_117),
        .\FSM_onehot_state_reg[5]_67 (implicationSelector_n_118),
        .\FSM_onehot_state_reg[5]_68 (implicationSelector_n_119),
        .\FSM_onehot_state_reg[5]_69 (implicationSelector_n_123),
        .\FSM_onehot_state_reg[5]_7 (implicationSelector_n_21),
        .\FSM_onehot_state_reg[5]_70 (implicationSelector_n_124),
        .\FSM_onehot_state_reg[5]_71 (implicationSelector_n_125),
        .\FSM_onehot_state_reg[5]_72 (implicationSelector_n_127),
        .\FSM_onehot_state_reg[5]_73 (implicationSelector_n_128),
        .\FSM_onehot_state_reg[5]_74 (implicationSelector_n_133),
        .\FSM_onehot_state_reg[5]_75 (implicationSelector_n_134),
        .\FSM_onehot_state_reg[5]_76 (implicationSelector_n_135),
        .\FSM_onehot_state_reg[5]_77 (implicationSelector_n_136),
        .\FSM_onehot_state_reg[5]_78 (implicationSelector_n_137),
        .\FSM_onehot_state_reg[5]_79 (implicationSelector_n_141),
        .\FSM_onehot_state_reg[5]_8 (implicationSelector_n_22),
        .\FSM_onehot_state_reg[5]_80 (implicationSelector_n_142),
        .\FSM_onehot_state_reg[5]_81 (implicationSelector_n_143),
        .\FSM_onehot_state_reg[5]_82 (implicationSelector_n_156),
        .\FSM_onehot_state_reg[5]_83 (implicationSelector_n_157),
        .\FSM_onehot_state_reg[5]_84 (implicationSelector_n_158),
        .\FSM_onehot_state_reg[5]_85 (implicationSelector_n_163),
        .\FSM_onehot_state_reg[5]_86 (implicationSelector_n_164),
        .\FSM_onehot_state_reg[5]_87 (implicationSelector_n_168),
        .\FSM_onehot_state_reg[5]_88 (implicationSelector_n_169),
        .\FSM_onehot_state_reg[5]_89 (implicationSelector_n_170),
        .\FSM_onehot_state_reg[5]_9 (implicationSelector_n_23),
        .\FSM_onehot_state_reg[5]_90 (implicationSelector_n_171),
        .\FSM_onehot_state_reg[5]_91 (implicationSelector_n_173),
        .\FSM_onehot_state_reg[5]_92 (implicationSelector_n_174),
        .\FSM_onehot_state_reg[5]_93 (implicationSelector_n_179),
        .\FSM_onehot_state_reg[5]_94 (implicationSelector_n_180),
        .\FSM_onehot_state_reg[5]_95 (implicationSelector_n_184),
        .\FSM_onehot_state_reg[5]_96 (implicationSelector_n_185),
        .\FSM_onehot_state_reg[5]_97 (implicationSelector_n_186),
        .\FSM_onehot_state_reg[5]_98 (implicationSelector_n_191),
        .\FSM_onehot_state_reg[5]_99 (implicationSelector_n_192),
        .\FSM_onehot_state_reg[6] (\generate_clause_modules[46].clauseModule_n_28 ),
        .\FSM_onehot_state_reg[6]_0 (\FSM_onehot_state[6]_i_4_n_0 ),
        .Q({\FSM_onehot_state_reg_n_0_[6] ,clear_assignment,\FSM_onehot_state_reg_n_0_[3] ,\FSM_onehot_state_reg_n_0_[2] ,p_0_in2_in,\FSM_onehot_state_reg_n_0_[0] }),
        .broadcast_implication(broadcast_implication),
        .\clause_count_reg[0]_rep_0 (implicationSelector_n_557),
        .\clause_count_reg[0]_rep__0_0 (implicationSelector_n_6),
        .\clause_count_reg[0]_rep__1_0 (implicationSelector_n_556),
        .\clause_count_reg[1]_0 (clause_count_reg),
        .clause_in_use0(clause_in_use0),
        .clear_cpu_req0(clear_cpu_req0),
        .fifo_wr_en(fifo_wr_en),
        .\implication_assignment_reg[0]_0 (implicationSelector_n_448),
        .\implication_assignment_reg[0]_1 (implicationSelector_n_449),
        .\implication_assignment_reg[0]_10 (implicationSelector_n_458),
        .\implication_assignment_reg[0]_100 (implicationSelector_n_548),
        .\implication_assignment_reg[0]_101 (implicationSelector_n_549),
        .\implication_assignment_reg[0]_102 (implicationSelector_n_550),
        .\implication_assignment_reg[0]_103 (implicationSelector_n_551),
        .\implication_assignment_reg[0]_104 (implicationSelector_n_552),
        .\implication_assignment_reg[0]_105 (implicationSelector_n_553),
        .\implication_assignment_reg[0]_106 (implicationSelector_n_554),
        .\implication_assignment_reg[0]_107 (implicationSelector_n_555),
        .\implication_assignment_reg[0]_11 (implicationSelector_n_459),
        .\implication_assignment_reg[0]_12 (implicationSelector_n_460),
        .\implication_assignment_reg[0]_13 (implicationSelector_n_461),
        .\implication_assignment_reg[0]_14 (implicationSelector_n_462),
        .\implication_assignment_reg[0]_15 (implicationSelector_n_463),
        .\implication_assignment_reg[0]_16 (implicationSelector_n_464),
        .\implication_assignment_reg[0]_17 (implicationSelector_n_465),
        .\implication_assignment_reg[0]_18 (implicationSelector_n_466),
        .\implication_assignment_reg[0]_19 (implicationSelector_n_467),
        .\implication_assignment_reg[0]_2 (implicationSelector_n_450),
        .\implication_assignment_reg[0]_20 (implicationSelector_n_468),
        .\implication_assignment_reg[0]_21 (implicationSelector_n_469),
        .\implication_assignment_reg[0]_22 (implicationSelector_n_470),
        .\implication_assignment_reg[0]_23 (implicationSelector_n_471),
        .\implication_assignment_reg[0]_24 (implicationSelector_n_472),
        .\implication_assignment_reg[0]_25 (implicationSelector_n_473),
        .\implication_assignment_reg[0]_26 (implicationSelector_n_474),
        .\implication_assignment_reg[0]_27 (implicationSelector_n_475),
        .\implication_assignment_reg[0]_28 (implicationSelector_n_476),
        .\implication_assignment_reg[0]_29 (implicationSelector_n_477),
        .\implication_assignment_reg[0]_3 (implicationSelector_n_451),
        .\implication_assignment_reg[0]_30 (implicationSelector_n_478),
        .\implication_assignment_reg[0]_31 (implicationSelector_n_479),
        .\implication_assignment_reg[0]_32 (implicationSelector_n_480),
        .\implication_assignment_reg[0]_33 (implicationSelector_n_481),
        .\implication_assignment_reg[0]_34 (implicationSelector_n_482),
        .\implication_assignment_reg[0]_35 (implicationSelector_n_483),
        .\implication_assignment_reg[0]_36 (implicationSelector_n_484),
        .\implication_assignment_reg[0]_37 (implicationSelector_n_485),
        .\implication_assignment_reg[0]_38 (implicationSelector_n_486),
        .\implication_assignment_reg[0]_39 (implicationSelector_n_487),
        .\implication_assignment_reg[0]_4 (implicationSelector_n_452),
        .\implication_assignment_reg[0]_40 (implicationSelector_n_488),
        .\implication_assignment_reg[0]_41 (implicationSelector_n_489),
        .\implication_assignment_reg[0]_42 (implicationSelector_n_490),
        .\implication_assignment_reg[0]_43 (implicationSelector_n_491),
        .\implication_assignment_reg[0]_44 (implicationSelector_n_492),
        .\implication_assignment_reg[0]_45 (implicationSelector_n_493),
        .\implication_assignment_reg[0]_46 (implicationSelector_n_494),
        .\implication_assignment_reg[0]_47 (implicationSelector_n_495),
        .\implication_assignment_reg[0]_48 (implicationSelector_n_496),
        .\implication_assignment_reg[0]_49 (implicationSelector_n_497),
        .\implication_assignment_reg[0]_5 (implicationSelector_n_453),
        .\implication_assignment_reg[0]_50 (implicationSelector_n_498),
        .\implication_assignment_reg[0]_51 (implicationSelector_n_499),
        .\implication_assignment_reg[0]_52 (implicationSelector_n_500),
        .\implication_assignment_reg[0]_53 (implicationSelector_n_501),
        .\implication_assignment_reg[0]_54 (implicationSelector_n_502),
        .\implication_assignment_reg[0]_55 (implicationSelector_n_503),
        .\implication_assignment_reg[0]_56 (implicationSelector_n_504),
        .\implication_assignment_reg[0]_57 (implicationSelector_n_505),
        .\implication_assignment_reg[0]_58 (implicationSelector_n_506),
        .\implication_assignment_reg[0]_59 (implicationSelector_n_507),
        .\implication_assignment_reg[0]_6 (implicationSelector_n_454),
        .\implication_assignment_reg[0]_60 (implicationSelector_n_508),
        .\implication_assignment_reg[0]_61 (implicationSelector_n_509),
        .\implication_assignment_reg[0]_62 (implicationSelector_n_510),
        .\implication_assignment_reg[0]_63 (implicationSelector_n_511),
        .\implication_assignment_reg[0]_64 (implicationSelector_n_512),
        .\implication_assignment_reg[0]_65 (implicationSelector_n_513),
        .\implication_assignment_reg[0]_66 (implicationSelector_n_514),
        .\implication_assignment_reg[0]_67 (implicationSelector_n_515),
        .\implication_assignment_reg[0]_68 (implicationSelector_n_516),
        .\implication_assignment_reg[0]_69 (implicationSelector_n_517),
        .\implication_assignment_reg[0]_7 (implicationSelector_n_455),
        .\implication_assignment_reg[0]_70 (implicationSelector_n_518),
        .\implication_assignment_reg[0]_71 (implicationSelector_n_519),
        .\implication_assignment_reg[0]_72 (implicationSelector_n_520),
        .\implication_assignment_reg[0]_73 (implicationSelector_n_521),
        .\implication_assignment_reg[0]_74 (implicationSelector_n_522),
        .\implication_assignment_reg[0]_75 (implicationSelector_n_523),
        .\implication_assignment_reg[0]_76 (implicationSelector_n_524),
        .\implication_assignment_reg[0]_77 (implicationSelector_n_525),
        .\implication_assignment_reg[0]_78 (implicationSelector_n_526),
        .\implication_assignment_reg[0]_79 (implicationSelector_n_527),
        .\implication_assignment_reg[0]_8 (implicationSelector_n_456),
        .\implication_assignment_reg[0]_80 (implicationSelector_n_528),
        .\implication_assignment_reg[0]_81 (implicationSelector_n_529),
        .\implication_assignment_reg[0]_82 (implicationSelector_n_530),
        .\implication_assignment_reg[0]_83 (implicationSelector_n_531),
        .\implication_assignment_reg[0]_84 (implicationSelector_n_532),
        .\implication_assignment_reg[0]_85 (implicationSelector_n_533),
        .\implication_assignment_reg[0]_86 (implicationSelector_n_534),
        .\implication_assignment_reg[0]_87 (implicationSelector_n_535),
        .\implication_assignment_reg[0]_88 (implicationSelector_n_536),
        .\implication_assignment_reg[0]_89 (implicationSelector_n_537),
        .\implication_assignment_reg[0]_9 (implicationSelector_n_457),
        .\implication_assignment_reg[0]_90 (implicationSelector_n_538),
        .\implication_assignment_reg[0]_91 (implicationSelector_n_539),
        .\implication_assignment_reg[0]_92 (implicationSelector_n_540),
        .\implication_assignment_reg[0]_93 (implicationSelector_n_541),
        .\implication_assignment_reg[0]_94 (implicationSelector_n_542),
        .\implication_assignment_reg[0]_95 (implicationSelector_n_543),
        .\implication_assignment_reg[0]_96 (implicationSelector_n_544),
        .\implication_assignment_reg[0]_97 (implicationSelector_n_545),
        .\implication_assignment_reg[0]_98 (implicationSelector_n_546),
        .\implication_assignment_reg[0]_99 (implicationSelector_n_547),
        .\implication_assignment_reg[0]_rep_0 (implicationSelector_n_376),
        .\implication_assignment_reg[0]_rep_1 (implicationSelector_n_377),
        .\implication_assignment_reg[0]_rep_10 (implicationSelector_n_386),
        .\implication_assignment_reg[0]_rep_11 (implicationSelector_n_387),
        .\implication_assignment_reg[0]_rep_12 (implicationSelector_n_388),
        .\implication_assignment_reg[0]_rep_13 (implicationSelector_n_389),
        .\implication_assignment_reg[0]_rep_14 (implicationSelector_n_390),
        .\implication_assignment_reg[0]_rep_15 (implicationSelector_n_391),
        .\implication_assignment_reg[0]_rep_16 (implicationSelector_n_392),
        .\implication_assignment_reg[0]_rep_17 (implicationSelector_n_393),
        .\implication_assignment_reg[0]_rep_18 (implicationSelector_n_394),
        .\implication_assignment_reg[0]_rep_19 (implicationSelector_n_395),
        .\implication_assignment_reg[0]_rep_2 (implicationSelector_n_378),
        .\implication_assignment_reg[0]_rep_20 (implicationSelector_n_396),
        .\implication_assignment_reg[0]_rep_21 (implicationSelector_n_397),
        .\implication_assignment_reg[0]_rep_22 (implicationSelector_n_398),
        .\implication_assignment_reg[0]_rep_23 (implicationSelector_n_399),
        .\implication_assignment_reg[0]_rep_24 (implicationSelector_n_400),
        .\implication_assignment_reg[0]_rep_25 (implicationSelector_n_401),
        .\implication_assignment_reg[0]_rep_26 (implicationSelector_n_402),
        .\implication_assignment_reg[0]_rep_27 (implicationSelector_n_403),
        .\implication_assignment_reg[0]_rep_28 (implicationSelector_n_404),
        .\implication_assignment_reg[0]_rep_29 (implicationSelector_n_405),
        .\implication_assignment_reg[0]_rep_3 (implicationSelector_n_379),
        .\implication_assignment_reg[0]_rep_30 (implicationSelector_n_406),
        .\implication_assignment_reg[0]_rep_31 (implicationSelector_n_407),
        .\implication_assignment_reg[0]_rep_32 (implicationSelector_n_408),
        .\implication_assignment_reg[0]_rep_33 (implicationSelector_n_409),
        .\implication_assignment_reg[0]_rep_34 (implicationSelector_n_410),
        .\implication_assignment_reg[0]_rep_35 (implicationSelector_n_411),
        .\implication_assignment_reg[0]_rep_36 (implicationSelector_n_412),
        .\implication_assignment_reg[0]_rep_37 (implicationSelector_n_413),
        .\implication_assignment_reg[0]_rep_38 (implicationSelector_n_414),
        .\implication_assignment_reg[0]_rep_39 (implicationSelector_n_415),
        .\implication_assignment_reg[0]_rep_4 (implicationSelector_n_380),
        .\implication_assignment_reg[0]_rep_40 (implicationSelector_n_416),
        .\implication_assignment_reg[0]_rep_41 (implicationSelector_n_417),
        .\implication_assignment_reg[0]_rep_42 (implicationSelector_n_418),
        .\implication_assignment_reg[0]_rep_43 (implicationSelector_n_419),
        .\implication_assignment_reg[0]_rep_44 (implicationSelector_n_420),
        .\implication_assignment_reg[0]_rep_45 (implicationSelector_n_421),
        .\implication_assignment_reg[0]_rep_46 (implicationSelector_n_422),
        .\implication_assignment_reg[0]_rep_47 (implicationSelector_n_423),
        .\implication_assignment_reg[0]_rep_48 (implicationSelector_n_424),
        .\implication_assignment_reg[0]_rep_49 (implicationSelector_n_425),
        .\implication_assignment_reg[0]_rep_5 (implicationSelector_n_381),
        .\implication_assignment_reg[0]_rep_50 (implicationSelector_n_426),
        .\implication_assignment_reg[0]_rep_51 (implicationSelector_n_427),
        .\implication_assignment_reg[0]_rep_52 (implicationSelector_n_428),
        .\implication_assignment_reg[0]_rep_53 (implicationSelector_n_429),
        .\implication_assignment_reg[0]_rep_54 (implicationSelector_n_430),
        .\implication_assignment_reg[0]_rep_55 (implicationSelector_n_431),
        .\implication_assignment_reg[0]_rep_56 (implicationSelector_n_432),
        .\implication_assignment_reg[0]_rep_57 (implicationSelector_n_433),
        .\implication_assignment_reg[0]_rep_58 (implicationSelector_n_434),
        .\implication_assignment_reg[0]_rep_59 (implicationSelector_n_435),
        .\implication_assignment_reg[0]_rep_6 (implicationSelector_n_382),
        .\implication_assignment_reg[0]_rep_60 (implicationSelector_n_436),
        .\implication_assignment_reg[0]_rep_61 (implicationSelector_n_437),
        .\implication_assignment_reg[0]_rep_62 (implicationSelector_n_438),
        .\implication_assignment_reg[0]_rep_63 (implicationSelector_n_439),
        .\implication_assignment_reg[0]_rep_64 (implicationSelector_n_440),
        .\implication_assignment_reg[0]_rep_65 (implicationSelector_n_441),
        .\implication_assignment_reg[0]_rep_66 (implicationSelector_n_442),
        .\implication_assignment_reg[0]_rep_67 (implicationSelector_n_443),
        .\implication_assignment_reg[0]_rep_68 (implicationSelector_n_444),
        .\implication_assignment_reg[0]_rep_69 (implicationSelector_n_445),
        .\implication_assignment_reg[0]_rep_7 (implicationSelector_n_383),
        .\implication_assignment_reg[0]_rep_70 (implicationSelector_n_446),
        .\implication_assignment_reg[0]_rep_71 (implicationSelector_n_447),
        .\implication_assignment_reg[0]_rep_8 (implicationSelector_n_384),
        .\implication_assignment_reg[0]_rep_9 (implicationSelector_n_385),
        .\implication_assignment_reg[0]_rep__0_0 (implicationSelector_n_304),
        .\implication_assignment_reg[0]_rep__0_1 (implicationSelector_n_305),
        .\implication_assignment_reg[0]_rep__0_10 (implicationSelector_n_314),
        .\implication_assignment_reg[0]_rep__0_11 (implicationSelector_n_315),
        .\implication_assignment_reg[0]_rep__0_12 (implicationSelector_n_316),
        .\implication_assignment_reg[0]_rep__0_13 (implicationSelector_n_317),
        .\implication_assignment_reg[0]_rep__0_14 (implicationSelector_n_318),
        .\implication_assignment_reg[0]_rep__0_15 (implicationSelector_n_319),
        .\implication_assignment_reg[0]_rep__0_16 (implicationSelector_n_320),
        .\implication_assignment_reg[0]_rep__0_17 (implicationSelector_n_321),
        .\implication_assignment_reg[0]_rep__0_18 (implicationSelector_n_322),
        .\implication_assignment_reg[0]_rep__0_19 (implicationSelector_n_323),
        .\implication_assignment_reg[0]_rep__0_2 (implicationSelector_n_306),
        .\implication_assignment_reg[0]_rep__0_20 (implicationSelector_n_324),
        .\implication_assignment_reg[0]_rep__0_21 (implicationSelector_n_325),
        .\implication_assignment_reg[0]_rep__0_22 (implicationSelector_n_326),
        .\implication_assignment_reg[0]_rep__0_23 (implicationSelector_n_327),
        .\implication_assignment_reg[0]_rep__0_24 (implicationSelector_n_328),
        .\implication_assignment_reg[0]_rep__0_25 (implicationSelector_n_329),
        .\implication_assignment_reg[0]_rep__0_26 (implicationSelector_n_330),
        .\implication_assignment_reg[0]_rep__0_27 (implicationSelector_n_331),
        .\implication_assignment_reg[0]_rep__0_28 (implicationSelector_n_332),
        .\implication_assignment_reg[0]_rep__0_29 (implicationSelector_n_333),
        .\implication_assignment_reg[0]_rep__0_3 (implicationSelector_n_307),
        .\implication_assignment_reg[0]_rep__0_30 (implicationSelector_n_334),
        .\implication_assignment_reg[0]_rep__0_31 (implicationSelector_n_335),
        .\implication_assignment_reg[0]_rep__0_32 (implicationSelector_n_336),
        .\implication_assignment_reg[0]_rep__0_33 (implicationSelector_n_337),
        .\implication_assignment_reg[0]_rep__0_34 (implicationSelector_n_338),
        .\implication_assignment_reg[0]_rep__0_35 (implicationSelector_n_339),
        .\implication_assignment_reg[0]_rep__0_36 (implicationSelector_n_340),
        .\implication_assignment_reg[0]_rep__0_37 (implicationSelector_n_341),
        .\implication_assignment_reg[0]_rep__0_38 (implicationSelector_n_342),
        .\implication_assignment_reg[0]_rep__0_39 (implicationSelector_n_343),
        .\implication_assignment_reg[0]_rep__0_4 (implicationSelector_n_308),
        .\implication_assignment_reg[0]_rep__0_40 (implicationSelector_n_344),
        .\implication_assignment_reg[0]_rep__0_41 (implicationSelector_n_345),
        .\implication_assignment_reg[0]_rep__0_42 (implicationSelector_n_346),
        .\implication_assignment_reg[0]_rep__0_43 (implicationSelector_n_347),
        .\implication_assignment_reg[0]_rep__0_44 (implicationSelector_n_348),
        .\implication_assignment_reg[0]_rep__0_45 (implicationSelector_n_349),
        .\implication_assignment_reg[0]_rep__0_46 (implicationSelector_n_350),
        .\implication_assignment_reg[0]_rep__0_47 (implicationSelector_n_351),
        .\implication_assignment_reg[0]_rep__0_48 (implicationSelector_n_352),
        .\implication_assignment_reg[0]_rep__0_49 (implicationSelector_n_353),
        .\implication_assignment_reg[0]_rep__0_5 (implicationSelector_n_309),
        .\implication_assignment_reg[0]_rep__0_50 (implicationSelector_n_354),
        .\implication_assignment_reg[0]_rep__0_51 (implicationSelector_n_355),
        .\implication_assignment_reg[0]_rep__0_52 (implicationSelector_n_356),
        .\implication_assignment_reg[0]_rep__0_53 (implicationSelector_n_357),
        .\implication_assignment_reg[0]_rep__0_54 (implicationSelector_n_358),
        .\implication_assignment_reg[0]_rep__0_55 (implicationSelector_n_359),
        .\implication_assignment_reg[0]_rep__0_56 (implicationSelector_n_360),
        .\implication_assignment_reg[0]_rep__0_57 (implicationSelector_n_361),
        .\implication_assignment_reg[0]_rep__0_58 (implicationSelector_n_362),
        .\implication_assignment_reg[0]_rep__0_59 (implicationSelector_n_363),
        .\implication_assignment_reg[0]_rep__0_6 (implicationSelector_n_310),
        .\implication_assignment_reg[0]_rep__0_60 (implicationSelector_n_364),
        .\implication_assignment_reg[0]_rep__0_61 (implicationSelector_n_365),
        .\implication_assignment_reg[0]_rep__0_62 (implicationSelector_n_366),
        .\implication_assignment_reg[0]_rep__0_63 (implicationSelector_n_367),
        .\implication_assignment_reg[0]_rep__0_64 (implicationSelector_n_368),
        .\implication_assignment_reg[0]_rep__0_65 (implicationSelector_n_369),
        .\implication_assignment_reg[0]_rep__0_66 (implicationSelector_n_370),
        .\implication_assignment_reg[0]_rep__0_67 (implicationSelector_n_371),
        .\implication_assignment_reg[0]_rep__0_68 (implicationSelector_n_372),
        .\implication_assignment_reg[0]_rep__0_69 (implicationSelector_n_373),
        .\implication_assignment_reg[0]_rep__0_7 (implicationSelector_n_311),
        .\implication_assignment_reg[0]_rep__0_70 (implicationSelector_n_374),
        .\implication_assignment_reg[0]_rep__0_71 (implicationSelector_n_375),
        .\implication_assignment_reg[0]_rep__0_8 (implicationSelector_n_312),
        .\implication_assignment_reg[0]_rep__0_9 (implicationSelector_n_313),
        .\implication_assignment_reg[0]_rep__1_0 (implicationSelector_n_283),
        .\implication_assignment_reg[0]_rep__1_1 (implicationSelector_n_284),
        .\implication_assignment_reg[0]_rep__1_10 (implicationSelector_n_293),
        .\implication_assignment_reg[0]_rep__1_11 (implicationSelector_n_294),
        .\implication_assignment_reg[0]_rep__1_12 (implicationSelector_n_295),
        .\implication_assignment_reg[0]_rep__1_13 (implicationSelector_n_296),
        .\implication_assignment_reg[0]_rep__1_14 (implicationSelector_n_297),
        .\implication_assignment_reg[0]_rep__1_15 (implicationSelector_n_298),
        .\implication_assignment_reg[0]_rep__1_16 (implicationSelector_n_299),
        .\implication_assignment_reg[0]_rep__1_17 (implicationSelector_n_300),
        .\implication_assignment_reg[0]_rep__1_18 (implicationSelector_n_301),
        .\implication_assignment_reg[0]_rep__1_19 (implicationSelector_n_302),
        .\implication_assignment_reg[0]_rep__1_2 (implicationSelector_n_285),
        .\implication_assignment_reg[0]_rep__1_20 (implicationSelector_n_303),
        .\implication_assignment_reg[0]_rep__1_3 (implicationSelector_n_286),
        .\implication_assignment_reg[0]_rep__1_4 (implicationSelector_n_287),
        .\implication_assignment_reg[0]_rep__1_5 (implicationSelector_n_288),
        .\implication_assignment_reg[0]_rep__1_6 (implicationSelector_n_289),
        .\implication_assignment_reg[0]_rep__1_7 (implicationSelector_n_290),
        .\implication_assignment_reg[0]_rep__1_8 (implicationSelector_n_291),
        .\implication_assignment_reg[0]_rep__1_9 (implicationSelector_n_292),
        .implication_assignments(implication_assignments),
        .implication_valid_o_reg(implication_valid_o_i_3_n_0),
        .\implication_variable_id[0]_i_10_0 (\generate_clause_modules[65].clauseModule_n_2 ),
        .\implication_variable_id[0]_i_10_1 (\generate_clause_modules[67].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_10_2 (\generate_clause_modules[69].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_10_3 (\generate_clause_modules[71].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_10_4 (\generate_clause_modules[73].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_10_5 (\generate_clause_modules[75].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_10_6 (\generate_clause_modules[77].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_10_7 (\generate_clause_modules[79].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_11_0 (\generate_clause_modules[81].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_11_1 (\generate_clause_modules[83].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_11_2 (\generate_clause_modules[85].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_11_3 (\generate_clause_modules[87].clauseModule_n_2 ),
        .\implication_variable_id[0]_i_11_4 (\generate_clause_modules[89].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_11_5 (\generate_clause_modules[90].clauseModule_n_6 ),
        .\implication_variable_id[0]_i_12_0 (\generate_clause_modules[33].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_12_1 (\generate_clause_modules[35].clauseModule_n_2 ),
        .\implication_variable_id[0]_i_12_2 (\generate_clause_modules[37].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_12_3 (\generate_clause_modules[39].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_12_4 (\generate_clause_modules[41].clauseModule_n_2 ),
        .\implication_variable_id[0]_i_12_5 (\generate_clause_modules[43].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_12_6 (\generate_clause_modules[45].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_12_7 (\generate_clause_modules[47].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_13_0 (\generate_clause_modules[49].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_13_1 (\generate_clause_modules[51].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_13_2 (\generate_clause_modules[53].clauseModule_n_2 ),
        .\implication_variable_id[0]_i_13_3 (\generate_clause_modules[55].clauseModule_n_2 ),
        .\implication_variable_id[0]_i_13_4 (\generate_clause_modules[57].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_13_5 (\generate_clause_modules[59].clauseModule_n_2 ),
        .\implication_variable_id[0]_i_13_6 (\generate_clause_modules[61].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_13_7 (\generate_clause_modules[63].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_2_0 (\generate_clause_modules[8].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_2_1 (\generate_clause_modules[6].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_2_10 (\generate_clause_modules[20].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_2_11 (\generate_clause_modules[18].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_2_2 (\generate_clause_modules[4].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_2_3 (\generate_clause_modules[2].clauseModule_n_2 ),
        .\implication_variable_id[0]_i_2_4 (\generate_clause_modules[16].clauseModule_n_0 ),
        .\implication_variable_id[0]_i_2_5 (\generate_clause_modules[14].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_2_6 (\generate_clause_modules[12].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_2_7 (\generate_clause_modules[10].clauseModule_n_1 ),
        .\implication_variable_id[0]_i_2_8 (\generate_clause_modules[24].clauseModule_n_3 ),
        .\implication_variable_id[0]_i_2_9 (\generate_clause_modules[22].clauseModule_n_1 ),
        .\implication_variable_id[1]_i_10_0 (\generate_clause_modules[65].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_10_1 (\generate_clause_modules[67].clauseModule_n_2 ),
        .\implication_variable_id[1]_i_10_2 (\generate_clause_modules[69].clauseModule_n_2 ),
        .\implication_variable_id[1]_i_10_3 (\generate_clause_modules[71].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_10_4 (\generate_clause_modules[73].clauseModule_n_2 ),
        .\implication_variable_id[1]_i_10_5 (\generate_clause_modules[75].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_10_6 (\generate_clause_modules[77].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_10_7 (\generate_clause_modules[79].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_11_0 (\generate_clause_modules[81].clauseModule_n_2 ),
        .\implication_variable_id[1]_i_11_1 (\generate_clause_modules[83].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_11_2 (\generate_clause_modules[85].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_11_3 (\generate_clause_modules[87].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_11_4 (\generate_clause_modules[89].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_11_5 (\generate_clause_modules[90].clauseModule_n_5 ),
        .\implication_variable_id[1]_i_12_0 (\generate_clause_modules[33].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_12_1 (\generate_clause_modules[35].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_12_2 (\generate_clause_modules[37].clauseModule_n_2 ),
        .\implication_variable_id[1]_i_12_3 (\generate_clause_modules[39].clauseModule_n_2 ),
        .\implication_variable_id[1]_i_12_4 (\generate_clause_modules[41].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_12_5 (\generate_clause_modules[43].clauseModule_n_2 ),
        .\implication_variable_id[1]_i_12_6 (\generate_clause_modules[45].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_12_7 (\generate_clause_modules[47].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_13_0 (\generate_clause_modules[49].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_13_1 (\generate_clause_modules[51].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_13_2 (\generate_clause_modules[53].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_13_3 (\generate_clause_modules[55].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_13_4 (\generate_clause_modules[57].clauseModule_n_2 ),
        .\implication_variable_id[1]_i_13_5 (\generate_clause_modules[59].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_13_6 (\generate_clause_modules[61].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_13_7 (\generate_clause_modules[63].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_2_0 (\generate_clause_modules[8].clauseModule_n_5 ),
        .\implication_variable_id[1]_i_2_1 (\generate_clause_modules[6].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_2_10 (\generate_clause_modules[20].clauseModule_n_5 ),
        .\implication_variable_id[1]_i_2_11 (\generate_clause_modules[18].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_2_2 (\generate_clause_modules[4].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_2_3 (\generate_clause_modules[2].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_2_4 (\generate_clause_modules[16].clauseModule_n_3 ),
        .\implication_variable_id[1]_i_2_5 (\generate_clause_modules[14].clauseModule_n_5 ),
        .\implication_variable_id[1]_i_2_6 (\generate_clause_modules[12].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_2_7 (\generate_clause_modules[10].clauseModule_n_4 ),
        .\implication_variable_id[1]_i_2_8 (\generate_clause_modules[24].clauseModule_n_6 ),
        .\implication_variable_id[1]_i_2_9 (\generate_clause_modules[22].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_10_0 (\generate_clause_modules[65].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_10_1 (\generate_clause_modules[67].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_10_2 (\generate_clause_modules[69].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_10_3 (\generate_clause_modules[71].clauseModule_n_5 ),
        .\implication_variable_id[2]_i_10_4 (\generate_clause_modules[73].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_10_5 (\generate_clause_modules[75].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_10_6 (\generate_clause_modules[77].clauseModule_n_5 ),
        .\implication_variable_id[2]_i_10_7 (\generate_clause_modules[79].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_11_0 (\generate_clause_modules[81].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_11_1 (\generate_clause_modules[83].clauseModule_n_5 ),
        .\implication_variable_id[2]_i_11_2 (\generate_clause_modules[85].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_11_3 (\generate_clause_modules[87].clauseModule_n_5 ),
        .\implication_variable_id[2]_i_11_4 (\generate_clause_modules[89].clauseModule_n_5 ),
        .\implication_variable_id[2]_i_11_5 (\generate_clause_modules[90].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_12_0 (\generate_clause_modules[33].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_12_1 (\generate_clause_modules[35].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_12_2 (\generate_clause_modules[37].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_12_3 (\generate_clause_modules[39].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_12_4 (\generate_clause_modules[41].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_12_5 (\generate_clause_modules[43].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_12_6 (\generate_clause_modules[45].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_12_7 (\generate_clause_modules[47].clauseModule_n_5 ),
        .\implication_variable_id[2]_i_13_0 (\generate_clause_modules[49].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_13_1 (\generate_clause_modules[51].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_13_2 (\generate_clause_modules[53].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_13_3 (\generate_clause_modules[55].clauseModule_n_5 ),
        .\implication_variable_id[2]_i_13_4 (\generate_clause_modules[57].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_13_5 (\generate_clause_modules[59].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_13_6 (\generate_clause_modules[61].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_13_7 (\generate_clause_modules[63].clauseModule_n_4 ),
        .\implication_variable_id[2]_i_2_0 (\generate_clause_modules[7].clauseModule_n_0 ),
        .\implication_variable_id[2]_i_2_1 (\generate_clause_modules[5].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_2_10 (\generate_clause_modules[19].clauseModule_n_1 ),
        .\implication_variable_id[2]_i_2_11 (\generate_clause_modules[25].clauseModule_n_0 ),
        .\implication_variable_id[2]_i_2_2 (\generate_clause_modules[3].clauseModule_n_0 ),
        .\implication_variable_id[2]_i_2_3 (\generate_clause_modules[1].clauseModule_n_0 ),
        .\implication_variable_id[2]_i_2_4 (\generate_clause_modules[15].clauseModule_n_0 ),
        .\implication_variable_id[2]_i_2_5 (\generate_clause_modules[13].clauseModule_n_1 ),
        .\implication_variable_id[2]_i_2_6 (\generate_clause_modules[11].clauseModule_n_2 ),
        .\implication_variable_id[2]_i_2_7 (\generate_clause_modules[9].clauseModule_n_1 ),
        .\implication_variable_id[2]_i_2_8 (\generate_clause_modules[23].clauseModule_n_3 ),
        .\implication_variable_id[2]_i_2_9 (\generate_clause_modules[21].clauseModule_n_1 ),
        .\implication_variable_id[3]_i_10_0 (\generate_clause_modules[81].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_10_1 (\generate_clause_modules[83].clauseModule_n_6 ),
        .\implication_variable_id[3]_i_10_2 (\generate_clause_modules[85].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_10_3 (\generate_clause_modules[87].clauseModule_n_6 ),
        .\implication_variable_id[3]_i_10_4 (\generate_clause_modules[89].clauseModule_n_6 ),
        .\implication_variable_id[3]_i_10_5 (\generate_clause_modules[90].clauseModule_n_3 ),
        .\implication_variable_id[3]_i_11_0 (\generate_clause_modules[65].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_11_1 (\generate_clause_modules[67].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_11_2 (\generate_clause_modules[69].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_11_3 (\generate_clause_modules[71].clauseModule_n_6 ),
        .\implication_variable_id[3]_i_11_4 (\generate_clause_modules[73].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_11_5 (\generate_clause_modules[75].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_11_6 (\generate_clause_modules[77].clauseModule_n_6 ),
        .\implication_variable_id[3]_i_11_7 (\generate_clause_modules[79].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_4_0 (\generate_clause_modules[49].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_4_1 (\generate_clause_modules[51].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_4_2 (\generate_clause_modules[53].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_4_3 (\generate_clause_modules[55].clauseModule_n_6 ),
        .\implication_variable_id[3]_i_4_4 (\generate_clause_modules[57].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_4_5 (\generate_clause_modules[59].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_4_6 (\generate_clause_modules[61].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_4_7 (\generate_clause_modules[63].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_5_0 (\generate_clause_modules[33].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_5_1 (\generate_clause_modules[35].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_5_2 (\generate_clause_modules[37].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_5_3 (\generate_clause_modules[39].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_5_4 (\generate_clause_modules[41].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_5_5 (\generate_clause_modules[43].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_5_6 (\generate_clause_modules[45].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_5_7 (\generate_clause_modules[47].clauseModule_n_6 ),
        .\implication_variable_id[3]_i_7_0 (\generate_clause_modules[7].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_7_1 (\generate_clause_modules[15].clauseModule_n_4 ),
        .\implication_variable_id[3]_i_7_2 (\generate_clause_modules[13].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_7_3 (\generate_clause_modules[11].clauseModule_n_5 ),
        .\implication_variable_id[3]_i_7_4 (\generate_clause_modules[9].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_11_0 (\generate_clause_modules[7].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_11_1 (\generate_clause_modules[15].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_11_2 (\generate_clause_modules[13].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_11_3 (\generate_clause_modules[11].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_11_4 (\generate_clause_modules[9].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_14_0 (\generate_clause_modules[81].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_14_1 (\generate_clause_modules[83].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_14_2 (\generate_clause_modules[85].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_14_3 (\generate_clause_modules[87].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_14_4 (\generate_clause_modules[89].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_14_5 (\generate_clause_modules[90].clauseModule_n_1 ),
        .\implication_variable_id[4]_i_15_0 (\generate_clause_modules[65].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_15_1 (\generate_clause_modules[67].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_15_2 (\generate_clause_modules[69].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_15_3 (\generate_clause_modules[71].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_15_4 (\generate_clause_modules[73].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_15_5 (\generate_clause_modules[75].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_15_6 (\generate_clause_modules[77].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_15_7 (\generate_clause_modules[79].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_8_0 (\generate_clause_modules[49].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_8_1 (\generate_clause_modules[51].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_8_2 (\generate_clause_modules[53].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_8_3 (\generate_clause_modules[55].clauseModule_n_7 ),
        .\implication_variable_id[4]_i_8_4 (\generate_clause_modules[57].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_8_5 (\generate_clause_modules[59].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_8_6 (\generate_clause_modules[61].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_8_7 (\generate_clause_modules[63].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_9_0 (\generate_clause_modules[33].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_9_1 (\generate_clause_modules[35].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_9_2 (\generate_clause_modules[37].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_9_3 (\generate_clause_modules[39].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_9_4 (\generate_clause_modules[41].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_9_5 (\generate_clause_modules[43].clauseModule_n_5 ),
        .\implication_variable_id[4]_i_9_6 (\generate_clause_modules[45].clauseModule_n_6 ),
        .\implication_variable_id[4]_i_9_7 (\generate_clause_modules[47].clauseModule_n_7 ),
        .\implication_variable_id_reg[0]_0 (implicationSelector_n_558),
        .\implication_variable_id_reg[0]_i_15_0 (\generate_clause_modules[17].clauseModule_n_3 ),
        .\implication_variable_id_reg[0]_i_15_1 (\generate_clause_modules[31].clauseModule_n_1 ),
        .\implication_variable_id_reg[0]_i_15_2 (\generate_clause_modules[29].clauseModule_n_2 ),
        .\implication_variable_id_reg[0]_i_15_3 (\generate_clause_modules[27].clauseModule_n_0 ),
        .\implication_variable_id_reg[1]_0 (implicationSelector_n_560),
        .\implication_variable_id_reg[1]_i_15_0 (\generate_clause_modules[17].clauseModule_n_4 ),
        .\implication_variable_id_reg[1]_i_15_1 (\generate_clause_modules[31].clauseModule_n_3 ),
        .\implication_variable_id_reg[1]_i_15_2 (\generate_clause_modules[29].clauseModule_n_3 ),
        .\implication_variable_id_reg[1]_i_15_3 (\generate_clause_modules[27].clauseModule_n_2 ),
        .\implication_variable_id_reg[2]_0 (implicationSelector_n_561),
        .\implication_variable_id_reg[2]_i_15_0 (\generate_clause_modules[17].clauseModule_n_5 ),
        .\implication_variable_id_reg[2]_i_15_1 (\generate_clause_modules[31].clauseModule_n_4 ),
        .\implication_variable_id_reg[2]_i_15_2 (\generate_clause_modules[29].clauseModule_n_4 ),
        .\implication_variable_id_reg[2]_i_15_3 (\generate_clause_modules[27].clauseModule_n_3 ),
        .\implication_variable_id_reg[3]_0 (implicationSelector_n_559),
        .\implication_variable_id_reg[3]_i_22_0 (\generate_clause_modules[3].clauseModule_n_4 ),
        .\implication_variable_id_reg[3]_i_22_1 (\generate_clause_modules[1].clauseModule_n_26 ),
        .\implication_variable_id_reg[3]_i_6_0 (\generate_clause_modules[23].clauseModule_n_6 ),
        .\implication_variable_id_reg[3]_i_6_1 (\generate_clause_modules[21].clauseModule_n_5 ),
        .\implication_variable_id_reg[3]_i_6_2 (\generate_clause_modules[19].clauseModule_n_5 ),
        .\implication_variable_id_reg[3]_i_6_3 (\generate_clause_modules[17].clauseModule_n_6 ),
        .\implication_variable_id_reg[3]_i_6_4 (\generate_clause_modules[31].clauseModule_n_5 ),
        .\implication_variable_id_reg[3]_i_6_5 (\generate_clause_modules[29].clauseModule_n_5 ),
        .\implication_variable_id_reg[3]_i_6_6 (\generate_clause_modules[27].clauseModule_n_4 ),
        .\implication_variable_id_reg[3]_i_6_7 (\generate_clause_modules[25].clauseModule_n_4 ),
        .\implication_variable_id_reg[3]_i_8_0 (\generate_clause_modules[15].clauseModule_n_2 ),
        .\implication_variable_id_reg[3]_i_8_1 (\generate_clause_modules[13].clauseModule_n_3 ),
        .\implication_variable_id_reg[3]_i_8_2 (\generate_clause_modules[11].clauseModule_n_3 ),
        .\implication_variable_id_reg[3]_i_8_3 (\generate_clause_modules[23].clauseModule_n_4 ),
        .\implication_variable_id_reg[3]_i_8_4 (\generate_clause_modules[21].clauseModule_n_3 ),
        .\implication_variable_id_reg[3]_i_8_5 (\generate_clause_modules[19].clauseModule_n_3 ),
        .\implication_variable_id_reg[3]_i_8_6 (\generate_clause_modules[25].clauseModule_n_2 ),
        .\implication_variable_id_reg[3]_i_9_0 (\generate_clause_modules[7].clauseModule_n_2 ),
        .\implication_variable_id_reg[3]_i_9_1 (\generate_clause_modules[5].clauseModule_n_4 ),
        .\implication_variable_id_reg[3]_i_9_2 (\generate_clause_modules[3].clauseModule_n_2 ),
        .\implication_variable_id_reg[3]_i_9_3 (\generate_clause_modules[1].clauseModule_n_2 ),
        .\implication_variable_id_reg[3]_i_9_4 (\generate_clause_modules[9].clauseModule_n_3 ),
        .\implication_variable_id_reg[4]_0 (implicationSelector_n_562),
        .\implication_variable_id_reg[4]_i_10_0 (\generate_clause_modules[23].clauseModule_n_8 ),
        .\implication_variable_id_reg[4]_i_10_1 (\generate_clause_modules[21].clauseModule_n_7 ),
        .\implication_variable_id_reg[4]_i_10_2 (\generate_clause_modules[19].clauseModule_n_7 ),
        .\implication_variable_id_reg[4]_i_10_3 (\generate_clause_modules[17].clauseModule_n_8 ),
        .\implication_variable_id_reg[4]_i_10_4 (\generate_clause_modules[31].clauseModule_n_6 ),
        .\implication_variable_id_reg[4]_i_10_5 (\generate_clause_modules[29].clauseModule_n_6 ),
        .\implication_variable_id_reg[4]_i_10_6 (\generate_clause_modules[27].clauseModule_n_5 ),
        .\implication_variable_id_reg[4]_i_10_7 (\generate_clause_modules[25].clauseModule_n_5 ),
        .\implication_variable_id_reg[4]_i_12_0 (\generate_clause_modules[15].clauseModule_n_3 ),
        .\implication_variable_id_reg[4]_i_12_1 (\generate_clause_modules[13].clauseModule_n_4 ),
        .\implication_variable_id_reg[4]_i_12_2 (\generate_clause_modules[11].clauseModule_n_4 ),
        .\implication_variable_id_reg[4]_i_12_3 (\generate_clause_modules[23].clauseModule_n_5 ),
        .\implication_variable_id_reg[4]_i_12_4 (\generate_clause_modules[21].clauseModule_n_4 ),
        .\implication_variable_id_reg[4]_i_12_5 (\generate_clause_modules[19].clauseModule_n_4 ),
        .\implication_variable_id_reg[4]_i_12_6 (\generate_clause_modules[25].clauseModule_n_3 ),
        .\implication_variable_id_reg[4]_i_13_0 (\generate_clause_modules[7].clauseModule_n_3 ),
        .\implication_variable_id_reg[4]_i_13_1 (\generate_clause_modules[5].clauseModule_n_5 ),
        .\implication_variable_id_reg[4]_i_13_2 (\generate_clause_modules[3].clauseModule_n_3 ),
        .\implication_variable_id_reg[4]_i_13_3 (\generate_clause_modules[1].clauseModule_n_3 ),
        .\implication_variable_id_reg[4]_i_13_4 (\generate_clause_modules[9].clauseModule_n_4 ),
        .\implication_variable_id_reg[4]_i_34_0 (\generate_clause_modules[3].clauseModule_n_6 ),
        .\implication_variable_id_reg[4]_i_34_1 (\generate_clause_modules[1].clauseModule_n_10 ),
        .implication_variable_ids(implication_variable_ids[4:3]),
        .is_unit(is_unit),
        .s01_axi_aclk(s01_axi_aclk),
        .s01_axi_aresetn(s01_axi_aresetn),
        .s01_axi_aresetn_0(implicationSelector_n_9),
        .s01_axi_aresetn_1(implicationSelector_n_10),
        .s01_axi_aresetn_10(implicationSelector_n_37),
        .s01_axi_aresetn_100(implicationSelector_n_229),
        .s01_axi_aresetn_101(implicationSelector_n_230),
        .s01_axi_aresetn_102(implicationSelector_n_231),
        .s01_axi_aresetn_103(implicationSelector_n_232),
        .s01_axi_aresetn_104(implicationSelector_n_241),
        .s01_axi_aresetn_105(implicationSelector_n_242),
        .s01_axi_aresetn_106(implicationSelector_n_243),
        .s01_axi_aresetn_107(implicationSelector_n_244),
        .s01_axi_aresetn_108(implicationSelector_n_245),
        .s01_axi_aresetn_109(implicationSelector_n_246),
        .s01_axi_aresetn_11(implicationSelector_n_40),
        .s01_axi_aresetn_110(implicationSelector_n_250),
        .s01_axi_aresetn_111(implicationSelector_n_256),
        .s01_axi_aresetn_112(implicationSelector_n_257),
        .s01_axi_aresetn_113(implicationSelector_n_258),
        .s01_axi_aresetn_114(implicationSelector_n_259),
        .s01_axi_aresetn_115(implicationSelector_n_268),
        .s01_axi_aresetn_116(implicationSelector_n_269),
        .s01_axi_aresetn_117(implicationSelector_n_270),
        .s01_axi_aresetn_118(implicationSelector_n_271),
        .s01_axi_aresetn_119(implicationSelector_n_272),
        .s01_axi_aresetn_12(implicationSelector_n_43),
        .s01_axi_aresetn_120(implicationSelector_n_273),
        .s01_axi_aresetn_121(implicationSelector_n_274),
        .s01_axi_aresetn_122(implicationSelector_n_277),
        .s01_axi_aresetn_123(implicationSelector_n_278),
        .s01_axi_aresetn_124(implicationSelector_n_279),
        .s01_axi_aresetn_125(implicationSelector_n_563),
        .s01_axi_aresetn_126(implicationSelector_n_565),
        .s01_axi_aresetn_127(implicationSelector_n_566),
        .s01_axi_aresetn_13(implicationSelector_n_49),
        .s01_axi_aresetn_14(implicationSelector_n_52),
        .s01_axi_aresetn_15(implicationSelector_n_61),
        .s01_axi_aresetn_16(implicationSelector_n_62),
        .s01_axi_aresetn_17(implicationSelector_n_63),
        .s01_axi_aresetn_18(implicationSelector_n_73),
        .s01_axi_aresetn_19(implicationSelector_n_76),
        .s01_axi_aresetn_2(implicationSelector_n_13),
        .s01_axi_aresetn_20(implicationSelector_n_77),
        .s01_axi_aresetn_21(implicationSelector_n_78),
        .s01_axi_aresetn_22(implicationSelector_n_79),
        .s01_axi_aresetn_23(implicationSelector_n_80),
        .s01_axi_aresetn_24(implicationSelector_n_81),
        .s01_axi_aresetn_25(implicationSelector_n_82),
        .s01_axi_aresetn_26(implicationSelector_n_85),
        .s01_axi_aresetn_27(implicationSelector_n_90),
        .s01_axi_aresetn_28(implicationSelector_n_96),
        .s01_axi_aresetn_29(implicationSelector_n_99),
        .s01_axi_aresetn_3(implicationSelector_n_19),
        .s01_axi_aresetn_30(implicationSelector_n_100),
        .s01_axi_aresetn_31(implicationSelector_n_101),
        .s01_axi_aresetn_32(implicationSelector_n_102),
        .s01_axi_aresetn_33(implicationSelector_n_103),
        .s01_axi_aresetn_34(implicationSelector_n_104),
        .s01_axi_aresetn_35(implicationSelector_n_105),
        .s01_axi_aresetn_36(implicationSelector_n_106),
        .s01_axi_aresetn_37(implicationSelector_n_107),
        .s01_axi_aresetn_38(implicationSelector_n_108),
        .s01_axi_aresetn_39(implicationSelector_n_109),
        .s01_axi_aresetn_4(implicationSelector_n_25),
        .s01_axi_aresetn_40(implicationSelector_n_110),
        .s01_axi_aresetn_41(implicationSelector_n_120),
        .s01_axi_aresetn_42(implicationSelector_n_121),
        .s01_axi_aresetn_43(implicationSelector_n_122),
        .s01_axi_aresetn_44(implicationSelector_n_126),
        .s01_axi_aresetn_45(implicationSelector_n_129),
        .s01_axi_aresetn_46(implicationSelector_n_130),
        .s01_axi_aresetn_47(implicationSelector_n_131),
        .s01_axi_aresetn_48(implicationSelector_n_132),
        .s01_axi_aresetn_49(implicationSelector_n_138),
        .s01_axi_aresetn_5(implicationSelector_n_26),
        .s01_axi_aresetn_50(implicationSelector_n_139),
        .s01_axi_aresetn_51(implicationSelector_n_140),
        .s01_axi_aresetn_52(implicationSelector_n_144),
        .s01_axi_aresetn_53(implicationSelector_n_145),
        .s01_axi_aresetn_54(implicationSelector_n_146),
        .s01_axi_aresetn_55(implicationSelector_n_147),
        .s01_axi_aresetn_56(implicationSelector_n_148),
        .s01_axi_aresetn_57(implicationSelector_n_149),
        .s01_axi_aresetn_58(implicationSelector_n_150),
        .s01_axi_aresetn_59(implicationSelector_n_151),
        .s01_axi_aresetn_6(implicationSelector_n_27),
        .s01_axi_aresetn_60(implicationSelector_n_152),
        .s01_axi_aresetn_61(implicationSelector_n_153),
        .s01_axi_aresetn_62(implicationSelector_n_154),
        .s01_axi_aresetn_63(implicationSelector_n_155),
        .s01_axi_aresetn_64(implicationSelector_n_159),
        .s01_axi_aresetn_65(implicationSelector_n_160),
        .s01_axi_aresetn_66(implicationSelector_n_161),
        .s01_axi_aresetn_67(implicationSelector_n_162),
        .s01_axi_aresetn_68(implicationSelector_n_165),
        .s01_axi_aresetn_69(implicationSelector_n_166),
        .s01_axi_aresetn_7(implicationSelector_n_28),
        .s01_axi_aresetn_70(implicationSelector_n_167),
        .s01_axi_aresetn_71(implicationSelector_n_172),
        .s01_axi_aresetn_72(implicationSelector_n_175),
        .s01_axi_aresetn_73(implicationSelector_n_176),
        .s01_axi_aresetn_74(implicationSelector_n_177),
        .s01_axi_aresetn_75(implicationSelector_n_178),
        .s01_axi_aresetn_76(implicationSelector_n_181),
        .s01_axi_aresetn_77(implicationSelector_n_182),
        .s01_axi_aresetn_78(implicationSelector_n_183),
        .s01_axi_aresetn_79(implicationSelector_n_187),
        .s01_axi_aresetn_8(implicationSelector_n_31),
        .s01_axi_aresetn_80(implicationSelector_n_188),
        .s01_axi_aresetn_81(implicationSelector_n_189),
        .s01_axi_aresetn_82(implicationSelector_n_190),
        .s01_axi_aresetn_83(implicationSelector_n_193),
        .s01_axi_aresetn_84(implicationSelector_n_194),
        .s01_axi_aresetn_85(implicationSelector_n_195),
        .s01_axi_aresetn_86(implicationSelector_n_196),
        .s01_axi_aresetn_87(implicationSelector_n_199),
        .s01_axi_aresetn_88(implicationSelector_n_202),
        .s01_axi_aresetn_89(implicationSelector_n_205),
        .s01_axi_aresetn_9(implicationSelector_n_34),
        .s01_axi_aresetn_90(implicationSelector_n_208),
        .s01_axi_aresetn_91(implicationSelector_n_209),
        .s01_axi_aresetn_92(implicationSelector_n_210),
        .s01_axi_aresetn_93(implicationSelector_n_211),
        .s01_axi_aresetn_94(implicationSelector_n_220),
        .s01_axi_aresetn_95(implicationSelector_n_221),
        .s01_axi_aresetn_96(implicationSelector_n_222),
        .s01_axi_aresetn_97(implicationSelector_n_223),
        .s01_axi_aresetn_98(implicationSelector_n_224),
        .s01_axi_aresetn_99(implicationSelector_n_225),
        .state_reg_0(start_implication_finder_reg_n_0),
        .\variable_1_assignment[1]_i_3__43_0 ({\generate_clause_modules[90].clauseModule_n_24 ,\generate_clause_modules[90].clauseModule_n_25 ,\generate_clause_modules[90].clauseModule_n_26 ,\generate_clause_modules[90].clauseModule_n_27 ,\generate_clause_modules[90].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_3__44_0 ({\generate_clause_modules[89].clauseModule_n_24 ,\generate_clause_modules[89].clauseModule_n_25 ,\generate_clause_modules[89].clauseModule_n_26 ,\generate_clause_modules[89].clauseModule_n_27 ,\generate_clause_modules[89].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_3__45_0 ({\generate_clause_modules[88].clauseModule_n_17 ,\generate_clause_modules[88].clauseModule_n_18 ,\generate_clause_modules[88].clauseModule_n_19 ,\generate_clause_modules[88].clauseModule_n_20 ,\generate_clause_modules[88].clauseModule_n_21 }),
        .\variable_1_assignment[1]_i_3__46_0 ({\generate_clause_modules[87].clauseModule_n_22 ,\generate_clause_modules[87].clauseModule_n_23 ,\generate_clause_modules[87].clauseModule_n_24 ,\generate_clause_modules[87].clauseModule_n_25 ,\generate_clause_modules[87].clauseModule_n_26 }),
        .\variable_1_assignment[1]_i_3__47_0 ({\generate_clause_modules[86].clauseModule_n_20 ,\generate_clause_modules[86].clauseModule_n_21 ,\generate_clause_modules[86].clauseModule_n_22 ,\generate_clause_modules[86].clauseModule_n_23 ,\generate_clause_modules[86].clauseModule_n_24 }),
        .\variable_1_assignment[1]_i_3__48_0 ({\generate_clause_modules[85].clauseModule_n_18 ,\generate_clause_modules[85].clauseModule_n_19 ,\generate_clause_modules[85].clauseModule_n_20 ,\generate_clause_modules[85].clauseModule_n_21 ,\generate_clause_modules[85].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_3__50_0 ({\generate_clause_modules[82].clauseModule_n_15 ,\generate_clause_modules[82].clauseModule_n_16 ,\generate_clause_modules[82].clauseModule_n_17 ,\generate_clause_modules[82].clauseModule_n_18 ,\generate_clause_modules[82].clauseModule_n_19 }),
        .\variable_1_assignment[1]_i_3__51_0 ({\generate_clause_modules[79].clauseModule_n_21 ,\generate_clause_modules[79].clauseModule_n_22 ,\generate_clause_modules[79].clauseModule_n_23 ,\generate_clause_modules[79].clauseModule_n_24 ,\generate_clause_modules[79].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_3__52_0 ({\generate_clause_modules[78].clauseModule_n_18 ,\generate_clause_modules[78].clauseModule_n_19 ,\generate_clause_modules[78].clauseModule_n_20 ,\generate_clause_modules[78].clauseModule_n_21 ,\generate_clause_modules[78].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_3__54_0 ({\generate_clause_modules[68].clauseModule_n_15 ,\generate_clause_modules[68].clauseModule_n_16 ,\generate_clause_modules[68].clauseModule_n_17 ,\generate_clause_modules[68].clauseModule_n_18 ,\generate_clause_modules[68].clauseModule_n_19 }),
        .\variable_1_assignment[1]_i_3__55_0 ({\generate_clause_modules[63].clauseModule_n_21 ,\generate_clause_modules[63].clauseModule_n_22 ,\generate_clause_modules[63].clauseModule_n_23 ,\generate_clause_modules[63].clauseModule_n_24 ,\generate_clause_modules[63].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_3__56_0 ({\generate_clause_modules[55].clauseModule_n_19 ,\generate_clause_modules[55].clauseModule_n_20 ,\generate_clause_modules[55].clauseModule_n_21 ,\generate_clause_modules[55].clauseModule_n_22 ,\generate_clause_modules[55].clauseModule_n_23 }),
        .\variable_1_assignment[1]_i_3__57_0 ({\generate_clause_modules[50].clauseModule_n_16 ,\generate_clause_modules[50].clauseModule_n_17 ,\generate_clause_modules[50].clauseModule_n_18 ,\generate_clause_modules[50].clauseModule_n_19 ,\generate_clause_modules[50].clauseModule_n_20 }),
        .\variable_1_assignment[1]_i_3__58_0 ({\generate_clause_modules[48].clauseModule_n_18 ,\generate_clause_modules[48].clauseModule_n_19 ,\generate_clause_modules[48].clauseModule_n_20 ,\generate_clause_modules[48].clauseModule_n_21 ,\generate_clause_modules[48].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_3__59_0 ({\generate_clause_modules[47].clauseModule_n_24 ,\generate_clause_modules[47].clauseModule_n_25 ,\generate_clause_modules[47].clauseModule_n_26 ,\generate_clause_modules[47].clauseModule_n_27 ,\generate_clause_modules[47].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_3__60_0 ({\generate_clause_modules[46].clauseModule_n_18 ,\generate_clause_modules[46].clauseModule_n_19 ,\generate_clause_modules[46].clauseModule_n_20 ,\generate_clause_modules[46].clauseModule_n_21 ,\generate_clause_modules[46].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_3__61_0 ({\generate_clause_modules[45].clauseModule_n_23 ,\generate_clause_modules[45].clauseModule_n_24 ,\generate_clause_modules[45].clauseModule_n_25 ,\generate_clause_modules[45].clauseModule_n_26 ,\generate_clause_modules[45].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_3__63_0 ({\generate_clause_modules[31].clauseModule_n_21 ,\generate_clause_modules[31].clauseModule_n_22 ,\generate_clause_modules[31].clauseModule_n_23 ,\generate_clause_modules[31].clauseModule_n_24 ,\generate_clause_modules[31].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_3__64_0 ({\generate_clause_modules[30].clauseModule_n_20 ,\generate_clause_modules[30].clauseModule_n_21 ,\generate_clause_modules[30].clauseModule_n_22 ,\generate_clause_modules[30].clauseModule_n_23 ,\generate_clause_modules[30].clauseModule_n_24 }),
        .\variable_1_assignment[1]_i_3__65_0 ({\generate_clause_modules[23].clauseModule_n_26 ,\generate_clause_modules[23].clauseModule_n_27 ,\generate_clause_modules[23].clauseModule_n_28 ,\generate_clause_modules[23].clauseModule_n_29 ,\generate_clause_modules[23].clauseModule_n_30 }),
        .\variable_1_assignment[1]_i_3__67_0 ({\generate_clause_modules[20].clauseModule_n_23 ,\generate_clause_modules[20].clauseModule_n_24 ,\generate_clause_modules[20].clauseModule_n_25 ,\generate_clause_modules[20].clauseModule_n_26 ,\generate_clause_modules[20].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_3__68_0 ({\generate_clause_modules[18].clauseModule_n_22 ,\generate_clause_modules[18].clauseModule_n_23 ,\generate_clause_modules[18].clauseModule_n_24 ,\generate_clause_modules[18].clauseModule_n_25 ,\generate_clause_modules[18].clauseModule_n_26 }),
        .\variable_1_assignment[1]_i_3__69_0 ({\generate_clause_modules[17].clauseModule_n_24 ,\generate_clause_modules[17].clauseModule_n_25 ,\generate_clause_modules[17].clauseModule_n_26 ,\generate_clause_modules[17].clauseModule_n_27 ,\generate_clause_modules[17].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_3__70_0 ({\generate_clause_modules[11].clauseModule_n_27 ,\generate_clause_modules[11].clauseModule_n_28 ,\generate_clause_modules[11].clauseModule_n_29 ,\generate_clause_modules[11].clauseModule_n_30 ,\generate_clause_modules[11].clauseModule_n_31 }),
        .\variable_1_assignment[1]_i_3__71_0 ({\generate_clause_modules[10].clauseModule_n_21 ,\generate_clause_modules[10].clauseModule_n_22 ,\generate_clause_modules[10].clauseModule_n_23 ,\generate_clause_modules[10].clauseModule_n_24 ,\generate_clause_modules[10].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_3__72_0 ({\generate_clause_modules[9].clauseModule_n_23 ,\generate_clause_modules[9].clauseModule_n_24 ,\generate_clause_modules[9].clauseModule_n_25 ,\generate_clause_modules[9].clauseModule_n_26 ,\generate_clause_modules[9].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_3__73_0 ({\generate_clause_modules[8].clauseModule_n_23 ,\generate_clause_modules[8].clauseModule_n_24 ,\generate_clause_modules[8].clauseModule_n_25 ,\generate_clause_modules[8].clauseModule_n_26 ,\generate_clause_modules[8].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_3__74_0 ({\generate_clause_modules[4].clauseModule_n_20 ,\generate_clause_modules[4].clauseModule_n_21 ,\generate_clause_modules[4].clauseModule_n_22 ,\generate_clause_modules[4].clauseModule_n_23 ,\generate_clause_modules[4].clauseModule_n_24 }),
        .\variable_1_assignment[1]_i_4_0 ({\generate_clause_modules[84].clauseModule_n_18 ,\generate_clause_modules[84].clauseModule_n_19 ,\generate_clause_modules[84].clauseModule_n_20 ,\generate_clause_modules[84].clauseModule_n_21 ,\generate_clause_modules[84].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_4__11_0 ({\generate_clause_modules[69].clauseModule_n_21 ,\generate_clause_modules[69].clauseModule_n_22 ,\generate_clause_modules[69].clauseModule_n_23 ,\generate_clause_modules[69].clauseModule_n_24 ,\generate_clause_modules[69].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_4__12_0 ({\generate_clause_modules[67].clauseModule_n_19 ,\generate_clause_modules[67].clauseModule_n_20 ,\generate_clause_modules[67].clauseModule_n_21 ,\generate_clause_modules[67].clauseModule_n_22 ,\generate_clause_modules[67].clauseModule_n_23 }),
        .\variable_1_assignment[1]_i_4__13_0 ({\generate_clause_modules[66].clauseModule_n_17 ,\generate_clause_modules[66].clauseModule_n_18 ,\generate_clause_modules[66].clauseModule_n_19 ,\generate_clause_modules[66].clauseModule_n_20 ,\generate_clause_modules[66].clauseModule_n_21 }),
        .\variable_1_assignment[1]_i_4__14_0 ({\generate_clause_modules[65].clauseModule_n_23 ,\generate_clause_modules[65].clauseModule_n_24 ,\generate_clause_modules[65].clauseModule_n_25 ,\generate_clause_modules[65].clauseModule_n_26 ,\generate_clause_modules[65].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_4__15_0 ({\generate_clause_modules[64].clauseModule_n_14 ,\generate_clause_modules[64].clauseModule_n_15 ,\generate_clause_modules[64].clauseModule_n_16 ,\generate_clause_modules[64].clauseModule_n_17 ,\generate_clause_modules[64].clauseModule_n_18 }),
        .\variable_1_assignment[1]_i_4__16_0 ({\generate_clause_modules[62].clauseModule_n_22 ,\generate_clause_modules[62].clauseModule_n_23 ,\generate_clause_modules[62].clauseModule_n_24 ,\generate_clause_modules[62].clauseModule_n_25 ,\generate_clause_modules[62].clauseModule_n_26 }),
        .\variable_1_assignment[1]_i_4__18_0 ({\generate_clause_modules[60].clauseModule_n_17 ,\generate_clause_modules[60].clauseModule_n_18 ,\generate_clause_modules[60].clauseModule_n_19 ,\generate_clause_modules[60].clauseModule_n_20 ,\generate_clause_modules[60].clauseModule_n_21 }),
        .\variable_1_assignment[1]_i_4__19_0 ({\generate_clause_modules[59].clauseModule_n_24 ,\generate_clause_modules[59].clauseModule_n_25 ,\generate_clause_modules[59].clauseModule_n_26 ,\generate_clause_modules[59].clauseModule_n_27 ,\generate_clause_modules[59].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_4__1_0 ({\generate_clause_modules[81].clauseModule_n_21 ,\generate_clause_modules[81].clauseModule_n_22 ,\generate_clause_modules[81].clauseModule_n_23 ,\generate_clause_modules[81].clauseModule_n_24 ,\generate_clause_modules[81].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_4__20_0 ({\generate_clause_modules[58].clauseModule_n_20 ,\generate_clause_modules[58].clauseModule_n_21 ,\generate_clause_modules[58].clauseModule_n_22 ,\generate_clause_modules[58].clauseModule_n_23 ,\generate_clause_modules[58].clauseModule_n_24 }),
        .\variable_1_assignment[1]_i_4__21_0 ({\generate_clause_modules[57].clauseModule_n_21 ,\generate_clause_modules[57].clauseModule_n_22 ,\generate_clause_modules[57].clauseModule_n_23 ,\generate_clause_modules[57].clauseModule_n_24 ,\generate_clause_modules[57].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_4__22_0 ({\generate_clause_modules[56].clauseModule_n_16 ,\generate_clause_modules[56].clauseModule_n_17 ,\generate_clause_modules[56].clauseModule_n_18 ,\generate_clause_modules[56].clauseModule_n_19 ,\generate_clause_modules[56].clauseModule_n_20 }),
        .\variable_1_assignment[1]_i_4__23_0 ({\generate_clause_modules[54].clauseModule_n_19 ,\generate_clause_modules[54].clauseModule_n_20 ,\generate_clause_modules[54].clauseModule_n_21 ,\generate_clause_modules[54].clauseModule_n_22 ,\generate_clause_modules[54].clauseModule_n_23 }),
        .\variable_1_assignment[1]_i_4__24_0 ({\generate_clause_modules[53].clauseModule_n_25 ,\generate_clause_modules[53].clauseModule_n_26 ,\generate_clause_modules[53].clauseModule_n_27 ,\generate_clause_modules[53].clauseModule_n_28 ,\generate_clause_modules[53].clauseModule_n_29 }),
        .\variable_1_assignment[1]_i_4__25_0 ({\generate_clause_modules[52].clauseModule_n_18 ,\generate_clause_modules[52].clauseModule_n_19 ,\generate_clause_modules[52].clauseModule_n_20 ,\generate_clause_modules[52].clauseModule_n_21 ,\generate_clause_modules[52].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_4__26_0 ({\generate_clause_modules[51].clauseModule_n_22 ,\generate_clause_modules[51].clauseModule_n_23 ,\generate_clause_modules[51].clauseModule_n_24 ,\generate_clause_modules[51].clauseModule_n_25 ,\generate_clause_modules[51].clauseModule_n_26 }),
        .\variable_1_assignment[1]_i_4__27_0 ({\generate_clause_modules[49].clauseModule_n_23 ,\generate_clause_modules[49].clauseModule_n_24 ,\generate_clause_modules[49].clauseModule_n_25 ,\generate_clause_modules[49].clauseModule_n_26 ,\generate_clause_modules[49].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_4__28_0 ({\generate_clause_modules[44].clauseModule_n_20 ,\generate_clause_modules[44].clauseModule_n_21 ,\generate_clause_modules[44].clauseModule_n_22 ,\generate_clause_modules[44].clauseModule_n_23 ,\generate_clause_modules[44].clauseModule_n_24 }),
        .\variable_1_assignment[1]_i_4__29_0 ({\generate_clause_modules[43].clauseModule_n_21 ,\generate_clause_modules[43].clauseModule_n_22 ,\generate_clause_modules[43].clauseModule_n_23 ,\generate_clause_modules[43].clauseModule_n_24 ,\generate_clause_modules[43].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_4__2_0 ({\generate_clause_modules[80].clauseModule_n_20 ,\generate_clause_modules[80].clauseModule_n_21 ,\generate_clause_modules[80].clauseModule_n_22 ,\generate_clause_modules[80].clauseModule_n_23 ,\generate_clause_modules[80].clauseModule_n_24 }),
        .\variable_1_assignment[1]_i_4__33_0 ({\generate_clause_modules[39].clauseModule_n_21 ,\generate_clause_modules[39].clauseModule_n_22 ,\generate_clause_modules[39].clauseModule_n_23 ,\generate_clause_modules[39].clauseModule_n_24 ,\generate_clause_modules[39].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_4__34_0 ({\generate_clause_modules[38].clauseModule_n_20 ,\generate_clause_modules[38].clauseModule_n_21 ,\generate_clause_modules[38].clauseModule_n_22 ,\generate_clause_modules[38].clauseModule_n_23 ,\generate_clause_modules[38].clauseModule_n_24 }),
        .\variable_1_assignment[1]_i_4__35_0 ({\generate_clause_modules[37].clauseModule_n_21 ,\generate_clause_modules[37].clauseModule_n_22 ,\generate_clause_modules[37].clauseModule_n_23 ,\generate_clause_modules[37].clauseModule_n_24 ,\generate_clause_modules[37].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_4__36_0 ({\generate_clause_modules[36].clauseModule_n_18 ,\generate_clause_modules[36].clauseModule_n_19 ,\generate_clause_modules[36].clauseModule_n_20 ,\generate_clause_modules[36].clauseModule_n_21 ,\generate_clause_modules[36].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_4__37_0 ({\generate_clause_modules[35].clauseModule_n_24 ,\generate_clause_modules[35].clauseModule_n_25 ,\generate_clause_modules[35].clauseModule_n_26 ,\generate_clause_modules[35].clauseModule_n_27 ,\generate_clause_modules[35].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_4__38_0 ({\generate_clause_modules[34].clauseModule_n_18 ,\generate_clause_modules[34].clauseModule_n_19 ,\generate_clause_modules[34].clauseModule_n_20 ,\generate_clause_modules[34].clauseModule_n_21 ,\generate_clause_modules[34].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_4__39_0 ({\generate_clause_modules[33].clauseModule_n_23 ,\generate_clause_modules[33].clauseModule_n_24 ,\generate_clause_modules[33].clauseModule_n_25 ,\generate_clause_modules[33].clauseModule_n_26 ,\generate_clause_modules[33].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_4__3_0 ({\generate_clause_modules[77].clauseModule_n_24 ,\generate_clause_modules[77].clauseModule_n_25 ,\generate_clause_modules[77].clauseModule_n_26 ,\generate_clause_modules[77].clauseModule_n_27 ,\generate_clause_modules[77].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_4__40_0 ({\generate_clause_modules[32].clauseModule_n_21 ,\generate_clause_modules[32].clauseModule_n_22 ,\generate_clause_modules[32].clauseModule_n_23 ,\generate_clause_modules[32].clauseModule_n_24 ,\generate_clause_modules[32].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_4__41_0 ({\generate_clause_modules[29].clauseModule_n_24 ,\generate_clause_modules[29].clauseModule_n_25 ,\generate_clause_modules[29].clauseModule_n_26 ,\generate_clause_modules[29].clauseModule_n_27 ,\generate_clause_modules[29].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_4__42_0 ({\generate_clause_modules[28].clauseModule_n_18 ,\generate_clause_modules[28].clauseModule_n_19 ,\generate_clause_modules[28].clauseModule_n_20 ,\generate_clause_modules[28].clauseModule_n_21 ,\generate_clause_modules[28].clauseModule_n_22 }),
        .\variable_1_assignment[1]_i_4__43_0 ({\generate_clause_modules[27].clauseModule_n_21 ,\generate_clause_modules[27].clauseModule_n_22 ,\generate_clause_modules[27].clauseModule_n_23 ,\generate_clause_modules[27].clauseModule_n_24 ,\generate_clause_modules[27].clauseModule_n_25 }),
        .\variable_1_assignment[1]_i_4__44_0 ({\generate_clause_modules[26].clauseModule_n_19 ,\generate_clause_modules[26].clauseModule_n_20 ,\generate_clause_modules[26].clauseModule_n_21 ,\generate_clause_modules[26].clauseModule_n_22 ,\generate_clause_modules[26].clauseModule_n_23 }),
        .\variable_1_assignment[1]_i_4__46_0 ({\generate_clause_modules[24].clauseModule_n_22 ,\generate_clause_modules[24].clauseModule_n_23 ,\generate_clause_modules[24].clauseModule_n_24 ,\generate_clause_modules[24].clauseModule_n_25 ,\generate_clause_modules[24].clauseModule_n_26 }),
        .\variable_1_assignment[1]_i_4__48_0 ({\generate_clause_modules[21].clauseModule_n_24 ,\generate_clause_modules[21].clauseModule_n_25 ,\generate_clause_modules[21].clauseModule_n_26 ,\generate_clause_modules[21].clauseModule_n_27 ,\generate_clause_modules[21].clauseModule_n_28 }),
        .\variable_1_assignment[1]_i_4__49_0 ({\generate_clause_modules[19].clauseModule_n_25 ,\generate_clause_modules[19].clauseModule_n_26 ,\generate_clause_modules[19].clauseModule_n_27 ,\generate_clause_modules[19].clauseModule_n_28 ,\generate_clause_modules[19].clauseModule_n_29 }),
        .\variable_1_assignment[1]_i_4__4_0 ({\generate_clause_modules[76].clauseModule_n_14 ,\generate_clause_modules[76].clauseModule_n_15 ,\generate_clause_modules[76].clauseModule_n_16 ,\generate_clause_modules[76].clauseModule_n_17 ,\generate_clause_modules[76].clauseModule_n_18 }),
        .\variable_1_assignment[1]_i_4__50_0 ({\generate_clause_modules[16].clauseModule_n_19 ,\generate_clause_modules[16].clauseModule_n_20 ,\generate_clause_modules[16].clauseModule_n_21 ,\generate_clause_modules[16].clauseModule_n_22 ,\generate_clause_modules[16].clauseModule_n_23 }),
        .\variable_1_assignment[1]_i_4__51_0 ({\generate_clause_modules[15].clauseModule_n_23 ,\generate_clause_modules[15].clauseModule_n_24 ,\generate_clause_modules[15].clauseModule_n_25 ,\generate_clause_modules[15].clauseModule_n_26 ,\generate_clause_modules[15].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_4__52_0 ({\generate_clause_modules[14].clauseModule_n_23 ,\generate_clause_modules[14].clauseModule_n_24 ,\generate_clause_modules[14].clauseModule_n_25 ,\generate_clause_modules[14].clauseModule_n_26 ,\generate_clause_modules[14].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_4__53_0 ({\generate_clause_modules[13].clauseModule_n_25 ,\generate_clause_modules[13].clauseModule_n_26 ,\generate_clause_modules[13].clauseModule_n_27 ,\generate_clause_modules[13].clauseModule_n_28 ,\generate_clause_modules[13].clauseModule_n_29 }),
        .\variable_1_assignment[1]_i_4__54_0 ({\generate_clause_modules[12].clauseModule_n_23 ,\generate_clause_modules[12].clauseModule_n_24 ,\generate_clause_modules[12].clauseModule_n_25 ,\generate_clause_modules[12].clauseModule_n_26 ,\generate_clause_modules[12].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_4__55_0 ({\generate_clause_modules[7].clauseModule_n_26 ,\generate_clause_modules[7].clauseModule_n_27 ,\generate_clause_modules[7].clauseModule_n_28 ,\generate_clause_modules[7].clauseModule_n_29 ,\generate_clause_modules[7].clauseModule_n_30 }),
        .\variable_1_assignment[1]_i_4__56_0 ({\generate_clause_modules[6].clauseModule_n_20 ,\generate_clause_modules[6].clauseModule_n_21 ,\generate_clause_modules[6].clauseModule_n_22 ,\generate_clause_modules[6].clauseModule_n_23 ,\generate_clause_modules[6].clauseModule_n_24 }),
        .\variable_1_assignment[1]_i_4__57_0 ({\generate_clause_modules[5].clauseModule_n_26 ,\generate_clause_modules[5].clauseModule_n_27 ,\generate_clause_modules[5].clauseModule_n_28 ,\generate_clause_modules[5].clauseModule_n_29 ,\generate_clause_modules[5].clauseModule_n_30 }),
        .\variable_1_assignment[1]_i_4__58_0 ({\generate_clause_modules[3].clauseModule_n_23 ,\generate_clause_modules[3].clauseModule_n_24 ,\generate_clause_modules[3].clauseModule_n_25 ,\generate_clause_modules[3].clauseModule_n_26 ,\generate_clause_modules[3].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_4__59_0 ({\generate_clause_modules[2].clauseModule_n_23 ,\generate_clause_modules[2].clauseModule_n_24 ,\generate_clause_modules[2].clauseModule_n_25 ,\generate_clause_modules[2].clauseModule_n_26 ,\generate_clause_modules[2].clauseModule_n_27 }),
        .\variable_1_assignment[1]_i_4__5_0 ({\generate_clause_modules[75].clauseModule_n_22 ,\generate_clause_modules[75].clauseModule_n_23 ,\generate_clause_modules[75].clauseModule_n_24 ,\generate_clause_modules[75].clauseModule_n_25 ,\generate_clause_modules[75].clauseModule_n_26 }),
        .\variable_1_assignment[1]_i_4__60_0 ({\generate_clause_modules[0].clauseModule_n_17 ,\generate_clause_modules[0].clauseModule_n_18 ,\generate_clause_modules[0].clauseModule_n_19 ,\generate_clause_modules[0].clauseModule_n_20 ,\generate_clause_modules[0].clauseModule_n_21 }),
        .\variable_1_assignment[1]_i_4__7_0 ({\generate_clause_modules[73].clauseModule_n_19 ,\generate_clause_modules[73].clauseModule_n_20 ,\generate_clause_modules[73].clauseModule_n_21 ,\generate_clause_modules[73].clauseModule_n_22 ,\generate_clause_modules[73].clauseModule_n_23 }),
        .\variable_1_assignment[1]_i_4__9_0 ({\generate_clause_modules[71].clauseModule_n_25 ,\generate_clause_modules[71].clauseModule_n_26 ,\generate_clause_modules[71].clauseModule_n_27 ,\generate_clause_modules[71].clauseModule_n_28 ,\generate_clause_modules[71].clauseModule_n_29 }),
        .\variable_1_assignment[1]_i_5__6_0 ({\generate_clause_modules[1].clauseModule_n_21 ,\generate_clause_modules[1].clauseModule_n_22 ,\generate_clause_modules[1].clauseModule_n_23 ,\generate_clause_modules[1].clauseModule_n_24 ,\generate_clause_modules[1].clauseModule_n_25 }),
        .\variable_1_assignment_reg[0] (\generate_clause_modules[5].clauseModule_n_10 ),
        .\variable_1_assignment_reg[0]_0 (\generate_clause_modules[90].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_1 (\generate_clause_modules[89].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_10 (\generate_clause_modules[80].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_11 (\generate_clause_modules[79].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_12 (\generate_clause_modules[78].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_13 (\generate_clause_modules[77].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_14 (\generate_clause_modules[76].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_15 (\generate_clause_modules[75].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_16 (\generate_clause_modules[74].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_17 (\generate_clause_modules[73].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_18 (\generate_clause_modules[72].clauseModule_n_26 ),
        .\variable_1_assignment_reg[0]_19 (\generate_clause_modules[71].clauseModule_n_13 ),
        .\variable_1_assignment_reg[0]_2 (\generate_clause_modules[88].clauseModule_n_6 ),
        .\variable_1_assignment_reg[0]_20 (\generate_clause_modules[70].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_21 (\generate_clause_modules[69].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_22 (\generate_clause_modules[68].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_23 (\generate_clause_modules[67].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_24 (\generate_clause_modules[66].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_25 (\generate_clause_modules[65].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_26 (\generate_clause_modules[64].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_27 (\generate_clause_modules[63].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_28 (\generate_clause_modules[62].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_29 (\generate_clause_modules[61].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_3 (\generate_clause_modules[87].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_30 (\generate_clause_modules[60].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_31 (\generate_clause_modules[59].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_32 (\generate_clause_modules[58].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_33 (\generate_clause_modules[57].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_34 (\generate_clause_modules[56].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_35 (\generate_clause_modules[55].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_36 (\generate_clause_modules[54].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_37 (\generate_clause_modules[53].clauseModule_n_13 ),
        .\variable_1_assignment_reg[0]_38 (\generate_clause_modules[52].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_39 (\generate_clause_modules[51].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_4 (\generate_clause_modules[86].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_40 (\generate_clause_modules[50].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_41 (\generate_clause_modules[49].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_42 (\generate_clause_modules[48].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_43 (\generate_clause_modules[47].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_44 (\generate_clause_modules[46].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_45 (\generate_clause_modules[45].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_46 (\generate_clause_modules[44].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_47 (\generate_clause_modules[43].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_48 (\generate_clause_modules[42].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_49 (\generate_clause_modules[41].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_5 (\generate_clause_modules[85].clauseModule_n_26 ),
        .\variable_1_assignment_reg[0]_50 (\generate_clause_modules[40].clauseModule_n_6 ),
        .\variable_1_assignment_reg[0]_51 (\generate_clause_modules[39].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_52 (\generate_clause_modules[38].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_53 (\generate_clause_modules[37].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_54 (\generate_clause_modules[36].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_55 (\generate_clause_modules[35].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_56 (\generate_clause_modules[34].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_57 (\generate_clause_modules[33].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_58 (\generate_clause_modules[32].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_59 (\generate_clause_modules[31].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_6 (\generate_clause_modules[84].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_60 (\generate_clause_modules[30].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_61 (\generate_clause_modules[29].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_62 (\generate_clause_modules[28].clauseModule_n_5 ),
        .\variable_1_assignment_reg[0]_63 (\generate_clause_modules[27].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_64 (\generate_clause_modules[26].clauseModule_n_6 ),
        .\variable_1_assignment_reg[0]_65 (\generate_clause_modules[25].clauseModule_n_26 ),
        .\variable_1_assignment_reg[0]_66 (\generate_clause_modules[24].clauseModule_n_32 ),
        .\variable_1_assignment_reg[0]_67 (\generate_clause_modules[23].clauseModule_n_14 ),
        .\variable_1_assignment_reg[0]_68 (\generate_clause_modules[22].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_69 (\generate_clause_modules[21].clauseModule_n_30 ),
        .\variable_1_assignment_reg[0]_7 (\generate_clause_modules[83].clauseModule_n_12 ),
        .\variable_1_assignment_reg[0]_70 (\generate_clause_modules[20].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_71 (\generate_clause_modules[19].clauseModule_n_13 ),
        .\variable_1_assignment_reg[0]_72 (\generate_clause_modules[18].clauseModule_n_30 ),
        .\variable_1_assignment_reg[0]_73 (\generate_clause_modules[17].clauseModule_n_14 ),
        .\variable_1_assignment_reg[0]_74 (\generate_clause_modules[16].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_75 (\generate_clause_modules[15].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_76 (\generate_clause_modules[14].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_77 (\generate_clause_modules[13].clauseModule_n_13 ),
        .\variable_1_assignment_reg[0]_78 (\generate_clause_modules[12].clauseModule_n_31 ),
        .\variable_1_assignment_reg[0]_79 (\generate_clause_modules[11].clauseModule_n_17 ),
        .\variable_1_assignment_reg[0]_8 (\generate_clause_modules[82].clauseModule_n_7 ),
        .\variable_1_assignment_reg[0]_80 (\generate_clause_modules[10].clauseModule_n_9 ),
        .\variable_1_assignment_reg[0]_81 (\generate_clause_modules[9].clauseModule_n_29 ),
        .\variable_1_assignment_reg[0]_82 (\generate_clause_modules[8].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_83 (\generate_clause_modules[7].clauseModule_n_14 ),
        .\variable_1_assignment_reg[0]_84 (\generate_clause_modules[6].clauseModule_n_30 ),
        .\variable_1_assignment_reg[0]_85 (\generate_clause_modules[5].clauseModule_n_14 ),
        .\variable_1_assignment_reg[0]_86 (\generate_clause_modules[4].clauseModule_n_28 ),
        .\variable_1_assignment_reg[0]_87 (\generate_clause_modules[3].clauseModule_n_31 ),
        .\variable_1_assignment_reg[0]_88 (\generate_clause_modules[2].clauseModule_n_11 ),
        .\variable_1_assignment_reg[0]_89 (\generate_clause_modules[1].clauseModule_n_8 ),
        .\variable_1_assignment_reg[0]_9 (\generate_clause_modules[81].clauseModule_n_27 ),
        .\variable_1_assignment_reg[0]_90 (\generate_clause_modules[0].clauseModule_n_27 ),
        .\variable_2_assignment[1]_i_2__11_0 ({\generate_clause_modules[14].clauseModule_n_13 ,\generate_clause_modules[14].clauseModule_n_14 ,\generate_clause_modules[14].clauseModule_n_15 ,\generate_clause_modules[14].clauseModule_n_16 ,\generate_clause_modules[14].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_2__18_0 ({\generate_clause_modules[22].clauseModule_n_21 ,\generate_clause_modules[22].clauseModule_n_22 ,\generate_clause_modules[22].clauseModule_n_23 ,\generate_clause_modules[22].clauseModule_n_24 ,\generate_clause_modules[22].clauseModule_n_25 }),
        .\variable_2_assignment[1]_i_2__25_0 ({\generate_clause_modules[61].clauseModule_n_24 ,\generate_clause_modules[61].clauseModule_n_25 ,\generate_clause_modules[61].clauseModule_n_26 ,\generate_clause_modules[61].clauseModule_n_27 ,\generate_clause_modules[61].clauseModule_n_28 }),
        .\variable_2_assignment[1]_i_2__3_0 ({\generate_clause_modules[80].clauseModule_n_10 ,\generate_clause_modules[80].clauseModule_n_11 ,\generate_clause_modules[80].clauseModule_n_12 ,\generate_clause_modules[80].clauseModule_n_13 ,\generate_clause_modules[80].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3_0 ({\generate_clause_modules[90].clauseModule_n_19 ,\generate_clause_modules[90].clauseModule_n_20 ,\generate_clause_modules[90].clauseModule_n_21 ,\generate_clause_modules[90].clauseModule_n_22 ,\generate_clause_modules[90].clauseModule_n_23 }),
        .\variable_2_assignment[1]_i_3__10_0 ({\generate_clause_modules[79].clauseModule_n_13 ,\generate_clause_modules[79].clauseModule_n_14 ,\generate_clause_modules[79].clauseModule_n_15 ,\generate_clause_modules[79].clauseModule_n_16 ,\generate_clause_modules[79].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__11_0 ({\generate_clause_modules[78].clauseModule_n_8 ,\generate_clause_modules[78].clauseModule_n_9 ,\generate_clause_modules[78].clauseModule_n_10 ,\generate_clause_modules[78].clauseModule_n_11 ,\generate_clause_modules[78].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__12_0 ({\generate_clause_modules[77].clauseModule_n_14 ,\generate_clause_modules[77].clauseModule_n_15 ,\generate_clause_modules[77].clauseModule_n_16 ,\generate_clause_modules[77].clauseModule_n_17 ,\generate_clause_modules[77].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__13_0 ({\generate_clause_modules[76].clauseModule_n_4 ,\generate_clause_modules[76].clauseModule_n_5 ,\generate_clause_modules[76].clauseModule_n_6 ,\generate_clause_modules[76].clauseModule_n_7 ,\generate_clause_modules[76].clauseModule_n_8 }),
        .\variable_2_assignment[1]_i_3__14_0 ({\generate_clause_modules[75].clauseModule_n_12 ,\generate_clause_modules[75].clauseModule_n_13 ,\generate_clause_modules[75].clauseModule_n_14 ,\generate_clause_modules[75].clauseModule_n_15 ,\generate_clause_modules[75].clauseModule_n_16 }),
        .\variable_2_assignment[1]_i_3__15_0 ({\generate_clause_modules[74].clauseModule_n_10 ,\generate_clause_modules[74].clauseModule_n_11 ,\generate_clause_modules[74].clauseModule_n_12 ,\generate_clause_modules[74].clauseModule_n_13 ,\generate_clause_modules[74].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__16_0 ({\generate_clause_modules[73].clauseModule_n_9 ,\generate_clause_modules[73].clauseModule_n_10 ,\generate_clause_modules[73].clauseModule_n_11 ,\generate_clause_modules[73].clauseModule_n_12 ,\generate_clause_modules[73].clauseModule_n_13 }),
        .\variable_2_assignment[1]_i_3__17_0 ({\generate_clause_modules[72].clauseModule_n_8 ,\generate_clause_modules[72].clauseModule_n_9 ,\generate_clause_modules[72].clauseModule_n_10 ,\generate_clause_modules[72].clauseModule_n_11 ,\generate_clause_modules[72].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__18_0 ({\generate_clause_modules[71].clauseModule_n_15 ,\generate_clause_modules[71].clauseModule_n_16 ,\generate_clause_modules[71].clauseModule_n_17 ,\generate_clause_modules[71].clauseModule_n_18 ,\generate_clause_modules[71].clauseModule_n_19 }),
        .\variable_2_assignment[1]_i_3__19_0 ({\generate_clause_modules[70].clauseModule_n_8 ,\generate_clause_modules[70].clauseModule_n_9 ,\generate_clause_modules[70].clauseModule_n_10 ,\generate_clause_modules[70].clauseModule_n_11 ,\generate_clause_modules[70].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__1_0 ({\generate_clause_modules[88].clauseModule_n_9 ,\generate_clause_modules[88].clauseModule_n_10 ,\generate_clause_modules[88].clauseModule_n_11 ,\generate_clause_modules[88].clauseModule_n_12 ,\generate_clause_modules[88].clauseModule_n_13 }),
        .\variable_2_assignment[1]_i_3__20_0 ({\generate_clause_modules[69].clauseModule_n_11 ,\generate_clause_modules[69].clauseModule_n_12 ,\generate_clause_modules[69].clauseModule_n_13 ,\generate_clause_modules[69].clauseModule_n_14 ,\generate_clause_modules[69].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__21_0 ({\generate_clause_modules[68].clauseModule_n_10 ,\generate_clause_modules[68].clauseModule_n_11 ,\generate_clause_modules[68].clauseModule_n_12 ,\generate_clause_modules[68].clauseModule_n_13 ,\generate_clause_modules[68].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__22_0 ({\generate_clause_modules[67].clauseModule_n_9 ,\generate_clause_modules[67].clauseModule_n_10 ,\generate_clause_modules[67].clauseModule_n_11 ,\generate_clause_modules[67].clauseModule_n_12 ,\generate_clause_modules[67].clauseModule_n_13 }),
        .\variable_2_assignment[1]_i_3__23_0 ({\generate_clause_modules[66].clauseModule_n_7 ,\generate_clause_modules[66].clauseModule_n_8 ,\generate_clause_modules[66].clauseModule_n_9 ,\generate_clause_modules[66].clauseModule_n_10 ,\generate_clause_modules[66].clauseModule_n_11 }),
        .\variable_2_assignment[1]_i_3__24_0 ({\generate_clause_modules[65].clauseModule_n_13 ,\generate_clause_modules[65].clauseModule_n_14 ,\generate_clause_modules[65].clauseModule_n_15 ,\generate_clause_modules[65].clauseModule_n_16 ,\generate_clause_modules[65].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__25_0 ({\generate_clause_modules[64].clauseModule_n_4 ,\generate_clause_modules[64].clauseModule_n_5 ,\generate_clause_modules[64].clauseModule_n_6 ,\generate_clause_modules[64].clauseModule_n_7 ,\generate_clause_modules[64].clauseModule_n_8 }),
        .\variable_2_assignment[1]_i_3__27_0 ({\generate_clause_modules[62].clauseModule_n_12 ,\generate_clause_modules[62].clauseModule_n_13 ,\generate_clause_modules[62].clauseModule_n_14 ,\generate_clause_modules[62].clauseModule_n_15 ,\generate_clause_modules[62].clauseModule_n_16 }),
        .\variable_2_assignment[1]_i_3__28_0 ({\generate_clause_modules[61].clauseModule_n_14 ,\generate_clause_modules[61].clauseModule_n_15 ,\generate_clause_modules[61].clauseModule_n_16 ,\generate_clause_modules[61].clauseModule_n_17 ,\generate_clause_modules[61].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__29_0 ({\generate_clause_modules[60].clauseModule_n_7 ,\generate_clause_modules[60].clauseModule_n_8 ,\generate_clause_modules[60].clauseModule_n_9 ,\generate_clause_modules[60].clauseModule_n_10 ,\generate_clause_modules[60].clauseModule_n_11 }),
        .\variable_2_assignment[1]_i_3__2_0 ({\generate_clause_modules[87].clauseModule_n_12 ,\generate_clause_modules[87].clauseModule_n_13 ,\generate_clause_modules[87].clauseModule_n_14 ,\generate_clause_modules[87].clauseModule_n_15 ,\generate_clause_modules[87].clauseModule_n_16 }),
        .\variable_2_assignment[1]_i_3__30_0 ({\generate_clause_modules[59].clauseModule_n_14 ,\generate_clause_modules[59].clauseModule_n_15 ,\generate_clause_modules[59].clauseModule_n_16 ,\generate_clause_modules[59].clauseModule_n_17 ,\generate_clause_modules[59].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__31_0 ({\generate_clause_modules[58].clauseModule_n_10 ,\generate_clause_modules[58].clauseModule_n_11 ,\generate_clause_modules[58].clauseModule_n_12 ,\generate_clause_modules[58].clauseModule_n_13 ,\generate_clause_modules[58].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__32_0 ({\generate_clause_modules[57].clauseModule_n_13 ,\generate_clause_modules[57].clauseModule_n_14 ,\generate_clause_modules[57].clauseModule_n_15 ,\generate_clause_modules[57].clauseModule_n_16 ,\generate_clause_modules[57].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__33_0 ({\generate_clause_modules[56].clauseModule_n_11 ,\generate_clause_modules[56].clauseModule_n_12 ,\generate_clause_modules[56].clauseModule_n_13 ,\generate_clause_modules[56].clauseModule_n_14 ,\generate_clause_modules[56].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__35_0 ({\generate_clause_modules[54].clauseModule_n_9 ,\generate_clause_modules[54].clauseModule_n_10 ,\generate_clause_modules[54].clauseModule_n_11 ,\generate_clause_modules[54].clauseModule_n_12 ,\generate_clause_modules[54].clauseModule_n_13 }),
        .\variable_2_assignment[1]_i_3__36_0 ({\generate_clause_modules[53].clauseModule_n_15 ,\generate_clause_modules[53].clauseModule_n_16 ,\generate_clause_modules[53].clauseModule_n_17 ,\generate_clause_modules[53].clauseModule_n_18 ,\generate_clause_modules[53].clauseModule_n_19 }),
        .\variable_2_assignment[1]_i_3__37_0 ({\generate_clause_modules[52].clauseModule_n_8 ,\generate_clause_modules[52].clauseModule_n_9 ,\generate_clause_modules[52].clauseModule_n_10 ,\generate_clause_modules[52].clauseModule_n_11 ,\generate_clause_modules[52].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__38_0 ({\generate_clause_modules[51].clauseModule_n_12 ,\generate_clause_modules[51].clauseModule_n_13 ,\generate_clause_modules[51].clauseModule_n_14 ,\generate_clause_modules[51].clauseModule_n_15 ,\generate_clause_modules[51].clauseModule_n_16 }),
        .\variable_2_assignment[1]_i_3__39_0 ({\generate_clause_modules[50].clauseModule_n_11 ,\generate_clause_modules[50].clauseModule_n_12 ,\generate_clause_modules[50].clauseModule_n_13 ,\generate_clause_modules[50].clauseModule_n_14 ,\generate_clause_modules[50].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__3_0 ({\generate_clause_modules[86].clauseModule_n_10 ,\generate_clause_modules[86].clauseModule_n_11 ,\generate_clause_modules[86].clauseModule_n_12 ,\generate_clause_modules[86].clauseModule_n_13 ,\generate_clause_modules[86].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__42_0 ({\generate_clause_modules[47].clauseModule_n_14 ,\generate_clause_modules[47].clauseModule_n_15 ,\generate_clause_modules[47].clauseModule_n_16 ,\generate_clause_modules[47].clauseModule_n_17 ,\generate_clause_modules[47].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__43_0 ({\generate_clause_modules[46].clauseModule_n_8 ,\generate_clause_modules[46].clauseModule_n_9 ,\generate_clause_modules[46].clauseModule_n_10 ,\generate_clause_modules[46].clauseModule_n_11 ,\generate_clause_modules[46].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__44_0 ({\generate_clause_modules[45].clauseModule_n_13 ,\generate_clause_modules[45].clauseModule_n_14 ,\generate_clause_modules[45].clauseModule_n_15 ,\generate_clause_modules[45].clauseModule_n_16 ,\generate_clause_modules[45].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__45_0 ({\generate_clause_modules[44].clauseModule_n_10 ,\generate_clause_modules[44].clauseModule_n_11 ,\generate_clause_modules[44].clauseModule_n_12 ,\generate_clause_modules[44].clauseModule_n_13 ,\generate_clause_modules[44].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__46_0 ({\generate_clause_modules[43].clauseModule_n_11 ,\generate_clause_modules[43].clauseModule_n_12 ,\generate_clause_modules[43].clauseModule_n_13 ,\generate_clause_modules[43].clauseModule_n_14 ,\generate_clause_modules[43].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__47_0 ({\generate_clause_modules[42].clauseModule_n_7 ,\generate_clause_modules[42].clauseModule_n_8 ,\generate_clause_modules[42].clauseModule_n_9 ,\generate_clause_modules[42].clauseModule_n_10 ,\generate_clause_modules[42].clauseModule_n_11 }),
        .\variable_2_assignment[1]_i_3__48_0 ({\generate_clause_modules[41].clauseModule_n_14 ,\generate_clause_modules[41].clauseModule_n_15 ,\generate_clause_modules[41].clauseModule_n_16 ,\generate_clause_modules[41].clauseModule_n_17 ,\generate_clause_modules[41].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__49_0 ({\generate_clause_modules[40].clauseModule_n_9 ,\generate_clause_modules[40].clauseModule_n_10 ,\generate_clause_modules[40].clauseModule_n_11 ,\generate_clause_modules[40].clauseModule_n_12 ,\generate_clause_modules[40].clauseModule_n_13 }),
        .\variable_2_assignment[1]_i_3__4_0 ({\generate_clause_modules[85].clauseModule_n_10 ,\generate_clause_modules[85].clauseModule_n_11 ,\generate_clause_modules[85].clauseModule_n_12 ,\generate_clause_modules[85].clauseModule_n_13 ,\generate_clause_modules[85].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__50_0 ({\generate_clause_modules[39].clauseModule_n_11 ,\generate_clause_modules[39].clauseModule_n_12 ,\generate_clause_modules[39].clauseModule_n_13 ,\generate_clause_modules[39].clauseModule_n_14 ,\generate_clause_modules[39].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__51_0 ({\generate_clause_modules[38].clauseModule_n_10 ,\generate_clause_modules[38].clauseModule_n_11 ,\generate_clause_modules[38].clauseModule_n_12 ,\generate_clause_modules[38].clauseModule_n_13 ,\generate_clause_modules[38].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__52_0 ({\generate_clause_modules[37].clauseModule_n_13 ,\generate_clause_modules[37].clauseModule_n_14 ,\generate_clause_modules[37].clauseModule_n_15 ,\generate_clause_modules[37].clauseModule_n_16 ,\generate_clause_modules[37].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__53_0 ({\generate_clause_modules[36].clauseModule_n_8 ,\generate_clause_modules[36].clauseModule_n_9 ,\generate_clause_modules[36].clauseModule_n_10 ,\generate_clause_modules[36].clauseModule_n_11 ,\generate_clause_modules[36].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__54_0 ({\generate_clause_modules[35].clauseModule_n_14 ,\generate_clause_modules[35].clauseModule_n_15 ,\generate_clause_modules[35].clauseModule_n_16 ,\generate_clause_modules[35].clauseModule_n_17 ,\generate_clause_modules[35].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__55_0 ({\generate_clause_modules[34].clauseModule_n_8 ,\generate_clause_modules[34].clauseModule_n_9 ,\generate_clause_modules[34].clauseModule_n_10 ,\generate_clause_modules[34].clauseModule_n_11 ,\generate_clause_modules[34].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__56_0 ({\generate_clause_modules[33].clauseModule_n_13 ,\generate_clause_modules[33].clauseModule_n_14 ,\generate_clause_modules[33].clauseModule_n_15 ,\generate_clause_modules[33].clauseModule_n_16 ,\generate_clause_modules[33].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__57_0 ({\generate_clause_modules[32].clauseModule_n_11 ,\generate_clause_modules[32].clauseModule_n_12 ,\generate_clause_modules[32].clauseModule_n_13 ,\generate_clause_modules[32].clauseModule_n_14 ,\generate_clause_modules[32].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__59_0 ({\generate_clause_modules[30].clauseModule_n_10 ,\generate_clause_modules[30].clauseModule_n_11 ,\generate_clause_modules[30].clauseModule_n_12 ,\generate_clause_modules[30].clauseModule_n_13 ,\generate_clause_modules[30].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__5_0 ({\generate_clause_modules[84].clauseModule_n_8 ,\generate_clause_modules[84].clauseModule_n_9 ,\generate_clause_modules[84].clauseModule_n_10 ,\generate_clause_modules[84].clauseModule_n_11 ,\generate_clause_modules[84].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__60_0 ({\generate_clause_modules[29].clauseModule_n_14 ,\generate_clause_modules[29].clauseModule_n_15 ,\generate_clause_modules[29].clauseModule_n_16 ,\generate_clause_modules[29].clauseModule_n_17 ,\generate_clause_modules[29].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__61_0 ({\generate_clause_modules[28].clauseModule_n_8 ,\generate_clause_modules[28].clauseModule_n_9 ,\generate_clause_modules[28].clauseModule_n_10 ,\generate_clause_modules[28].clauseModule_n_11 ,\generate_clause_modules[28].clauseModule_n_12 }),
        .\variable_2_assignment[1]_i_3__62_0 ({\generate_clause_modules[27].clauseModule_n_11 ,\generate_clause_modules[27].clauseModule_n_12 ,\generate_clause_modules[27].clauseModule_n_13 ,\generate_clause_modules[27].clauseModule_n_14 ,\generate_clause_modules[27].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__63_0 ({\generate_clause_modules[26].clauseModule_n_9 ,\generate_clause_modules[26].clauseModule_n_10 ,\generate_clause_modules[26].clauseModule_n_11 ,\generate_clause_modules[26].clauseModule_n_12 ,\generate_clause_modules[26].clauseModule_n_13 }),
        .\variable_2_assignment[1]_i_3__64_0 ({\generate_clause_modules[25].clauseModule_n_10 ,\generate_clause_modules[25].clauseModule_n_11 ,\generate_clause_modules[25].clauseModule_n_12 ,\generate_clause_modules[25].clauseModule_n_13 ,\generate_clause_modules[25].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__65_0 ({\generate_clause_modules[24].clauseModule_n_14 ,\generate_clause_modules[24].clauseModule_n_15 ,\generate_clause_modules[24].clauseModule_n_16 ,\generate_clause_modules[24].clauseModule_n_17 ,\generate_clause_modules[24].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__66_0 ({\generate_clause_modules[23].clauseModule_n_16 ,\generate_clause_modules[23].clauseModule_n_17 ,\generate_clause_modules[23].clauseModule_n_18 ,\generate_clause_modules[23].clauseModule_n_19 ,\generate_clause_modules[23].clauseModule_n_20 }),
        .\variable_2_assignment[1]_i_3__67_0 ({\generate_clause_modules[22].clauseModule_n_11 ,\generate_clause_modules[22].clauseModule_n_12 ,\generate_clause_modules[22].clauseModule_n_13 ,\generate_clause_modules[22].clauseModule_n_14 ,\generate_clause_modules[22].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__68_0 ({\generate_clause_modules[21].clauseModule_n_14 ,\generate_clause_modules[21].clauseModule_n_15 ,\generate_clause_modules[21].clauseModule_n_16 ,\generate_clause_modules[21].clauseModule_n_17 ,\generate_clause_modules[21].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__69_0 ({\generate_clause_modules[20].clauseModule_n_13 ,\generate_clause_modules[20].clauseModule_n_14 ,\generate_clause_modules[20].clauseModule_n_15 ,\generate_clause_modules[20].clauseModule_n_16 ,\generate_clause_modules[20].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__6_0 ({\generate_clause_modules[83].clauseModule_n_14 ,\generate_clause_modules[83].clauseModule_n_15 ,\generate_clause_modules[83].clauseModule_n_16 ,\generate_clause_modules[83].clauseModule_n_17 ,\generate_clause_modules[83].clauseModule_n_18 }),
        .\variable_2_assignment[1]_i_3__70_0 ({\generate_clause_modules[19].clauseModule_n_15 ,\generate_clause_modules[19].clauseModule_n_16 ,\generate_clause_modules[19].clauseModule_n_17 ,\generate_clause_modules[19].clauseModule_n_18 ,\generate_clause_modules[19].clauseModule_n_19 }),
        .\variable_2_assignment[1]_i_3__71_0 ({\generate_clause_modules[18].clauseModule_n_12 ,\generate_clause_modules[18].clauseModule_n_13 ,\generate_clause_modules[18].clauseModule_n_14 ,\generate_clause_modules[18].clauseModule_n_15 ,\generate_clause_modules[18].clauseModule_n_16 }),
        .\variable_2_assignment[1]_i_3__72_0 ({\generate_clause_modules[17].clauseModule_n_16 ,\generate_clause_modules[17].clauseModule_n_17 ,\generate_clause_modules[17].clauseModule_n_18 ,\generate_clause_modules[17].clauseModule_n_19 ,\generate_clause_modules[17].clauseModule_n_20 }),
        .\variable_2_assignment[1]_i_3__73_0 ({\generate_clause_modules[16].clauseModule_n_9 ,\generate_clause_modules[16].clauseModule_n_10 ,\generate_clause_modules[16].clauseModule_n_11 ,\generate_clause_modules[16].clauseModule_n_12 ,\generate_clause_modules[16].clauseModule_n_13 }),
        .\variable_2_assignment[1]_i_3__74_0 ({\generate_clause_modules[15].clauseModule_n_13 ,\generate_clause_modules[15].clauseModule_n_14 ,\generate_clause_modules[15].clauseModule_n_15 ,\generate_clause_modules[15].clauseModule_n_16 ,\generate_clause_modules[15].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__76_0 ({\generate_clause_modules[13].clauseModule_n_15 ,\generate_clause_modules[13].clauseModule_n_16 ,\generate_clause_modules[13].clauseModule_n_17 ,\generate_clause_modules[13].clauseModule_n_18 ,\generate_clause_modules[13].clauseModule_n_19 }),
        .\variable_2_assignment[1]_i_3__77_0 ({\generate_clause_modules[12].clauseModule_n_13 ,\generate_clause_modules[12].clauseModule_n_14 ,\generate_clause_modules[12].clauseModule_n_15 ,\generate_clause_modules[12].clauseModule_n_16 ,\generate_clause_modules[12].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__78_0 ({\generate_clause_modules[11].clauseModule_n_19 ,\generate_clause_modules[11].clauseModule_n_20 ,\generate_clause_modules[11].clauseModule_n_21 ,\generate_clause_modules[11].clauseModule_n_22 ,\generate_clause_modules[11].clauseModule_n_23 }),
        .\variable_2_assignment[1]_i_3__79_0 ({\generate_clause_modules[10].clauseModule_n_11 ,\generate_clause_modules[10].clauseModule_n_12 ,\generate_clause_modules[10].clauseModule_n_13 ,\generate_clause_modules[10].clauseModule_n_14 ,\generate_clause_modules[10].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__7_0 ({\generate_clause_modules[82].clauseModule_n_10 ,\generate_clause_modules[82].clauseModule_n_11 ,\generate_clause_modules[82].clauseModule_n_12 ,\generate_clause_modules[82].clauseModule_n_13 ,\generate_clause_modules[82].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__80_0 ({\generate_clause_modules[9].clauseModule_n_13 ,\generate_clause_modules[9].clauseModule_n_14 ,\generate_clause_modules[9].clauseModule_n_15 ,\generate_clause_modules[9].clauseModule_n_16 ,\generate_clause_modules[9].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__81_0 ({\generate_clause_modules[8].clauseModule_n_13 ,\generate_clause_modules[8].clauseModule_n_14 ,\generate_clause_modules[8].clauseModule_n_15 ,\generate_clause_modules[8].clauseModule_n_16 ,\generate_clause_modules[8].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__82_0 ({\generate_clause_modules[7].clauseModule_n_16 ,\generate_clause_modules[7].clauseModule_n_17 ,\generate_clause_modules[7].clauseModule_n_18 ,\generate_clause_modules[7].clauseModule_n_19 ,\generate_clause_modules[7].clauseModule_n_20 }),
        .\variable_2_assignment[1]_i_3__83_0 ({\generate_clause_modules[6].clauseModule_n_10 ,\generate_clause_modules[6].clauseModule_n_11 ,\generate_clause_modules[6].clauseModule_n_12 ,\generate_clause_modules[6].clauseModule_n_13 ,\generate_clause_modules[6].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__84_0 ({\generate_clause_modules[5].clauseModule_n_16 ,\generate_clause_modules[5].clauseModule_n_17 ,\generate_clause_modules[5].clauseModule_n_18 ,\generate_clause_modules[5].clauseModule_n_19 ,\generate_clause_modules[5].clauseModule_n_20 }),
        .\variable_2_assignment[1]_i_3__85_0 ({\generate_clause_modules[4].clauseModule_n_10 ,\generate_clause_modules[4].clauseModule_n_11 ,\generate_clause_modules[4].clauseModule_n_12 ,\generate_clause_modules[4].clauseModule_n_13 ,\generate_clause_modules[4].clauseModule_n_14 }),
        .\variable_2_assignment[1]_i_3__86_0 ({\generate_clause_modules[3].clauseModule_n_13 ,\generate_clause_modules[3].clauseModule_n_14 ,\generate_clause_modules[3].clauseModule_n_15 ,\generate_clause_modules[3].clauseModule_n_16 ,\generate_clause_modules[3].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__87_0 ({\generate_clause_modules[2].clauseModule_n_13 ,\generate_clause_modules[2].clauseModule_n_14 ,\generate_clause_modules[2].clauseModule_n_15 ,\generate_clause_modules[2].clauseModule_n_16 ,\generate_clause_modules[2].clauseModule_n_17 }),
        .\variable_2_assignment[1]_i_3__88_0 ({\generate_clause_modules[1].clauseModule_n_11 ,\generate_clause_modules[1].clauseModule_n_12 ,\generate_clause_modules[1].clauseModule_n_13 ,\generate_clause_modules[1].clauseModule_n_14 ,\generate_clause_modules[1].clauseModule_n_15 }),
        .\variable_2_assignment[1]_i_3__89_0 (variable_2_id),
        .\variable_2_assignment[1]_i_3__8_0 ({\generate_clause_modules[81].clauseModule_n_11 ,\generate_clause_modules[81].clauseModule_n_12 ,\generate_clause_modules[81].clauseModule_n_13 ,\generate_clause_modules[81].clauseModule_n_14 ,\generate_clause_modules[81].clauseModule_n_15 }),
        .\variable_2_assignment_reg[0] (\generate_clause_modules[56].clauseModule_n_3 ),
        .\variable_2_assignment_reg[0]_0 (\generate_clause_modules[14].clauseModule_n_33 ),
        .\variable_2_assignment_reg[0]_1 (\generate_clause_modules[24].clauseModule_n_9 ),
        .\variable_2_assignment_reg[0]_10 (\generate_clause_modules[2].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_100 (\generate_clause_modules[79].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_101 (\generate_clause_modules[78].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_102 (\generate_clause_modules[77].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_103 (\generate_clause_modules[76].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_104 (\generate_clause_modules[75].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_105 (\generate_clause_modules[74].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_106 (\generate_clause_modules[73].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_107 (\generate_clause_modules[72].clauseModule_n_25 ),
        .\variable_2_assignment_reg[0]_108 (\generate_clause_modules[71].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_109 (\generate_clause_modules[70].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_11 (\generate_clause_modules[79].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_110 (\generate_clause_modules[69].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_111 (\generate_clause_modules[68].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_112 (\generate_clause_modules[67].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_113 (\generate_clause_modules[66].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_114 (\generate_clause_modules[65].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_115 (\generate_clause_modules[64].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_116 (\generate_clause_modules[63].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_117 (\generate_clause_modules[62].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_118 (\generate_clause_modules[61].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_119 (\generate_clause_modules[60].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_12 (\generate_clause_modules[14].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_120 (\generate_clause_modules[59].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_121 (\generate_clause_modules[58].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_122 (\generate_clause_modules[57].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_123 (\generate_clause_modules[56].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_124 (\generate_clause_modules[55].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_125 (\generate_clause_modules[54].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_126 (\generate_clause_modules[53].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_127 (\generate_clause_modules[52].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_128 (\generate_clause_modules[51].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_129 (\generate_clause_modules[50].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_13 (\generate_clause_modules[68].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_130 (\generate_clause_modules[49].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_131 (\generate_clause_modules[48].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_132 (variable_1_polarity_reg),
        .\variable_2_assignment_reg[0]_133 (\generate_clause_modules[47].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_134 (\generate_clause_modules[46].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_135 (\generate_clause_modules[45].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_136 (\generate_clause_modules[44].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_137 (\generate_clause_modules[43].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_138 (\generate_clause_modules[42].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_139 (\generate_clause_modules[41].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_14 (\generate_clause_modules[85].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_140 (\generate_clause_modules[40].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_141 (\generate_clause_modules[39].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_142 (\generate_clause_modules[38].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_143 (\generate_clause_modules[37].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_144 (\generate_clause_modules[36].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_145 (\generate_clause_modules[35].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_146 (\generate_clause_modules[34].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_147 (\generate_clause_modules[33].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_148 (\generate_clause_modules[32].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_149 (\generate_clause_modules[31].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_15 (\generate_clause_modules[23].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_150 (\generate_clause_modules[30].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_151 (\generate_clause_modules[29].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_152 (\generate_clause_modules[28].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_153 (\generate_clause_modules[27].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_154 (\generate_clause_modules[26].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_155 (\generate_clause_modules[25].clauseModule_n_25 ),
        .\variable_2_assignment_reg[0]_156 (\generate_clause_modules[24].clauseModule_n_31 ),
        .\variable_2_assignment_reg[0]_157 (variable_1_polarity_reg_0),
        .\variable_2_assignment_reg[0]_158 (\generate_clause_modules[23].clauseModule_n_13 ),
        .\variable_2_assignment_reg[0]_159 (\generate_clause_modules[22].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_16 (\generate_clause_modules[69].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_160 (\generate_clause_modules[21].clauseModule_n_29 ),
        .\variable_2_assignment_reg[0]_161 (\generate_clause_modules[20].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_162 (\generate_clause_modules[19].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_163 (\generate_clause_modules[18].clauseModule_n_29 ),
        .\variable_2_assignment_reg[0]_164 (\generate_clause_modules[17].clauseModule_n_13 ),
        .\variable_2_assignment_reg[0]_165 (\generate_clause_modules[16].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_166 (\generate_clause_modules[15].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_167 (\generate_clause_modules[14].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_168 (\generate_clause_modules[13].clauseModule_n_12 ),
        .\variable_2_assignment_reg[0]_169 (\generate_clause_modules[12].clauseModule_n_30 ),
        .\variable_2_assignment_reg[0]_17 (\generate_clause_modules[67].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_170 (\generate_clause_modules[11].clauseModule_n_16 ),
        .\variable_2_assignment_reg[0]_171 (\generate_clause_modules[10].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_172 (\generate_clause_modules[9].clauseModule_n_28 ),
        .\variable_2_assignment_reg[0]_173 (\generate_clause_modules[8].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_174 (\generate_clause_modules[7].clauseModule_n_13 ),
        .\variable_2_assignment_reg[0]_175 (\generate_clause_modules[6].clauseModule_n_29 ),
        .\variable_2_assignment_reg[0]_176 (\generate_clause_modules[5].clauseModule_n_13 ),
        .\variable_2_assignment_reg[0]_177 (\generate_clause_modules[4].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_178 (\generate_clause_modules[3].clauseModule_n_30 ),
        .\variable_2_assignment_reg[0]_179 (\generate_clause_modules[2].clauseModule_n_10 ),
        .\variable_2_assignment_reg[0]_18 (\generate_clause_modules[21].clauseModule_n_9 ),
        .\variable_2_assignment_reg[0]_180 (\generate_clause_modules[1].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_181 (\generate_clause_modules[0].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_19 (\generate_clause_modules[22].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_2 (\generate_clause_modules[8].clauseModule_n_33 ),
        .\variable_2_assignment_reg[0]_20 (\generate_clause_modules[16].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_21 (\generate_clause_modules[4].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_22 (\generate_clause_modules[53].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_23 (\generate_clause_modules[57].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_24 (\generate_clause_modules[37].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_25 (\generate_clause_modules[41].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_26 (\generate_clause_modules[61].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_27 (\generate_clause_modules[20].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_28 (\generate_clause_modules[29].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_29 (\generate_clause_modules[28].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_3 (\generate_clause_modules[90].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_30 (\generate_clause_modules[44].clauseModule_n_2 ),
        .\variable_2_assignment_reg[0]_31 (\generate_clause_modules[40].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_32 (\generate_clause_modules[36].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_33 (\generate_clause_modules[12].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_34 (\generate_clause_modules[89].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_35 (\generate_clause_modules[87].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_36 (\generate_clause_modules[86].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_37 (\generate_clause_modules[84].clauseModule_n_1 ),
        .\variable_2_assignment_reg[0]_38 (\generate_clause_modules[83].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_39 (\generate_clause_modules[82].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_4 (\generate_clause_modules[88].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_40 (\generate_clause_modules[78].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_41 (\generate_clause_modules[77].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_42 (\generate_clause_modules[76].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_43 (\generate_clause_modules[75].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_44 (\generate_clause_modules[74].clauseModule_n_3 ),
        .\variable_2_assignment_reg[0]_45 (\generate_clause_modules[73].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_46 (\generate_clause_modules[71].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_47 (\generate_clause_modules[70].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_48 (\generate_clause_modules[65].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_49 (\generate_clause_modules[63].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_5 (\generate_clause_modules[80].clauseModule_n_2 ),
        .\variable_2_assignment_reg[0]_50 (\generate_clause_modules[62].clauseModule_n_3 ),
        .\variable_2_assignment_reg[0]_51 (\generate_clause_modules[60].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_52 (\generate_clause_modules[59].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_53 (\generate_clause_modules[58].clauseModule_n_1 ),
        .\variable_2_assignment_reg[0]_54 (\generate_clause_modules[55].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_55 (\generate_clause_modules[54].clauseModule_n_1 ),
        .\variable_2_assignment_reg[0]_56 (\generate_clause_modules[52].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_57 (\generate_clause_modules[51].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_58 (\generate_clause_modules[50].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_59 (\generate_clause_modules[49].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_6 (\generate_clause_modules[66].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_60 (\generate_clause_modules[48].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_61 (\generate_clause_modules[47].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_62 (\generate_clause_modules[46].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_63 (\generate_clause_modules[45].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_64 (\generate_clause_modules[43].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_65 (\generate_clause_modules[42].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_66 (\generate_clause_modules[39].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_67 (\generate_clause_modules[38].clauseModule_n_2 ),
        .\variable_2_assignment_reg[0]_68 (\generate_clause_modules[35].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_69 (\generate_clause_modules[34].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_7 (\generate_clause_modules[26].clauseModule_n_2 ),
        .\variable_2_assignment_reg[0]_70 (\generate_clause_modules[33].clauseModule_n_7 ),
        .\variable_2_assignment_reg[0]_71 (\generate_clause_modules[32].clauseModule_n_3 ),
        .\variable_2_assignment_reg[0]_72 (\generate_clause_modules[31].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_73 (\generate_clause_modules[30].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_74 (\generate_clause_modules[27].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_75 (\generate_clause_modules[25].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_76 (\generate_clause_modules[19].clauseModule_n_9 ),
        .\variable_2_assignment_reg[0]_77 (\generate_clause_modules[18].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_78 (\generate_clause_modules[17].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_79 (\generate_clause_modules[15].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_8 (\generate_clause_modules[72].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_80 (\generate_clause_modules[13].clauseModule_n_9 ),
        .\variable_2_assignment_reg[0]_81 (\generate_clause_modules[11].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_82 (\generate_clause_modules[10].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_83 (\generate_clause_modules[9].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_84 (\generate_clause_modules[7].clauseModule_n_8 ),
        .\variable_2_assignment_reg[0]_85 (\generate_clause_modules[6].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_86 (\generate_clause_modules[5].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_87 (\generate_clause_modules[1].clauseModule_n_4 ),
        .\variable_2_assignment_reg[0]_88 (broadcast_implication_reg_rep__0_n_0),
        .\variable_2_assignment_reg[0]_89 (\generate_clause_modules[90].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_9 (\generate_clause_modules[8].clauseModule_n_0 ),
        .\variable_2_assignment_reg[0]_90 (\generate_clause_modules[89].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_91 (\generate_clause_modules[88].clauseModule_n_5 ),
        .\variable_2_assignment_reg[0]_92 (\generate_clause_modules[87].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_93 (\generate_clause_modules[86].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_94 (\generate_clause_modules[85].clauseModule_n_25 ),
        .\variable_2_assignment_reg[0]_95 (\generate_clause_modules[84].clauseModule_n_27 ),
        .\variable_2_assignment_reg[0]_96 (\generate_clause_modules[83].clauseModule_n_11 ),
        .\variable_2_assignment_reg[0]_97 (\generate_clause_modules[82].clauseModule_n_6 ),
        .\variable_2_assignment_reg[0]_98 (\generate_clause_modules[81].clauseModule_n_26 ),
        .\variable_2_assignment_reg[0]_99 (\generate_clause_modules[80].clauseModule_n_6 ),
        .\variable_3_assignment[1]_i_2_0 ({\generate_clause_modules[56].clauseModule_n_22 ,\generate_clause_modules[56].clauseModule_n_23 ,\generate_clause_modules[56].clauseModule_n_24 }),
        .\variable_3_assignment[1]_i_2__0_0 ({\generate_clause_modules[24].clauseModule_n_19 ,\generate_clause_modules[24].clauseModule_n_20 ,\generate_clause_modules[24].clauseModule_n_21 }),
        .\variable_3_assignment[1]_i_2__10_0 ({\generate_clause_modules[79].clauseModule_n_18 ,\generate_clause_modules[79].clauseModule_n_19 ,\generate_clause_modules[79].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_2__12_0 ({\generate_clause_modules[68].clauseModule_n_21 ,\generate_clause_modules[68].clauseModule_n_22 ,\generate_clause_modules[68].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_2__13_0 ({\generate_clause_modules[85].clauseModule_n_15 ,\generate_clause_modules[85].clauseModule_n_16 ,\generate_clause_modules[85].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_2__16_0 ({\generate_clause_modules[67].clauseModule_n_14 ,\generate_clause_modules[67].clauseModule_n_15 ,\generate_clause_modules[67].clauseModule_n_16 ,\generate_clause_modules[67].clauseModule_n_17 ,\generate_clause_modules[67].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_2__20_0 ({\generate_clause_modules[4].clauseModule_n_15 ,\generate_clause_modules[4].clauseModule_n_16 ,\generate_clause_modules[4].clauseModule_n_17 ,\generate_clause_modules[4].clauseModule_n_18 ,\generate_clause_modules[4].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_2__21_0 (\generate_clause_modules[53].clauseModule_n_8 ),
        .\variable_3_assignment[1]_i_2__22_0 (\generate_clause_modules[57].clauseModule_n_7 ),
        .\variable_3_assignment[1]_i_2__24_0 ({\generate_clause_modules[41].clauseModule_n_24 ,\generate_clause_modules[41].clauseModule_n_25 ,\generate_clause_modules[41].clauseModule_n_26 ,\generate_clause_modules[41].clauseModule_n_27 ,\generate_clause_modules[41].clauseModule_n_28 }),
        .\variable_3_assignment[1]_i_2__25_0 ({\generate_clause_modules[20].clauseModule_n_18 ,\generate_clause_modules[20].clauseModule_n_19 ,\generate_clause_modules[20].clauseModule_n_20 ,\generate_clause_modules[20].clauseModule_n_21 ,\generate_clause_modules[20].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_2__28_0 (\generate_clause_modules[44].clauseModule_n_3 ),
        .\variable_3_assignment[1]_i_2__29_0 (\generate_clause_modules[40].clauseModule_n_1 ),
        .\variable_3_assignment[1]_i_2__29_1 ({\generate_clause_modules[40].clauseModule_n_19 ,\generate_clause_modules[40].clauseModule_n_20 ,\generate_clause_modules[40].clauseModule_n_21 ,\generate_clause_modules[40].clauseModule_n_22 ,\generate_clause_modules[40].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_2__2_0 ({\generate_clause_modules[88].clauseModule_n_14 ,\generate_clause_modules[88].clauseModule_n_15 ,\generate_clause_modules[88].clauseModule_n_16 }),
        .\variable_3_assignment[1]_i_2__30_0 (\generate_clause_modules[36].clauseModule_n_1 ),
        .\variable_3_assignment[1]_i_2__31_0 ({\generate_clause_modules[12].clauseModule_n_18 ,\generate_clause_modules[12].clauseModule_n_19 ,\generate_clause_modules[12].clauseModule_n_20 ,\generate_clause_modules[12].clauseModule_n_21 ,\generate_clause_modules[12].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_2__31_1 (\generate_clause_modules[12].clauseModule_n_7 ),
        .\variable_3_assignment[1]_i_2__32_0 ({\generate_clause_modules[89].clauseModule_n_14 ,\generate_clause_modules[89].clauseModule_n_15 ,\generate_clause_modules[89].clauseModule_n_16 ,\generate_clause_modules[89].clauseModule_n_17 ,\generate_clause_modules[89].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_2__36_0 ({\generate_clause_modules[83].clauseModule_n_24 ,\generate_clause_modules[83].clauseModule_n_25 ,\generate_clause_modules[83].clauseModule_n_26 ,\generate_clause_modules[83].clauseModule_n_27 ,\generate_clause_modules[83].clauseModule_n_28 }),
        .\variable_3_assignment[1]_i_2__37_0 ({\generate_clause_modules[82].clauseModule_n_21 ,\generate_clause_modules[82].clauseModule_n_22 ,\generate_clause_modules[82].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_2__38_0 ({\generate_clause_modules[81].clauseModule_n_16 ,\generate_clause_modules[81].clauseModule_n_17 ,\generate_clause_modules[81].clauseModule_n_18 ,\generate_clause_modules[81].clauseModule_n_19 ,\generate_clause_modules[81].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_2__43_0 ({\generate_clause_modules[74].clauseModule_n_15 ,\generate_clause_modules[74].clauseModule_n_16 ,\generate_clause_modules[74].clauseModule_n_17 ,\generate_clause_modules[74].clauseModule_n_18 ,\generate_clause_modules[74].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_2__43_1 ({\generate_clause_modules[74].clauseModule_n_20 ,\generate_clause_modules[74].clauseModule_n_21 ,\generate_clause_modules[74].clauseModule_n_22 ,\generate_clause_modules[74].clauseModule_n_23 ,\generate_clause_modules[74].clauseModule_n_24 }),
        .\variable_3_assignment[1]_i_2__46_0 ({\generate_clause_modules[70].clauseModule_n_18 ,\generate_clause_modules[70].clauseModule_n_19 ,\generate_clause_modules[70].clauseModule_n_20 ,\generate_clause_modules[70].clauseModule_n_21 ,\generate_clause_modules[70].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_2__48_0 ({\generate_clause_modules[64].clauseModule_n_9 ,\generate_clause_modules[64].clauseModule_n_10 ,\generate_clause_modules[64].clauseModule_n_11 ,\generate_clause_modules[64].clauseModule_n_12 ,\generate_clause_modules[64].clauseModule_n_13 }),
        .\variable_3_assignment[1]_i_2__49_0 ({\generate_clause_modules[63].clauseModule_n_11 ,\generate_clause_modules[63].clauseModule_n_12 ,\generate_clause_modules[63].clauseModule_n_13 ,\generate_clause_modules[63].clauseModule_n_14 ,\generate_clause_modules[63].clauseModule_n_15 }),
        .\variable_3_assignment[1]_i_2__50_0 ({\generate_clause_modules[62].clauseModule_n_17 ,\generate_clause_modules[62].clauseModule_n_18 ,\generate_clause_modules[62].clauseModule_n_19 ,\generate_clause_modules[62].clauseModule_n_20 ,\generate_clause_modules[62].clauseModule_n_21 }),
        .\variable_3_assignment[1]_i_2__50_1 (\generate_clause_modules[62].clauseModule_n_4 ),
        .\variable_3_assignment[1]_i_2__51_0 ({\generate_clause_modules[61].clauseModule_n_19 ,\generate_clause_modules[61].clauseModule_n_20 ,\generate_clause_modules[61].clauseModule_n_21 ,\generate_clause_modules[61].clauseModule_n_22 ,\generate_clause_modules[61].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_2__54_0 ({\generate_clause_modules[58].clauseModule_n_15 ,\generate_clause_modules[58].clauseModule_n_16 ,\generate_clause_modules[58].clauseModule_n_17 ,\generate_clause_modules[58].clauseModule_n_18 ,\generate_clause_modules[58].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_2__54_1 (\generate_clause_modules[58].clauseModule_n_2 ),
        .\variable_3_assignment[1]_i_2__55_0 ({\generate_clause_modules[55].clauseModule_n_14 ,\generate_clause_modules[55].clauseModule_n_15 ,\generate_clause_modules[55].clauseModule_n_16 ,\generate_clause_modules[55].clauseModule_n_17 ,\generate_clause_modules[55].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_2__55_1 ({\generate_clause_modules[55].clauseModule_n_24 ,\generate_clause_modules[55].clauseModule_n_25 ,\generate_clause_modules[55].clauseModule_n_26 }),
        .\variable_3_assignment[1]_i_2__56_0 (\generate_clause_modules[54].clauseModule_n_2 ),
        .\variable_3_assignment[1]_i_2__59_0 ({\generate_clause_modules[50].clauseModule_n_22 ,\generate_clause_modules[50].clauseModule_n_23 ,\generate_clause_modules[50].clauseModule_n_24 }),
        .\variable_3_assignment[1]_i_2__61_0 ({\generate_clause_modules[48].clauseModule_n_13 ,\generate_clause_modules[48].clauseModule_n_14 ,\generate_clause_modules[48].clauseModule_n_15 ,\generate_clause_modules[48].clauseModule_n_16 ,\generate_clause_modules[48].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_2__61_1 ({\generate_clause_modules[48].clauseModule_n_8 ,\generate_clause_modules[48].clauseModule_n_9 ,\generate_clause_modules[48].clauseModule_n_10 ,\generate_clause_modules[48].clauseModule_n_11 ,\generate_clause_modules[48].clauseModule_n_12 }),
        .\variable_3_assignment[1]_i_2__62_0 ({\generate_clause_modules[47].clauseModule_n_19 ,\generate_clause_modules[47].clauseModule_n_20 ,\generate_clause_modules[47].clauseModule_n_21 ,\generate_clause_modules[47].clauseModule_n_22 ,\generate_clause_modules[47].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_2__63_0 ({\generate_clause_modules[46].clauseModule_n_13 ,\generate_clause_modules[46].clauseModule_n_14 ,\generate_clause_modules[46].clauseModule_n_15 ,\generate_clause_modules[46].clauseModule_n_16 ,\generate_clause_modules[46].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_2__64_0 ({\generate_clause_modules[45].clauseModule_n_18 ,\generate_clause_modules[45].clauseModule_n_19 ,\generate_clause_modules[45].clauseModule_n_20 ,\generate_clause_modules[45].clauseModule_n_21 ,\generate_clause_modules[45].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_2__65_0 (\generate_clause_modules[43].clauseModule_n_7 ),
        .\variable_3_assignment[1]_i_2__66_0 ({\generate_clause_modules[42].clauseModule_n_15 ,\generate_clause_modules[42].clauseModule_n_16 ,\generate_clause_modules[42].clauseModule_n_17 ,\generate_clause_modules[42].clauseModule_n_18 ,\generate_clause_modules[42].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_2__6_0 ({\generate_clause_modules[72].clauseModule_n_16 ,\generate_clause_modules[72].clauseModule_n_17 ,\generate_clause_modules[72].clauseModule_n_18 ,\generate_clause_modules[72].clauseModule_n_19 ,\generate_clause_modules[72].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_2__6_1 ({\generate_clause_modules[72].clauseModule_n_13 ,\generate_clause_modules[72].clauseModule_n_14 ,\generate_clause_modules[72].clauseModule_n_15 }),
        .\variable_3_assignment[1]_i_2__71_0 ({\generate_clause_modules[33].clauseModule_n_18 ,\generate_clause_modules[33].clauseModule_n_19 ,\generate_clause_modules[33].clauseModule_n_20 ,\generate_clause_modules[33].clauseModule_n_21 ,\generate_clause_modules[33].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_2__72_0 ({\generate_clause_modules[32].clauseModule_n_16 ,\generate_clause_modules[32].clauseModule_n_17 ,\generate_clause_modules[32].clauseModule_n_18 ,\generate_clause_modules[32].clauseModule_n_19 ,\generate_clause_modules[32].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_2__73_0 ({\generate_clause_modules[31].clauseModule_n_13 ,\generate_clause_modules[31].clauseModule_n_14 ,\generate_clause_modules[31].clauseModule_n_15 ,\generate_clause_modules[31].clauseModule_n_16 ,\generate_clause_modules[31].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_2__73_1 ({\generate_clause_modules[31].clauseModule_n_18 ,\generate_clause_modules[31].clauseModule_n_19 ,\generate_clause_modules[31].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_2__76_0 ({\generate_clause_modules[25].clauseModule_n_15 ,\generate_clause_modules[25].clauseModule_n_16 ,\generate_clause_modules[25].clauseModule_n_17 ,\generate_clause_modules[25].clauseModule_n_18 ,\generate_clause_modules[25].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_2__76_1 ({\generate_clause_modules[25].clauseModule_n_20 ,\generate_clause_modules[25].clauseModule_n_21 ,\generate_clause_modules[25].clauseModule_n_22 ,\generate_clause_modules[25].clauseModule_n_23 ,\generate_clause_modules[25].clauseModule_n_24 }),
        .\variable_3_assignment[1]_i_2__79_0 ({\generate_clause_modules[17].clauseModule_n_21 ,\generate_clause_modules[17].clauseModule_n_22 ,\generate_clause_modules[17].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_2__7_0 ({\generate_clause_modules[8].clauseModule_n_18 ,\generate_clause_modules[8].clauseModule_n_19 ,\generate_clause_modules[8].clauseModule_n_20 ,\generate_clause_modules[8].clauseModule_n_21 ,\generate_clause_modules[8].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_2__82_0 ({\generate_clause_modules[11].clauseModule_n_24 ,\generate_clause_modules[11].clauseModule_n_25 ,\generate_clause_modules[11].clauseModule_n_26 }),
        .\variable_3_assignment[1]_i_2__85_0 (\generate_clause_modules[7].clauseModule_n_9 ),
        .\variable_3_assignment[1]_i_2__87_0 ({\generate_clause_modules[5].clauseModule_n_21 ,\generate_clause_modules[5].clauseModule_n_22 ,\generate_clause_modules[5].clauseModule_n_23 ,\generate_clause_modules[5].clauseModule_n_24 ,\generate_clause_modules[5].clauseModule_n_25 }),
        .\variable_3_assignment[1]_i_2__88_0 ({\generate_clause_modules[3].clauseModule_n_18 ,\generate_clause_modules[3].clauseModule_n_19 ,\generate_clause_modules[3].clauseModule_n_20 ,\generate_clause_modules[3].clauseModule_n_21 ,\generate_clause_modules[3].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_2__8_0 ({\generate_clause_modules[2].clauseModule_n_18 ,\generate_clause_modules[2].clauseModule_n_19 ,\generate_clause_modules[2].clauseModule_n_20 ,\generate_clause_modules[2].clauseModule_n_21 ,\generate_clause_modules[2].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_2__9_0 (variable_3_id),
        .\variable_3_assignment[1]_i_3__0 (\variable_1_id_reg[4] ),
        .\variable_3_assignment[1]_i_3__11_0 ({\generate_clause_modules[14].clauseModule_n_18 ,\generate_clause_modules[14].clauseModule_n_19 ,\generate_clause_modules[14].clauseModule_n_20 ,\generate_clause_modules[14].clauseModule_n_21 ,\generate_clause_modules[14].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_3__14_0 ({\generate_clause_modules[23].clauseModule_n_21 ,\generate_clause_modules[23].clauseModule_n_22 ,\generate_clause_modules[23].clauseModule_n_23 ,\generate_clause_modules[23].clauseModule_n_24 ,\generate_clause_modules[23].clauseModule_n_25 }),
        .\variable_3_assignment[1]_i_3__15_0 ({\generate_clause_modules[69].clauseModule_n_16 ,\generate_clause_modules[69].clauseModule_n_17 ,\generate_clause_modules[69].clauseModule_n_18 ,\generate_clause_modules[69].clauseModule_n_19 ,\generate_clause_modules[69].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__17_0 ({\generate_clause_modules[21].clauseModule_n_19 ,\generate_clause_modules[21].clauseModule_n_20 ,\generate_clause_modules[21].clauseModule_n_21 ,\generate_clause_modules[21].clauseModule_n_22 ,\generate_clause_modules[21].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_3__18_0 ({\generate_clause_modules[22].clauseModule_n_16 ,\generate_clause_modules[22].clauseModule_n_17 ,\generate_clause_modules[22].clauseModule_n_18 ,\generate_clause_modules[22].clauseModule_n_19 ,\generate_clause_modules[22].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__19_0 ({\generate_clause_modules[16].clauseModule_n_14 ,\generate_clause_modules[16].clauseModule_n_15 ,\generate_clause_modules[16].clauseModule_n_16 ,\generate_clause_modules[16].clauseModule_n_17 ,\generate_clause_modules[16].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_3__1_0 ({\generate_clause_modules[90].clauseModule_n_14 ,\generate_clause_modules[90].clauseModule_n_15 ,\generate_clause_modules[90].clauseModule_n_16 ,\generate_clause_modules[90].clauseModule_n_17 ,\generate_clause_modules[90].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_3__21_0 ({\generate_clause_modules[53].clauseModule_n_20 ,\generate_clause_modules[53].clauseModule_n_21 ,\generate_clause_modules[53].clauseModule_n_22 ,\generate_clause_modules[53].clauseModule_n_23 ,\generate_clause_modules[53].clauseModule_n_24 }),
        .\variable_3_assignment[1]_i_3__22_0 ({\generate_clause_modules[57].clauseModule_n_18 ,\generate_clause_modules[57].clauseModule_n_19 ,\generate_clause_modules[57].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__23_0 ({\generate_clause_modules[37].clauseModule_n_18 ,\generate_clause_modules[37].clauseModule_n_19 ,\generate_clause_modules[37].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__24_0 ({\generate_clause_modules[41].clauseModule_n_19 ,\generate_clause_modules[41].clauseModule_n_20 ,\generate_clause_modules[41].clauseModule_n_21 ,\generate_clause_modules[41].clauseModule_n_22 ,\generate_clause_modules[41].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_3__26_0 ({\generate_clause_modules[29].clauseModule_n_19 ,\generate_clause_modules[29].clauseModule_n_20 ,\generate_clause_modules[29].clauseModule_n_21 ,\generate_clause_modules[29].clauseModule_n_22 ,\generate_clause_modules[29].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_3__27_0 ({\generate_clause_modules[28].clauseModule_n_13 ,\generate_clause_modules[28].clauseModule_n_14 ,\generate_clause_modules[28].clauseModule_n_15 ,\generate_clause_modules[28].clauseModule_n_16 ,\generate_clause_modules[28].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_3__28_0 ({\generate_clause_modules[44].clauseModule_n_15 ,\generate_clause_modules[44].clauseModule_n_16 ,\generate_clause_modules[44].clauseModule_n_17 ,\generate_clause_modules[44].clauseModule_n_18 ,\generate_clause_modules[44].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_3__29_0 ({\generate_clause_modules[40].clauseModule_n_14 ,\generate_clause_modules[40].clauseModule_n_15 ,\generate_clause_modules[40].clauseModule_n_16 ,\generate_clause_modules[40].clauseModule_n_17 ,\generate_clause_modules[40].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_3__30_0 ({\generate_clause_modules[36].clauseModule_n_13 ,\generate_clause_modules[36].clauseModule_n_14 ,\generate_clause_modules[36].clauseModule_n_15 ,\generate_clause_modules[36].clauseModule_n_16 ,\generate_clause_modules[36].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_3__32_0 ({\generate_clause_modules[84].clauseModule_n_13 ,\generate_clause_modules[84].clauseModule_n_14 ,\generate_clause_modules[84].clauseModule_n_15 ,\generate_clause_modules[84].clauseModule_n_16 ,\generate_clause_modules[84].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_3__34_0 ({\generate_clause_modules[78].clauseModule_n_13 ,\generate_clause_modules[78].clauseModule_n_14 ,\generate_clause_modules[78].clauseModule_n_15 ,\generate_clause_modules[78].clauseModule_n_16 ,\generate_clause_modules[78].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_3__35_0 ({\generate_clause_modules[76].clauseModule_n_9 ,\generate_clause_modules[76].clauseModule_n_10 ,\generate_clause_modules[76].clauseModule_n_11 ,\generate_clause_modules[76].clauseModule_n_12 ,\generate_clause_modules[76].clauseModule_n_13 }),
        .\variable_3_assignment[1]_i_3__37_0 ({\generate_clause_modules[73].clauseModule_n_14 ,\generate_clause_modules[73].clauseModule_n_15 ,\generate_clause_modules[73].clauseModule_n_16 ,\generate_clause_modules[73].clauseModule_n_17 ,\generate_clause_modules[73].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_3__38_0 ({\generate_clause_modules[71].clauseModule_n_20 ,\generate_clause_modules[71].clauseModule_n_21 ,\generate_clause_modules[71].clauseModule_n_22 ,\generate_clause_modules[71].clauseModule_n_23 ,\generate_clause_modules[71].clauseModule_n_24 }),
        .\variable_3_assignment[1]_i_3__39_0 ({\generate_clause_modules[70].clauseModule_n_13 ,\generate_clause_modules[70].clauseModule_n_14 ,\generate_clause_modules[70].clauseModule_n_15 ,\generate_clause_modules[70].clauseModule_n_16 ,\generate_clause_modules[70].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_3__3_0 ({\generate_clause_modules[80].clauseModule_n_15 ,\generate_clause_modules[80].clauseModule_n_16 ,\generate_clause_modules[80].clauseModule_n_17 ,\generate_clause_modules[80].clauseModule_n_18 ,\generate_clause_modules[80].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_3__40_0 ({\generate_clause_modules[63].clauseModule_n_16 ,\generate_clause_modules[63].clauseModule_n_17 ,\generate_clause_modules[63].clauseModule_n_18 ,\generate_clause_modules[63].clauseModule_n_19 ,\generate_clause_modules[63].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__42_0 ({\generate_clause_modules[59].clauseModule_n_19 ,\generate_clause_modules[59].clauseModule_n_20 ,\generate_clause_modules[59].clauseModule_n_21 ,\generate_clause_modules[59].clauseModule_n_22 ,\generate_clause_modules[59].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_3__45_0 ({\generate_clause_modules[54].clauseModule_n_14 ,\generate_clause_modules[54].clauseModule_n_15 ,\generate_clause_modules[54].clauseModule_n_16 ,\generate_clause_modules[54].clauseModule_n_17 ,\generate_clause_modules[54].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_3__46_0 ({\generate_clause_modules[51].clauseModule_n_17 ,\generate_clause_modules[51].clauseModule_n_18 ,\generate_clause_modules[51].clauseModule_n_19 ,\generate_clause_modules[51].clauseModule_n_20 ,\generate_clause_modules[51].clauseModule_n_21 }),
        .\variable_3_assignment[1]_i_3__48_0 ({\generate_clause_modules[49].clauseModule_n_18 ,\generate_clause_modules[49].clauseModule_n_19 ,\generate_clause_modules[49].clauseModule_n_20 ,\generate_clause_modules[49].clauseModule_n_21 ,\generate_clause_modules[49].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_3__48_1 ({\generate_clause_modules[49].clauseModule_n_13 ,\generate_clause_modules[49].clauseModule_n_14 ,\generate_clause_modules[49].clauseModule_n_15 ,\generate_clause_modules[49].clauseModule_n_16 ,\generate_clause_modules[49].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_3__4_0 ({\generate_clause_modules[66].clauseModule_n_12 ,\generate_clause_modules[66].clauseModule_n_13 ,\generate_clause_modules[66].clauseModule_n_14 ,\generate_clause_modules[66].clauseModule_n_15 ,\generate_clause_modules[66].clauseModule_n_16 }),
        .\variable_3_assignment[1]_i_3__53_0 ({\generate_clause_modules[43].clauseModule_n_16 ,\generate_clause_modules[43].clauseModule_n_17 ,\generate_clause_modules[43].clauseModule_n_18 ,\generate_clause_modules[43].clauseModule_n_19 ,\generate_clause_modules[43].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__54_0 ({\generate_clause_modules[42].clauseModule_n_12 ,\generate_clause_modules[42].clauseModule_n_13 ,\generate_clause_modules[42].clauseModule_n_14 }),
        .\variable_3_assignment[1]_i_3__55_0 ({\generate_clause_modules[35].clauseModule_n_19 ,\generate_clause_modules[35].clauseModule_n_20 ,\generate_clause_modules[35].clauseModule_n_21 ,\generate_clause_modules[35].clauseModule_n_22 ,\generate_clause_modules[35].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_3__56_0 ({\generate_clause_modules[34].clauseModule_n_13 ,\generate_clause_modules[34].clauseModule_n_14 ,\generate_clause_modules[34].clauseModule_n_15 ,\generate_clause_modules[34].clauseModule_n_16 ,\generate_clause_modules[34].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_3__5_0 ({\generate_clause_modules[26].clauseModule_n_14 ,\generate_clause_modules[26].clauseModule_n_15 ,\generate_clause_modules[26].clauseModule_n_16 ,\generate_clause_modules[26].clauseModule_n_17 ,\generate_clause_modules[26].clauseModule_n_18 }),
        .\variable_3_assignment[1]_i_3__60_0 ({\generate_clause_modules[19].clauseModule_n_20 ,\generate_clause_modules[19].clauseModule_n_21 ,\generate_clause_modules[19].clauseModule_n_22 ,\generate_clause_modules[19].clauseModule_n_23 ,\generate_clause_modules[19].clauseModule_n_24 }),
        .\variable_3_assignment[1]_i_3__62_0 ({\generate_clause_modules[13].clauseModule_n_20 ,\generate_clause_modules[13].clauseModule_n_21 ,\generate_clause_modules[13].clauseModule_n_22 ,\generate_clause_modules[13].clauseModule_n_23 ,\generate_clause_modules[13].clauseModule_n_24 }),
        .\variable_3_assignment[1]_i_3__64_0 ({\generate_clause_modules[7].clauseModule_n_21 ,\generate_clause_modules[7].clauseModule_n_22 ,\generate_clause_modules[7].clauseModule_n_23 ,\generate_clause_modules[7].clauseModule_n_24 ,\generate_clause_modules[7].clauseModule_n_25 }),
        .\variable_3_assignment[1]_i_3__65_0 ({\generate_clause_modules[6].clauseModule_n_15 ,\generate_clause_modules[6].clauseModule_n_16 ,\generate_clause_modules[6].clauseModule_n_17 ,\generate_clause_modules[6].clauseModule_n_18 ,\generate_clause_modules[6].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_3__67_0 ({\generate_clause_modules[89].clauseModule_n_19 ,\generate_clause_modules[89].clauseModule_n_20 ,\generate_clause_modules[89].clauseModule_n_21 ,\generate_clause_modules[89].clauseModule_n_22 ,\generate_clause_modules[89].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_3__68_0 ({\generate_clause_modules[87].clauseModule_n_17 ,\generate_clause_modules[87].clauseModule_n_18 ,\generate_clause_modules[87].clauseModule_n_19 ,\generate_clause_modules[87].clauseModule_n_20 ,\generate_clause_modules[87].clauseModule_n_21 }),
        .\variable_3_assignment[1]_i_3__69_0 ({\generate_clause_modules[86].clauseModule_n_15 ,\generate_clause_modules[86].clauseModule_n_16 ,\generate_clause_modules[86].clauseModule_n_17 ,\generate_clause_modules[86].clauseModule_n_18 ,\generate_clause_modules[86].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_3__70_0 ({\generate_clause_modules[83].clauseModule_n_19 ,\generate_clause_modules[83].clauseModule_n_20 ,\generate_clause_modules[83].clauseModule_n_21 ,\generate_clause_modules[83].clauseModule_n_22 ,\generate_clause_modules[83].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_3__72_0 ({\generate_clause_modules[77].clauseModule_n_19 ,\generate_clause_modules[77].clauseModule_n_20 ,\generate_clause_modules[77].clauseModule_n_21 ,\generate_clause_modules[77].clauseModule_n_22 ,\generate_clause_modules[77].clauseModule_n_23 }),
        .\variable_3_assignment[1]_i_3__73_0 ({\generate_clause_modules[75].clauseModule_n_17 ,\generate_clause_modules[75].clauseModule_n_18 ,\generate_clause_modules[75].clauseModule_n_19 ,\generate_clause_modules[75].clauseModule_n_20 ,\generate_clause_modules[75].clauseModule_n_21 }),
        .\variable_3_assignment[1]_i_3__74_0 ({\generate_clause_modules[65].clauseModule_n_18 ,\generate_clause_modules[65].clauseModule_n_19 ,\generate_clause_modules[65].clauseModule_n_20 ,\generate_clause_modules[65].clauseModule_n_21 ,\generate_clause_modules[65].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_3__76_0 (\generate_clause_modules[31].clauseModule_n_8 ),
        .\variable_3_assignment[1]_i_3__76_1 (\generate_clause_modules[61].clauseModule_n_8 ),
        .\variable_3_assignment[1]_i_3__76_2 ({Q[5],Q[3]}),
        .\variable_3_assignment[1]_i_3__76_3 (\generate_clause_modules[30].clauseModule_n_1 ),
        .\variable_3_assignment[1]_i_3__77_0 ({\generate_clause_modules[60].clauseModule_n_12 ,\generate_clause_modules[60].clauseModule_n_13 ,\generate_clause_modules[60].clauseModule_n_14 ,\generate_clause_modules[60].clauseModule_n_15 ,\generate_clause_modules[60].clauseModule_n_16 }),
        .\variable_3_assignment[1]_i_3__78_0 ({\generate_clause_modules[52].clauseModule_n_13 ,\generate_clause_modules[52].clauseModule_n_14 ,\generate_clause_modules[52].clauseModule_n_15 ,\generate_clause_modules[52].clauseModule_n_16 ,\generate_clause_modules[52].clauseModule_n_17 }),
        .\variable_3_assignment[1]_i_3__79_0 ({\generate_clause_modules[39].clauseModule_n_16 ,\generate_clause_modules[39].clauseModule_n_17 ,\generate_clause_modules[39].clauseModule_n_18 ,\generate_clause_modules[39].clauseModule_n_19 ,\generate_clause_modules[39].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__80_0 ({\generate_clause_modules[38].clauseModule_n_15 ,\generate_clause_modules[38].clauseModule_n_16 ,\generate_clause_modules[38].clauseModule_n_17 ,\generate_clause_modules[38].clauseModule_n_18 ,\generate_clause_modules[38].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_3__81_0 (\generate_clause_modules[33].clauseModule_n_8 ),
        .\variable_3_assignment[1]_i_3__81_1 (\generate_clause_modules[33].clauseModule_n_0 ),
        .\variable_3_assignment[1]_i_3__82_0 ({\generate_clause_modules[30].clauseModule_n_15 ,\generate_clause_modules[30].clauseModule_n_16 ,\generate_clause_modules[30].clauseModule_n_17 ,\generate_clause_modules[30].clauseModule_n_18 ,\generate_clause_modules[30].clauseModule_n_19 }),
        .\variable_3_assignment[1]_i_3__83_0 ({\generate_clause_modules[27].clauseModule_n_16 ,\generate_clause_modules[27].clauseModule_n_17 ,\generate_clause_modules[27].clauseModule_n_18 ,\generate_clause_modules[27].clauseModule_n_19 ,\generate_clause_modules[27].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__84_0 ({\generate_clause_modules[18].clauseModule_n_17 ,\generate_clause_modules[18].clauseModule_n_18 ,\generate_clause_modules[18].clauseModule_n_19 ,\generate_clause_modules[18].clauseModule_n_20 ,\generate_clause_modules[18].clauseModule_n_21 }),
        .\variable_3_assignment[1]_i_3__85_0 ({\generate_clause_modules[15].clauseModule_n_18 ,\generate_clause_modules[15].clauseModule_n_19 ,\generate_clause_modules[15].clauseModule_n_20 ,\generate_clause_modules[15].clauseModule_n_21 ,\generate_clause_modules[15].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_3__86_0 ({\generate_clause_modules[10].clauseModule_n_16 ,\generate_clause_modules[10].clauseModule_n_17 ,\generate_clause_modules[10].clauseModule_n_18 ,\generate_clause_modules[10].clauseModule_n_19 ,\generate_clause_modules[10].clauseModule_n_20 }),
        .\variable_3_assignment[1]_i_3__87_0 ({\generate_clause_modules[9].clauseModule_n_18 ,\generate_clause_modules[9].clauseModule_n_19 ,\generate_clause_modules[9].clauseModule_n_20 ,\generate_clause_modules[9].clauseModule_n_21 ,\generate_clause_modules[9].clauseModule_n_22 }),
        .\variable_3_assignment[1]_i_3__89_0 ({\generate_clause_modules[1].clauseModule_n_16 ,\generate_clause_modules[1].clauseModule_n_17 ,\generate_clause_modules[1].clauseModule_n_18 ,\generate_clause_modules[1].clauseModule_n_19 ,\generate_clause_modules[1].clauseModule_n_20 }),
        .\variable_3_assignment_reg[0] (\generate_clause_modules[56].clauseModule_n_2 ),
        .\variable_3_assignment_reg[0]_0 (\generate_clause_modules[24].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_1 (\generate_clause_modules[88].clauseModule_n_1 ),
        .\variable_3_assignment_reg[0]_10 (\generate_clause_modules[81].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_100 (\generate_clause_modules[10].clauseModule_n_10 ),
        .\variable_3_assignment_reg[0]_101 (\generate_clause_modules[9].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_102 (\generate_clause_modules[8].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_103 (\generate_clause_modules[7].clauseModule_n_15 ),
        .\variable_3_assignment_reg[0]_104 (\generate_clause_modules[6].clauseModule_n_31 ),
        .\variable_3_assignment_reg[0]_105 (\generate_clause_modules[5].clauseModule_n_15 ),
        .\variable_3_assignment_reg[0]_106 (\generate_clause_modules[4].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_107 (\generate_clause_modules[3].clauseModule_n_32 ),
        .\variable_3_assignment_reg[0]_108 (\generate_clause_modules[2].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_109 (\generate_clause_modules[1].clauseModule_n_9 ),
        .\variable_3_assignment_reg[0]_11 (\generate_clause_modules[64].clauseModule_n_0 ),
        .\variable_3_assignment_reg[0]_110 (\generate_clause_modules[0].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_12 (\generate_clause_modules[55].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_13 (\generate_clause_modules[50].clauseModule_n_3 ),
        .\variable_3_assignment_reg[0]_14 (\generate_clause_modules[42].clauseModule_n_1 ),
        .\variable_3_assignment_reg[0]_15 (\generate_clause_modules[31].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_16 (\generate_clause_modules[17].clauseModule_n_10 ),
        .\variable_3_assignment_reg[0]_17 (\generate_clause_modules[11].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_18 (\generate_clause_modules[3].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_19 (\generate_clause_modules[90].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_2 (\generate_clause_modules[0].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_20 (\generate_clause_modules[89].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_21 (\generate_clause_modules[88].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_22 (\generate_clause_modules[87].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_23 (broadcast_implication_reg_rep_n_0),
        .\variable_3_assignment_reg[0]_24 (\generate_clause_modules[86].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_25 (\generate_clause_modules[85].clauseModule_n_27 ),
        .\variable_3_assignment_reg[0]_26 (\generate_clause_modules[84].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_27 (\generate_clause_modules[83].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_28 (\generate_clause_modules[82].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_29 (\generate_clause_modules[81].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_3 (\generate_clause_modules[72].clauseModule_n_1 ),
        .\variable_3_assignment_reg[0]_30 (\generate_clause_modules[80].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_31 (\generate_clause_modules[79].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_32 (\generate_clause_modules[78].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_33 (\generate_clause_modules[77].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_34 (\generate_clause_modules[76].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_35 (\generate_clause_modules[75].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_36 (\generate_clause_modules[74].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_37 (\generate_clause_modules[73].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_38 (\generate_clause_modules[72].clauseModule_n_27 ),
        .\variable_3_assignment_reg[0]_39 (\generate_clause_modules[71].clauseModule_n_14 ),
        .\variable_3_assignment_reg[0]_4 (\generate_clause_modules[79].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_40 (\generate_clause_modules[70].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_41 (\generate_clause_modules[69].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_42 (\generate_clause_modules[68].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_43 (\generate_clause_modules[67].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_44 (\generate_clause_modules[66].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_45 (\generate_clause_modules[65].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_46 (\generate_clause_modules[64].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_47 (\generate_clause_modules[63].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_48 (\generate_clause_modules[62].clauseModule_n_10 ),
        .\variable_3_assignment_reg[0]_49 (\generate_clause_modules[61].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_5 (\generate_clause_modules[68].clauseModule_n_3 ),
        .\variable_3_assignment_reg[0]_50 (\generate_clause_modules[60].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_51 (\generate_clause_modules[59].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_52 (\generate_clause_modules[58].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_53 (\generate_clause_modules[57].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_54 (\generate_clause_modules[56].clauseModule_n_9 ),
        .\variable_3_assignment_reg[0]_55 (\generate_clause_modules[55].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_56 (\generate_clause_modules[54].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_57 (\generate_clause_modules[53].clauseModule_n_14 ),
        .\variable_3_assignment_reg[0]_58 (\generate_clause_modules[52].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_59 (\generate_clause_modules[51].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_6 (\generate_clause_modules[85].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_60 (\generate_clause_modules[50].clauseModule_n_9 ),
        .\variable_3_assignment_reg[0]_61 (\generate_clause_modules[49].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_62 (\generate_clause_modules[48].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_63 (\generate_clause_modules[47].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_64 (\generate_clause_modules[46].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_65 (\generate_clause_modules[45].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_66 (\generate_clause_modules[44].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_67 (\generate_clause_modules[43].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_68 (\generate_clause_modules[42].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_69 (\generate_clause_modules[41].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_7 (\generate_clause_modules[57].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_70 (\generate_clause_modules[40].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_71 (\generate_clause_modules[39].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_72 (\generate_clause_modules[38].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_73 (\generate_clause_modules[37].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_74 (\generate_clause_modules[36].clauseModule_n_29 ),
        .\variable_3_assignment_reg[0]_75 (\generate_clause_modules[35].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_76 (\generate_clause_modules[34].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_77 (\generate_clause_modules[33].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_78 (\generate_clause_modules[32].clauseModule_n_9 ),
        .\variable_3_assignment_reg[0]_79 (\generate_clause_modules[31].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_8 (\generate_clause_modules[37].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_80 (\generate_clause_modules[30].clauseModule_n_8 ),
        .\variable_3_assignment_reg[0]_81 (\generate_clause_modules[29].clauseModule_n_13 ),
        .\variable_3_assignment_reg[0]_82 (\generate_clause_modules[28].clauseModule_n_6 ),
        .\variable_3_assignment_reg[0]_83 (\generate_clause_modules[27].clauseModule_n_28 ),
        .\variable_3_assignment_reg[0]_84 (\generate_clause_modules[26].clauseModule_n_7 ),
        .\variable_3_assignment_reg[0]_85 (\generate_clause_modules[25].clauseModule_n_27 ),
        .\variable_3_assignment_reg[0]_86 (\generate_clause_modules[24].clauseModule_n_33 ),
        .\variable_3_assignment_reg[0]_87 (\generate_clause_modules[23].clauseModule_n_15 ),
        .\variable_3_assignment_reg[0]_88 (\generate_clause_modules[22].clauseModule_n_10 ),
        .\variable_3_assignment_reg[0]_89 (\generate_clause_modules[21].clauseModule_n_31 ),
        .\variable_3_assignment_reg[0]_9 (\generate_clause_modules[82].clauseModule_n_1 ),
        .\variable_3_assignment_reg[0]_90 (\generate_clause_modules[20].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_91 (\generate_clause_modules[19].clauseModule_n_14 ),
        .\variable_3_assignment_reg[0]_92 (\generate_clause_modules[18].clauseModule_n_31 ),
        .\variable_3_assignment_reg[0]_93 (\generate_clause_modules[17].clauseModule_n_15 ),
        .\variable_3_assignment_reg[0]_94 (\generate_clause_modules[16].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_95 (\generate_clause_modules[15].clauseModule_n_30 ),
        .\variable_3_assignment_reg[0]_96 (\generate_clause_modules[14].clauseModule_n_12 ),
        .\variable_3_assignment_reg[0]_97 (\generate_clause_modules[13].clauseModule_n_14 ),
        .\variable_3_assignment_reg[0]_98 (\generate_clause_modules[12].clauseModule_n_32 ),
        .\variable_3_assignment_reg[0]_99 (\generate_clause_modules[11].clauseModule_n_18 ));
  LUT2 #(
    .INIT(4'h1)) 
    implication_valid_o_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(implication_valid_o_i_3_n_0));
  FDRE implication_valid_o_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(implicationSelector_n_564),
        .Q(fifo_wr_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \output_status[0]_i_2 
       (.I0(in4),
        .I1(in5),
        .O(\output_status[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \output_status[0]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[6] ),
        .I1(clear_assignment),
        .O(\output_status[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \output_status[2]_i_2 
       (.I0(s01_axi_aresetn),
        .I1(p_0_in2_in),
        .I2(\FSM_onehot_state_reg_n_0_[6] ),
        .I3(clear_assignment),
        .O(\output_status[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_status_reg[0] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\generate_clause_modules[9].clauseModule_n_9 ),
        .Q(top_status[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_status_reg[1] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\generate_clause_modules[11].clauseModule_n_12 ),
        .Q(top_status[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_status_reg[2] 
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(\generate_clause_modules[11].clauseModule_n_10 ),
        .Q(top_status[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg0[31]_i_1 
       (.I0(op_code_read),
        .I1(s01_axi_aresetn),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg4[0]_i_1 
       (.I0(top_status[0]),
        .I1(write_to_status_reg),
        .I2(s01_axi_wdata[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[10]_i_1 
       (.I0(s01_axi_wdata[10]),
        .I1(write_to_status_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[11]_i_1 
       (.I0(s01_axi_wdata[11]),
        .I1(write_to_status_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[12]_i_1 
       (.I0(s01_axi_wdata[12]),
        .I1(write_to_status_reg),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[13]_i_1 
       (.I0(s01_axi_wdata[13]),
        .I1(write_to_status_reg),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[14]_i_1 
       (.I0(s01_axi_wdata[14]),
        .I1(write_to_status_reg),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \slv_reg4[15]_i_1 
       (.I0(write_to_status_reg),
        .I1(s01_axi_wstrb[1]),
        .I2(\slv_reg4_reg[31] ),
        .I3(\slv_reg4_reg[31]_0 ),
        .I4(\slv_reg4_reg[31]_1 ),
        .I5(slv_reg_wren__2),
        .O(E[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[15]_i_2 
       (.I0(s01_axi_wdata[15]),
        .I1(write_to_status_reg),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[16]_i_1 
       (.I0(s01_axi_wdata[16]),
        .I1(write_to_status_reg),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[17]_i_1 
       (.I0(s01_axi_wdata[17]),
        .I1(write_to_status_reg),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[18]_i_1 
       (.I0(s01_axi_wdata[18]),
        .I1(write_to_status_reg),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[19]_i_1 
       (.I0(s01_axi_wdata[19]),
        .I1(write_to_status_reg),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg4[1]_i_1 
       (.I0(top_status[1]),
        .I1(write_to_status_reg),
        .I2(s01_axi_wdata[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[20]_i_1 
       (.I0(s01_axi_wdata[20]),
        .I1(write_to_status_reg),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[21]_i_1 
       (.I0(s01_axi_wdata[21]),
        .I1(write_to_status_reg),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[22]_i_1 
       (.I0(s01_axi_wdata[22]),
        .I1(write_to_status_reg),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \slv_reg4[23]_i_1 
       (.I0(write_to_status_reg),
        .I1(s01_axi_wstrb[2]),
        .I2(\slv_reg4_reg[31] ),
        .I3(\slv_reg4_reg[31]_0 ),
        .I4(\slv_reg4_reg[31]_1 ),
        .I5(slv_reg_wren__2),
        .O(E[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[23]_i_2 
       (.I0(s01_axi_wdata[23]),
        .I1(write_to_status_reg),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[24]_i_1 
       (.I0(s01_axi_wdata[24]),
        .I1(write_to_status_reg),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[25]_i_1 
       (.I0(s01_axi_wdata[25]),
        .I1(write_to_status_reg),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[26]_i_1 
       (.I0(s01_axi_wdata[26]),
        .I1(write_to_status_reg),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[27]_i_1 
       (.I0(s01_axi_wdata[27]),
        .I1(write_to_status_reg),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[28]_i_1 
       (.I0(s01_axi_wdata[28]),
        .I1(write_to_status_reg),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[29]_i_1 
       (.I0(s01_axi_wdata[29]),
        .I1(write_to_status_reg),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg4[2]_i_1 
       (.I0(top_status[2]),
        .I1(write_to_status_reg),
        .I2(s01_axi_wdata[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[30]_i_1 
       (.I0(s01_axi_wdata[30]),
        .I1(write_to_status_reg),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \slv_reg4[31]_i_1 
       (.I0(write_to_status_reg),
        .I1(s01_axi_wstrb[3]),
        .I2(\slv_reg4_reg[31] ),
        .I3(\slv_reg4_reg[31]_0 ),
        .I4(\slv_reg4_reg[31]_1 ),
        .I5(slv_reg_wren__2),
        .O(E[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[31]_i_2 
       (.I0(s01_axi_wdata[31]),
        .I1(write_to_status_reg),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[3]_i_1 
       (.I0(s01_axi_wdata[3]),
        .I1(write_to_status_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[4]_i_1 
       (.I0(s01_axi_wdata[4]),
        .I1(write_to_status_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[5]_i_1 
       (.I0(s01_axi_wdata[5]),
        .I1(write_to_status_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[6]_i_1 
       (.I0(s01_axi_wdata[6]),
        .I1(write_to_status_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \slv_reg4[7]_i_1 
       (.I0(write_to_status_reg),
        .I1(s01_axi_wstrb[0]),
        .I2(\slv_reg4_reg[31] ),
        .I3(\slv_reg4_reg[31]_0 ),
        .I4(\slv_reg4_reg[31]_1 ),
        .I5(slv_reg_wren__2),
        .O(E[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[7]_i_2 
       (.I0(s01_axi_wdata[7]),
        .I1(write_to_status_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[8]_i_1 
       (.I0(s01_axi_wdata[8]),
        .I1(write_to_status_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \slv_reg4[9]_i_1 
       (.I0(s01_axi_wdata[9]),
        .I1(write_to_status_reg),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8F8F8FFF80808000)) 
    start_implication_finder_i_1
       (.I0(p_0_in2_in),
        .I1(in5),
        .I2(s01_axi_aresetn),
        .I3(\FSM_onehot_state[2]_i_1_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(start_implication_finder_reg_n_0),
        .O(start_implication_finder_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_implication_finder_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(start_implication_finder_i_1_n_0),
        .Q(start_implication_finder_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE00FE00)) 
    write_status_reg_i_1
       (.I0(clear_assignment),
        .I1(\FSM_onehot_state_reg_n_0_[6] ),
        .I2(p_0_in2_in),
        .I3(s01_axi_aresetn),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(write_to_status_reg),
        .O(write_status_reg_i_1_n_0));
  FDRE write_status_reg_reg
       (.C(s01_axi_aclk),
        .CE(1'b1),
        .D(write_status_reg_i_1_n_0),
        .Q(write_to_status_reg),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
