Rwvised classes in System Verilog