// Day 2
// various kinds of D flip-flop

module D_FF(q_non_rst, q_sncr_rst, q_asncr_rst, d_in, clk, rst);

	input d_in;
	input clk;
	input rst;
	output reg q_non_rst;
	output reg q_sncr_rst;
	output reg q_asncr_rst;

	always@(posedge clk)
		q_non_rst <= d_in;

	always@(posedge clk)
		if (rst)
			q_sncr_rst <= 1'b0;
		else
			q_sncr_rst <= d_in;
	
	always@(posedge clk or posedge rst)
		if (rst)
			q_asncr_rst <= 1'b0;
		else
			q_asncr_rst <= d_in;
	
endmodule
				
