0.7
2020.2
Nov 18 2020
09:20:35
/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1623675496,verilog,,/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.srcs/sources_1/new/ws2812.v,,clk_wiz_0,,,../../../../ws2812.gen/sources_1/ip/clk_wiz_0,,,,,
/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1623675496,verilog,,/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../ws2812.gen/sources_1/ip/clk_wiz_0,,,,,
/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.srcs/sim_1/new/tb.v,1623752811,verilog,,,,tb,,,../../../../ws2812.gen/sources_1/ip/clk_wiz_0,,,,,
/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.srcs/sources_1/new/ws2812.v,1623765264,verilog,,/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.srcs/sim_1/new/tb.v,,ws2812,,,../../../../ws2812.gen/sources_1/ip/clk_wiz_0,,,,,
