INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/program_loader_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_loader_tb
