[1] “Vision chips,” http://www.centeye.com/technology/
vision-chips/, accessed: 2017-06-06.
[2] A. Alaghi, C. Li, and J. Hayes, “Stochastic circuits for
real-time image-processing applications,” DAC, 2013.
[3] R. Anderson, D. Gallup, J. T. Barron, J. Kontkanen,
N. Snavely, C. Hernandez, S. Agarwal, and S. M. Seitz, ´
“Jump: Virtual reality video,” SIGGRAPH Asia, 2016.
[4] J. T. Barron, A. Adams, Y. Shih, and C. Hernandez, “Fast
bilateral-space stereo for synthetic defocus,” CVPR, 2015.
[5] B. Barry, C. Brick, F. Connor, D. Donohoe, D. Moloney,
R. Richmond, M. O’Riordan, and V. Toma, “Always-on
vision processing unit for mobile applications.” IEEE
Micro, vol. 35, no. 2, 2015.
[6] K. Bong, S. Choi, C. Kim, S. Kang, Y. Kim, and H.-J.
Yoo, “A 0.62 mw ultra-low-power convolutional-neuralnetwork face-recognition processor and a cis integrated
with always-on haar-like face detector,” ISSCC, 2017.
[7] N. Chandramoorthy, G. Tagliavini, K. Irick, A. Pullini,
S. Advani, S. A. Habsi, M. Cotter, J. Sampson,
V. Narayanan, and L. Benini, “Exploring architectural
heterogeneity in intelligent vision systems,” HPCA, 2015.
[8] H. G. Chen, S. Jayasuriya, J. Yang, J. Stephen, S. Sivaramakrishnan, A. Veeraraghavan, and A. Molnar, “Asp
vision: Optically computing the first layer of convolutional
neural networks using angle sensitive pixels,” CVPR,
2016.
[9] J. Cho, B. Benson, S. Mirzaei, and R. Kastner, “Parallelized architecture of multiple classifiers for face
detection,” ASAP, 2009.
[10] J. Clemons, C.-C. Cheng, I. Frosio, D. Johnson, and S. W.
Keckler, “A patch memory system for image processing
and computer vision,” IEEE/ACM Microarchitecture,
2016.
[11] Z. Du, R. Fasthuber, T. Chen, P. Ienne, L. Li, T. Luo,
X. Feng, Y. Chen, and O. Temam, “ShiDianNao: Shifting
vision processing closer to the sensor,” ISCA, 2015.
[12] C. Farabet, B. Martini, P. Akselrod, S. Talay, Y. LeCun,
and E. Culurciello, “Hardware accelerated convolutional
neural networks for synthetic vision systems,” ISCAS,
2010.
[13] C. Farabet, B. Martini, B. Corda, P. Akselrod, E. Culurciello, and Y. LeCun, “NeuFlow: A runtime reconfigurable
dataflow processor for vision,” CVPRW, 2011.
[14] C. Garcia and M. Delakis, “Convolutional face finder:
A neural architecture for fast and robust face detection,”
PAMI, 2004.
[15] Google, “Cardboard - Google VR,” https://vr.google.com/
cardboard/, accessed: 2017-06-06.
[16] S. Han and M. Philipose, “The case for onloading
continuous high-datarate perception to the phone,” HotOS,
2013.
[17] J. Hauswald, T. Manville, Q. Zheng, R. Dreslinski,
C. Chakrabarti, and T. Mudge, “A hybrid approach to
offloading mobile image classification,” ICASSP, 2014.
[18] D. Hefenbrock, J. Oberg, N. T. N. Thanh, R. Kastner, and
S. B. Baden, “Accelerating Viola-Jones face detection to
fpga-level using gpus,” FCCM, 2010.
[19] M. Hiromoto, K. Nakahara, H. Sugano, Y. Nakamura,
and R. Miyamoto, “A specialized processor suitable for
AdaBoost-based detection with Haar-like features,” CVPR,
2007.
[20] G. B. Huang, M. Ramesh, T. Berg, and E. Learned-Miller,
“Labeled faces in the wild: A database for studying face
recognition in unconstrained environments,” University
of Massachusetts, Amherst, Tech. Rep. 07-49, 2007.
[21] T. Instruments, “Msp430-gcc - open source compiler
for msp430 microcontrollers,” http://www.ti.com/tool/
msp430-gcc-opensource, 2014-2015.
[22] R. LiKamWa, Y. Hou, J. Gao, M. Polansky, and L. Zhong,
“Redeye: Analog convnet image sensor architecture for
continuous mobile vision,” ISCA, 2016.
[23] R. LiKamWa, Z. Wang, A. Carroll, F. X. Lin, and
L. Zhong, “Draining our glass: An energy and heat
characterization of google glass,” APSys, 2014.
[24] M. Mathias, R. Benenson, M. Pedersoli, and L. Van Gool,
“Face detection without bells and whistles,” ECCV, 2014.
[25] T. Moreau, M. Wyse, J. Nelson, A. Sampson, H. Esmaeilzadeh, L. Ceze, and M. Oskin, “SNNAP: Approximate computing on programmable SoCs via neural
acceleration,” HPCA, 2015.
[26] S. Naderiparizi, Y. Zhao, J. Youngquist, A. P. Sample,
and J. R. Smith, “Self-localizing battery-free cameras,”
UbiComp, 2015.
[27] S. Nissen, “Implementation of a fast artificial neural network library (FANN),” Department of Computer Science
University of Copenhagen (DIKU), Tech. Rep., 2003,
http://fann.sf.net.
[28] OpenCores, “Openmsp430,” http://opencores.org/project,
openmsp430, accessed: 2017-06-06.
[29] M. Qazi, M. Sinangil, and A. Chandrakasan, “Challenges
and directions for low-voltage SRAM,” IEEE Design &
Test of Computers, vol. 28, no. 1, 2011.
[30] Qualcomm, “Snapdragon,” https://www.qualcomm.com/
products/snapdragon/processors, accessed: 2017-06-06.
[31] J. Ragan-Kelley, C. Barnes, A. Adams, S. Paris, F. Durand,
and S. Amarasinghe, “Halide: a language and compiler
for optimizing parallelism, locality, and recomputation in
image processing pipelines,” PLDI, 2013.
[32] H. A. Rowley, S. Baluja, and T. Kanade, “Neural networkbased face detection,” PAMI, 1998.
[33] M. Satyanarayanan, “Pervasive computing: vision and
challenges,” IEEE Personal Communications, vol. 8, no. 4,
2001.
[34] D. Scharstein and R. Szeliski, “A taxonomy and evaluation
of dense two-frame stereo correspondence algorithms,”
IJCV, 2002.
[35] Y. Taigman, M. Yang, M. Ranzato, and L. Wolf, “Deepface: Closing the gap to human-level performance in face
verification,” CVPR, 2014.
[36] Teradek, “Sphere - real-time 360 monitoring and live
streaming,” http://teradek.com/collections/sphere-family/,
accessed: 2017-06-06.
[37] C. Ttofis and T. Theocharides, “High-quality real-time
hardware stereo matching based on guided image filtering,”
DATE, 2014.
[38] A. Vasilyev, N. Bhagdikar, A. Pedram, S. Richardson, S. Kvatinsky, and M. Horowitz, “Evaluating programmable architectures for imaging and vision applications,” IEEE/ACM Microarchitecture, 2016.
[39] Videostitch, “Vahana vr,” http://www.video-stitch.com/
live-vr/, accessed: 2017-06-06.
[40] P. Viola and M. J. Jones, “Robust real-time face detection,”
IJCV, 2004.
[41] Z. Wang, E. P. Simoncelli, and A. C. Bovik, “Multiscale
structural similarity for image quality assessment,” IEEE
Asilomar, vol. 2, 2003.
[42] N. Weste and D. Harris, CMOS VLSI Design: A Circuits
and Systems Perspective, 4th ed. Addison-Wesley
Publishing Company, 2010.
[43] Xilinx, “SoCs & MPSoCs,” http://www.origin.xilinx.com/
products/silicon-devices/soc.html, accessed: 2017-06-06.
[44] Q. Yang, “Hardware-efficient bilateral filtering for stereo
matching,” PAMI, 2014.
