library ieee;
use ieee.std_logic_1164.all;

entity extend is
    port(
        imm16  : in  std_logic_vector(15 downto 0);
        signed : in  std_logic;
        imm32  : out std_logic_vector(31 downto 0)
    );
end extend;

architecture synth of extend is
signal last_bit: std_logic;
begin

last_bit <= imm16(15);
imm32 <= ((others => last_bit) & imm16) when (signed = '1') else ((others => '0') & imm16);

end synth;
