

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               2226d269fc1fc024b91ce17180ccf57c  /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_wt/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_wt/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_wt/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_wt/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_wt/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_wt/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cb00; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e468..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe3842e520..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e448..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffe3842e444..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (main.1.sm_70.ptx:41) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:62) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:59) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:62) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12b8 (main.1.sm_70.ptx:644) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1480) mov.u32 %r1230, 4127;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c0 (main.1.sm_70.ptx:645) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1064) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1059) @%p9 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (main.1.sm_70.ptx:1060) bra.uni BB0_7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a98 (main.1.sm_70.ptx:1060) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1480) mov.u32 %r1230, 4127;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2278 (main.1.sm_70.ptx:1476) @%p7 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1480) mov.u32 %r1230, 4127;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2280 (main.1.sm_70.ptx:1477) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1064) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2660 (main.1.sm_70.ptx:1603) @%p26 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a8 (main.1.sm_70.ptx:1615) add.s32 %r1245, %r1245, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1617) @%p27 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (main.1.sm_70.ptx:1619) ld.param.u64 %rd30, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26d0 (main.1.sm_70.ptx:1621) @%p28 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2808 (main.1.sm_70.ptx:1700) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1627) @%p29 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2808 (main.1.sm_70.ptx:1700) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1530236
gpu_sim_insn = 276736000
gpu_ipc =     180.8453
gpu_tot_sim_cycle = 1530236
gpu_tot_sim_insn = 276736000
gpu_tot_ipc =     180.8453
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4976% 
gpu_tot_occupancy = 12.4976% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0080
partiton_level_parallism_total  =       0.0080
partiton_level_parallism_util =       1.5431
partiton_level_parallism_util_total  =       1.5431
L2_BW  =       0.2909 GB/Sec
L2_BW_total  =       0.2909 GB/Sec
gpu_total_sim_rate=69218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273408
	L1D_total_cache_misses = 11264
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267320, 267320, 267320, 267320, 267320, 267320, 267320, 267320, 
gpgpu_n_tot_thrd_icount = 276881408
gpgpu_n_tot_w_icount = 8652544
gpgpu_n_stall_shd_mem = 738880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 9216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:129174	W0_Scoreboard:15717818	W1:0	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8550144
single_issue_nums: WS0:2138560	WS1:2138560	WS2:2138560	WS3:2138560	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 368640 {40:9216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73728 {8:9216,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 1159 
max_icnt2mem_latency = 357 
maxmrqlatency = 37 
max_icnt2sh_latency = 95 
averagemflatency = 706 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 3 
mrq_lat_table:3718 	3445 	1673 	686 	123 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	662 	2029 	9415 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	210 	16 	60 	8786 	1698 	581 	638 	299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9732 	2143 	187 	122 	92 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	7 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515860   1515788         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1515883   1515818         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516135   1516076         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1516156   1516104         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516065   1516009         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1516345   1516276         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1516250   1516187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1516273   1516257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1516181   1516169         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1516626   1516194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1516360   1515935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1516381   1515973         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1516402   1516000         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1516426   1516024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1517103   1516108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1517123   1516134         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516494   1515470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516517   1515496         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516832   1515758         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516852   1515783         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516758   1515687         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516781   1515717         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516691   1515627         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516771   1515654         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516459   1515566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516486   1515594         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516225   1515333         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516250   1515361         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516277   1515386         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516302   1515413         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516389   1515498         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516415   1515527         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9728/128 = 76.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 9216
min_bank_accesses = 0!
chip skew: 320/256 = 1.25
average mf latency per bank:
dram[0]:       2141       869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        884       863    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        854       868    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        850       861    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        855       869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        851       868    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        862       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        857       868    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        867       873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        862       867    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        892       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        887       865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        884       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        884       865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        879       872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        876       865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        877       866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        872       861    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        877       864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        874       859    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        877       866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        871       860    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        873       864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        872       862    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        866       864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        864       860    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        869       864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        863       859    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        871       862    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        862       858    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        869       863    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        864       860    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1048      1035         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1036      1038         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1038      1021         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1036      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1028      1047         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        919      1051         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        911      1043         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        911      1080         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        911      1108         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        891      1069         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        882      1054         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        885      1035         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        869      1059         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1057      1038         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1096      1043         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1091      1049         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1091      1005         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:       1091      1027         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1138      1012         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1147       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:       1123      1017         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:       1117       936         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1085       932         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1159       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1046       940         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1056       943         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1036       946         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1039       949         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1051       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1036       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1048       927         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1034       930         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148688 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=319 n_wr_bk=0 bw_util=0.0002916
n_activity=1087 dram_eff=0.3082
bk0: 8a 1148860i bk1: 8a 1148901i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.004769
Bank_Level_Parallism_Col = 1.004992
Bank_Level_Parallism_Ready = 1.002985
write_to_read_ratio_blp_rw_average = 0.913478
GrpLevelPara = 1.004992 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 335 
Wasted_Col = 270 
Wasted_Row = 24 
Idle = 1148400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148688 
Read = 16 
Write = 319 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 335 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 335 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000563954
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1089 dram_eff=0.3085
bk0: 8a 1148845i bk1: 8a 1148907i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.915309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 282 
Wasted_Row = 24 
Idle = 1148387 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000557862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1126 dram_eff=0.2984
bk0: 8a 1148854i bk1: 8a 1148908i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.913907
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 272 
Wasted_Row = 24 
Idle = 1148397 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000454297
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1094 dram_eff=0.3071
bk0: 8a 1148846i bk1: 8a 1148913i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.914333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 275 
Wasted_Row = 24 
Idle = 1148394 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 233 
rwq = 0 
CCDLc_limit_alone = 233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000553511
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1114 dram_eff=0.3016
bk0: 8a 1148868i bk1: 8a 1148918i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.028765
Bank_Level_Parallism_Col = 1.030195
Bank_Level_Parallism_Ready = 1.023810
write_to_read_ratio_blp_rw_average = 0.907638
GrpLevelPara = 1.030195 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 231 
Wasted_Row = 24 
Idle = 1148438 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 189 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000325492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148688 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1010 dram_eff=0.3327
bk0: 8a 1148854i bk1: 8a 1148909i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.042975
Bank_Level_Parallism_Col = 1.039655
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.910345
GrpLevelPara = 1.039655 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 248 
Wasted_Row = 21 
Idle = 1148424 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 206 
rwq = 0 
CCDLc_limit_alone = 206 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148688 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000297 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000510866
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1031 dram_eff=0.3259
bk0: 8a 1148857i bk1: 8a 1148914i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.034884
Bank_Level_Parallism_Col = 1.036585
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.909408
GrpLevelPara = 1.036585 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 242 
Wasted_Row = 24 
Idle = 1148427 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000442983
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1040 dram_eff=0.3231
bk0: 8a 1148857i bk1: 8a 1148909i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.006410
Bank_Level_Parallism_Col = 1.006711
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.912752
GrpLevelPara = 1.006711 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 264 
Wasted_Row = 24 
Idle = 1148405 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000583101
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1068 dram_eff=0.3146
bk0: 8a 1148859i bk1: 8a 1148906i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.004792
Bank_Level_Parallism_Col = 1.005017
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.913043
GrpLevelPara = 1.005017 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 266 
Wasted_Row = 24 
Idle = 1148403 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000592674
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1039 dram_eff=0.3234
bk0: 8a 1148860i bk1: 8a 1148910i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.003215
Bank_Level_Parallism_Col = 1.003367
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.912458
GrpLevelPara = 1.003367 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 262 
Wasted_Row = 24 
Idle = 1148407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000584842
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1057 dram_eff=0.3179
bk0: 8a 1148852i bk1: 8a 1148918i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.014634
Bank_Level_Parallism_Col = 1.015332
Bank_Level_Parallism_Ready = 1.014881
write_to_read_ratio_blp_rw_average = 0.911414
GrpLevelPara = 1.015332 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 255 
Wasted_Row = 24 
Idle = 1148414 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00055003
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1048 dram_eff=0.3206
bk0: 8a 1148857i bk1: 8a 1148904i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.014423
Bank_Level_Parallism_Col = 1.015101
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.912752
GrpLevelPara = 1.015101 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 264 
Wasted_Row = 24 
Idle = 1148405 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000480406
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1014 dram_eff=0.3314
bk0: 8a 1148843i bk1: 8a 1148901i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.017214
Bank_Level_Parallism_Col = 1.018003
Bank_Level_Parallism_Ready = 1.014881
write_to_read_ratio_blp_rw_average = 0.914894
GrpLevelPara = 1.018003 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 279 
Wasted_Row = 24 
Idle = 1148390 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0005509
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1108 dram_eff=0.3032
bk0: 8a 1148854i bk1: 8a 1148907i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.014423
Bank_Level_Parallism_Col = 1.015101
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.912752
GrpLevelPara = 1.015101 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 264 
Wasted_Row = 24 
Idle = 1148405 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 222 
rwq = 0 
CCDLc_limit_alone = 222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000396857
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1027 dram_eff=0.3272
bk0: 8a 1148847i bk1: 8a 1148911i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.006329
Bank_Level_Parallism_Col = 1.006623
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.913907
GrpLevelPara = 1.006623 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 272 
Wasted_Row = 24 
Idle = 1148397 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000561344
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148687 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002924
n_activity=1041 dram_eff=0.3228
bk0: 8a 1148843i bk1: 8a 1148922i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.004792
Bank_Level_Parallism_Col = 1.005017
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.913043
GrpLevelPara = 1.005017 

BW Util details:
bwutil = 0.000292 
total_CMD = 1149029 
util_bw = 336 
Wasted_Col = 266 
Wasted_Row = 24 
Idle = 1148403 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148687 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000500423
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=273 n_rd=16 n_rd_L2_A=0 n_write=257 n_wr_bk=0 bw_util=0.0002376
n_activity=838 dram_eff=0.3258
bk0: 8a 1148904i bk1: 8a 1148915i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985348
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992218
Bank_Level_Parallism = 1.024000
Bank_Level_Parallism_Col = 1.023256
Bank_Level_Parallism_Ready = 1.025641
write_to_read_ratio_blp_rw_average = 0.890063
GrpLevelPara = 1.023256 

BW Util details:
bwutil = 0.000238 
total_CMD = 1149029 
util_bw = 273 
Wasted_Col = 204 
Wasted_Row = 23 
Idle = 1148529 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 257 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 273 
total_req = 273 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 273 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003597 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000395987
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=892 dram_eff=0.3049
bk0: 8a 1148909i bk1: 8a 1148916i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.018145
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.888889
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 200 
Wasted_Row = 24 
Idle = 1148533 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000372488
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=872 dram_eff=0.3119
bk0: 8a 1148909i bk1: 8a 1148920i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.037267
Bank_Level_Parallism_Col = 1.010684
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.888889
GrpLevelPara = 1.010684 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 199 
Wasted_Row = 12 
Idle = 1148546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000369878
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=858 dram_eff=0.317
bk0: 8a 1148915i bk1: 8a 1148910i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.063158
Bank_Level_Parallism_Col = 1.036957
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.886957
GrpLevelPara = 1.036957 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 12 
Idle = 1148554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000442983
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=841 dram_eff=0.3234
bk0: 8a 1148905i bk1: 8a 1148905i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.048387
Bank_Level_Parallism_Col = 1.020790
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.891892
GrpLevelPara = 1.020790 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 212 
Wasted_Row = 12 
Idle = 1148533 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000475184
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=901 dram_eff=0.3019
bk0: 8a 1148908i bk1: 8a 1148914i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.049587
Bank_Level_Parallism_Col = 1.023454
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.889126
GrpLevelPara = 1.023454 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 200 
Wasted_Row = 12 
Idle = 1148545 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000397727
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=871 dram_eff=0.3123
bk0: 8a 1148916i bk1: 8a 1148906i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.076271
Bank_Level_Parallism_Col = 1.050328
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.886214
GrpLevelPara = 1.050328 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 188 
Wasted_Row = 12 
Idle = 1148557 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000264571
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=838 dram_eff=0.3246
bk0: 8a 1148907i bk1: 8a 1148911i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.040650
Bank_Level_Parallism_Col = 1.043103
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.887931
GrpLevelPara = 1.043103 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 1148537 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000394246
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=916 dram_eff=0.2969
bk0: 8a 1148922i bk1: 8a 1148908i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.018330
Bank_Level_Parallism_Col = 1.019438
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.887689
GrpLevelPara = 1.019438 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 195 
Wasted_Row = 24 
Idle = 1148538 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000286329
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=923 dram_eff=0.2947
bk0: 8a 1148912i bk1: 8a 1148908i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.026157
Bank_Level_Parallism_Col = 1.027719
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.889126
GrpLevelPara = 1.027719 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 201 
Wasted_Row = 24 
Idle = 1148532 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000238462
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=973 dram_eff=0.2795
bk0: 8a 1148913i bk1: 8a 1148913i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.022312
Bank_Level_Parallism_Col = 1.023656
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.888172
GrpLevelPara = 1.023656 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 197 
Wasted_Row = 24 
Idle = 1148536 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000210613
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=988 dram_eff=0.2753
bk0: 8a 1148915i bk1: 8a 1148927i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.004115
Bank_Level_Parallism_Col = 1.004367
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.886463
GrpLevelPara = 1.004367 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 190 
Wasted_Row = 24 
Idle = 1148543 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000225408
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=1011 dram_eff=0.269
bk0: 8a 1148920i bk1: 8a 1148924i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.008299
Bank_Level_Parallism_Col = 1.008811
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.885463
GrpLevelPara = 1.008811 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 186 
Wasted_Row = 24 
Idle = 1148547 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000193207
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=1057 dram_eff=0.2573
bk0: 8a 1148922i bk1: 8a 1148929i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.019149
Bank_Level_Parallism_Col = 1.020362
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.882353
GrpLevelPara = 1.020362 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 174 
Wasted_Row = 24 
Idle = 1148559 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000178412
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=982 dram_eff=0.277
bk0: 8a 1148918i bk1: 8a 1148913i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.016293
Bank_Level_Parallism_Col = 1.017279
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.887689
GrpLevelPara = 1.017279 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 195 
Wasted_Row = 24 
Idle = 1148538 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000210613
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149029 n_nop=1148751 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002367
n_activity=957 dram_eff=0.2842
bk0: 8a 1148912i bk1: 8a 1148908i bk2: 0a 1149029i bk3: 0a 1149029i bk4: 0a 1149029i bk5: 0a 1149029i bk6: 0a 1149029i bk7: 0a 1149029i bk8: 0a 1149029i bk9: 0a 1149029i bk10: 0a 1149029i bk11: 0a 1149029i bk12: 0a 1149029i bk13: 0a 1149029i bk14: 0a 1149029i bk15: 0a 1149029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.003937
Bank_Level_Parallism_Col = 1.004167
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.891667
GrpLevelPara = 1.004167 

BW Util details:
bwutil = 0.000237 
total_CMD = 1149029 
util_bw = 272 
Wasted_Col = 212 
Wasted_Row = 24 
Idle = 1148521 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1149029 
n_nop = 1148751 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000264571

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1247, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 161, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0417
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12288
icnt_total_pkts_simt_to_mem=12288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12288
Req_Network_cycles = 1530236
Req_Network_injected_packets_per_cycle =       0.0080 
Req_Network_conflicts_per_cycle =       0.0043
Req_Network_conflicts_per_cycle_util =       0.8345
Req_Bank_Level_Parallism =       1.5431
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 12288
Reply_Network_cycles = 1530236
Reply_Network_injected_packets_per_cycle =        0.0080
Reply_Network_conflicts_per_cycle =        0.0075
Reply_Network_conflicts_per_cycle_util =       1.3982
Reply_Bank_Level_Parallism =       1.4923
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 38 sec (3998 sec)
gpgpu_simulation_rate = 69218 (inst/sec)
gpgpu_simulation_rate = 382 (cycle/sec)
gpgpu_silicon_slowdown = 2963350x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e468..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe3842e520..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e448..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffe3842e444..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1529773
gpu_sim_insn = 276736000
gpu_ipc =     180.9000
gpu_tot_sim_cycle = 3060009
gpu_tot_sim_insn = 553472000
gpu_tot_ipc =     180.8727
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4977% 
gpu_tot_occupancy = 12.4977% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0080
partiton_level_parallism_total  =       0.0080
partiton_level_parallism_util =       1.4909
partiton_level_parallism_util_total  =       1.5166
L2_BW  =       0.2910 GB/Sec
L2_BW_total  =       0.2909 GB/Sec
gpu_total_sim_rate=66860

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546816
	L1D_total_cache_misses = 22528
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267320, 267320, 267320, 267320, 267320, 267320, 267320, 267320, 
gpgpu_n_tot_thrd_icount = 553762816
gpgpu_n_tot_w_icount = 17305088
gpgpu_n_stall_shd_mem = 1477760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 18432
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 18432
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1984
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:257824	W0_Scoreboard:31428208	W1:0	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17100288
single_issue_nums: WS0:4277120	WS1:4277120	WS2:4277120	WS3:4277120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 737280 {40:18432,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 147456 {8:18432,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 1159 
max_icnt2mem_latency = 357 
maxmrqlatency = 37 
max_icnt2sh_latency = 95 
averagemflatency = 696 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 3 
mrq_lat_table:7350 	6962 	3253 	1087 	209 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1428 	4322 	18505 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	425 	33 	120 	17539 	2023 	1024 	2856 	556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	19011 	4710 	503 	216 	124 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	14 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515860   1515788         0         0   1522334   1522156         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1515883   1515818         0         0   1521155   1522153         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516135   1516076         0         0   1521147   1522152         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1516156   1516104         0         0   1521141   1522149         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516065   1516009         0         0   1521134   1522148         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1516345   1516276         0         0   1521131   1522144         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1516250   1516187         0         0   1521381   1522373         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1516273   1516257         0         0   1521373   1522370         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1516181   1516169         0         0   1521366   1522406         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1516626   1516194         0         0   1521358   1522402         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1516360   1515935         0         0   1521775   1522398         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1516381   1515973         0         0   1521767   1522418         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1516402   1516000         0         0   1521760   1522414         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1516426   1516024         0         0   1521752   1522413         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1517103   1516108         0         0   1521751   1522409         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1517123   1516134         0         0   1522326   1522405         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516494   1515470         0         0   1522318   1522401         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516517   1515496         0         0   1522313   1522437         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516832   1515758         0         0   1522305   1522365         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516852   1515783         0         0   1522361   1522362         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516758   1515687         0         0   1522353   1522361         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516781   1515717         0         0   1522346   1522357         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516691   1515627         0         0   1522338   1522355         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516771   1515654         0         0   1522337   1522354         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516459   1515566         0         0   1522389   1522350         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516486   1515594         0         0   1522173   1522349         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516225   1515333         0         0   1522172   1522346         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516250   1515361         0         0   1522168   1522345         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516277   1515386         0         0   1522165   1522342         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516302   1515413         0         0   1522164   1522341         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516389   1515498         0         0   1522161   1522338         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516415   1515527         0         0   1522157   1522337         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18944/192 = 98.666664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192       128         0         0       191       128         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128       128         0         0       129       128         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[23]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[29]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[31]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
total dram writes = 18432
min_bank_accesses = 0!
chip skew: 640/512 = 1.25
average mf latency per bank:
dram[0]:       2209       959    none      none         801       807    none      none      none      none      none      none      none      none      none      none  
dram[1]:        949       948    none      none        2107       808    none      none      none      none      none      none      none      none      none      none  
dram[2]:        889       958    none      none         813       805    none      none      none      none      none      none      none      none      none      none  
dram[3]:        882       946    none      none         812       807    none      none      none      none      none      none      none      none      none      none  
dram[4]:        897       959    none      none         811       806    none      none      none      none      none      none      none      none      none      none  
dram[5]:        890       953    none      none         807       804    none      none      none      none      none      none      none      none      none      none  
dram[6]:        910       960    none      none         806       813    none      none      none      none      none      none      none      none      none      none  
dram[7]:        902       953    none      none         807       810    none      none      none      none      none      none      none      none      none      none  
dram[8]:        922       963    none      none         806       810    none      none      none      none      none      none      none      none      none      none  
dram[9]:        914       952    none      none         806       811    none      none      none      none      none      none      none      none      none      none  
dram[10]:        973       960    none      none         802       810    none      none      none      none      none      none      none      none      none      none  
dram[11]:        965       950    none      none         802       809    none      none      none      none      none      none      none      none      none      none  
dram[12]:        959       961    none      none         801       808    none      none      none      none      none      none      none      none      none      none  
dram[13]:        956       951    none      none         802       808    none      none      none      none      none      none      none      none      none      none  
dram[14]:        941       962    none      none         805       808    none      none      none      none      none      none      none      none      none      none  
dram[15]:        934       950    none      none         811       810    none      none      none      none      none      none      none      none      none      none  
dram[16]:        966       956    none      none         811       809    none      none      none      none      none      none      none      none      none      none  
dram[17]:        956       946    none      none         815       808    none      none      none      none      none      none      none      none      none      none  
dram[18]:        967       954    none      none         815       803    none      none      none      none      none      none      none      none      none      none  
dram[19]:        959       944    none      none         814       804    none      none      none      none      none      none      none      none      none      none  
dram[20]:        967       956    none      none         819       805    none      none      none      none      none      none      none      none      none      none  
dram[21]:        956       945    none      none         815       802    none      none      none      none      none      none      none      none      none      none  
dram[22]:        963       954    none      none         814       805    none      none      none      none      none      none      none      none      none      none  
dram[23]:        957       947    none      none         812       805    none      none      none      none      none      none      none      none      none      none  
dram[24]:        955       954    none      none         813       803    none      none      none      none      none      none      none      none      none      none  
dram[25]:        949       945    none      none         807       803    none      none      none      none      none      none      none      none      none      none  
dram[26]:        958       954    none      none         806       803    none      none      none      none      none      none      none      none      none      none  
dram[27]:        948       943    none      none         806       802    none      none      none      none      none      none      none      none      none      none  
dram[28]:        961       952    none      none         808       802    none      none      none      none      none      none      none      none      none      none  
dram[29]:        947       943    none      none         808       802    none      none      none      none      none      none      none      none      none      none  
dram[30]:        959       953    none      none         808       803    none      none      none      none      none      none      none      none      none      none  
dram[31]:        949       945    none      none         806       802    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1048      1035         0         0       923      1032         0         0         0         0         0         0         0         0         0         0
dram[1]:       1036      1038         0         0      1043      1023         0         0         0         0         0         0         0         0         0         0
dram[2]:       1038      1021         0         0      1034      1024         0         0         0         0         0         0         0         0         0         0
dram[3]:       1036      1024         0         0      1037      1027         0         0         0         0         0         0         0         0         0         0
dram[4]:       1028      1047         0         0      1035      1017         0         0         0         0         0         0         0         0         0         0
dram[5]:        919      1051         0         0      1029      1011         0         0         0         0         0         0         0         0         0         0
dram[6]:        911      1043         0         0       921      1036         0         0         0         0         0         0         0         0         0         0
dram[7]:        911      1080         0         0       915      1027         0         0         0         0         0         0         0         0         0         0
dram[8]:        911      1108         0         0       915      1032         0         0         0         0         0         0         0         0         0         0
dram[9]:        891      1069         0         0       915      1047         0         0         0         0         0         0         0         0         0         0
dram[10]:        882      1054         0         0       877      1029         0         0         0         0         0         0         0         0         0         0
dram[11]:        885      1035         0         0       876      1028         0         0         0         0         0         0         0         0         0         0
dram[12]:        869      1059         0         0       879       997         0         0         0         0         0         0         0         0         0         0
dram[13]:       1057      1038         0         0       875      1018         0         0         0         0         0         0         0         0         0         0
dram[14]:       1096      1043         0         0      1055      1006         0         0         0         0         0         0         0         0         0         0
dram[15]:       1091      1049         0         0      1075      1027         0         0         0         0         0         0         0         0         0         0
dram[16]:       1091      1005         0         0      1076      1015         0         0         0         0         0         0         0         0         0         0
dram[17]:       1091      1027         0         0      1076      1020         0         0         0         0         0         0         0         0         0         0
dram[18]:       1138      1012         0         0      1071       999         0         0         0         0         0         0         0         0         0         0
dram[19]:       1147       996         0         0      1091      1013         0         0         0         0         0         0         0         0         0         0
dram[20]:       1123      1017         0         0      1099       990         0         0         0         0         0         0         0         0         0         0
dram[21]:       1117       936         0         0      1084       927         0         0         0         0         0         0         0         0         0         0
dram[22]:       1085       932         0         0      1076       944         0         0         0         0         0         0         0         0         0         0
dram[23]:       1159       957         0         0      1064       934         0         0         0         0         0         0         0         0         0         0
dram[24]:       1046       940         0         0      1089       937         0         0         0         0         0         0         0         0         0         0
dram[25]:       1056       943         0         0      1044       929         0         0         0         0         0         0         0         0         0         0
dram[26]:       1036       946         0         0      1044       926         0         0         0         0         0         0         0         0         0         0
dram[27]:       1039       949         0         0      1037       929         0         0         0         0         0         0         0         0         0         0
dram[28]:       1051       922         0         0      1033       932         0         0         0         0         0         0         0         0         0         0
dram[29]:       1036       924         0         0      1036       916         0         0         0         0         0         0         0         0         0         0
dram[30]:       1048       927         0         0      1031       936         0         0         0         0         0         0         0         0         0         0
dram[31]:       1034       930         0         0      1025       920         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297111 n_act=6 n_pre=2 n_ref_event=0 n_req=591 n_rd=16 n_rd_L2_A=0 n_write=575 n_wr_bk=0 bw_util=0.0002572
n_activity=2031 dram_eff=0.291
bk0: 8a 2297541i bk1: 8a 2297582i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297639i bk5: 0a 2297632i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989848
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993043
Bank_Level_Parallism = 1.002901
Bank_Level_Parallism_Col = 1.002988
Bank_Level_Parallism_Ready = 1.001692
write_to_read_ratio_blp_rw_average = 0.948207
GrpLevelPara = 1.002988 

BW Util details:
bwutil = 0.000257 
total_CMD = 2297710 
util_bw = 591 
Wasted_Col = 419 
Wasted_Row = 24 
Idle = 2296676 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 359 
rwq = 0 
CCDLc_limit_alone = 359 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297111 
Read = 16 
Write = 575 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 591 
total_req = 591 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 591 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000327282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297047 n_act=6 n_pre=2 n_ref_event=0 n_req=655 n_rd=16 n_rd_L2_A=0 n_write=639 n_wr_bk=0 bw_util=0.0002851
n_activity=2079 dram_eff=0.3151
bk0: 8a 2297526i bk1: 8a 2297588i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297578i bk5: 0a 2297618i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990840
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993740
Bank_Level_Parallism = 1.000845
Bank_Level_Parallism_Col = 1.000867
Bank_Level_Parallism_Ready = 1.001527
write_to_read_ratio_blp_rw_average = 0.954939
GrpLevelPara = 1.000867 

BW Util details:
bwutil = 0.000285 
total_CMD = 2297710 
util_bw = 655 
Wasted_Col = 505 
Wasted_Row = 24 
Idle = 2296526 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297047 
Read = 16 
Write = 639 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 655 
total_req = 655 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 655 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000461329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2142 dram_eff=0.3063
bk0: 8a 2297535i bk1: 8a 2297589i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297562i bk5: 0a 2297637i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.954506
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 493 
Wasted_Row = 24 
Idle = 2296537 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000401269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2142 dram_eff=0.3063
bk0: 8a 2297527i bk1: 8a 2297594i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297570i bk5: 0a 2297629i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.000851
Bank_Level_Parallism_Col = 1.000873
Bank_Level_Parallism_Ready = 1.001524
write_to_read_ratio_blp_rw_average = 0.954585
GrpLevelPara = 1.000873 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 495 
Wasted_Row = 24 
Idle = 2296535 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000402575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2133 dram_eff=0.3075
bk0: 8a 2297549i bk1: 8a 2297599i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297561i bk5: 0a 2297625i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.015734
Bank_Level_Parallism_Col = 1.016158
Bank_Level_Parallism_Ready = 1.013720
write_to_read_ratio_blp_rw_average = 0.953321
GrpLevelPara = 1.016158 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 464 
Wasted_Row = 24 
Idle = 2296566 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000335116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297047 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2021 dram_eff=0.3246
bk0: 8a 2297535i bk1: 8a 2297590i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297574i bk5: 0a 2297628i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.028144
Bank_Level_Parallism_Col = 1.026126
Bank_Level_Parallism_Ready = 1.016768
write_to_read_ratio_blp_rw_average = 0.953153
GrpLevelPara = 1.026126 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 460 
Wasted_Row = 21 
Idle = 2296573 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297047 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000369934
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297047 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=1945 dram_eff=0.3373
bk0: 8a 2297538i bk1: 8a 2297595i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297571i bk5: 0a 2297615i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.039753
Bank_Level_Parallism_Col = 1.039891
Bank_Level_Parallism_Ready = 1.022866
write_to_read_ratio_blp_rw_average = 0.952856
GrpLevelPara = 1.039891 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 452 
Wasted_Row = 24 
Idle = 2296578 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297047 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000384296
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=1963 dram_eff=0.3342
bk0: 8a 2297538i bk1: 8a 2297590i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297562i bk5: 0a 2297610i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.029260
Bank_Level_Parallism_Col = 1.030035
Bank_Level_Parallism_Ready = 1.018293
write_to_read_ratio_blp_rw_average = 0.954064
GrpLevelPara = 1.030035 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 482 
Wasted_Row = 24 
Idle = 2296548 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000466987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2016 dram_eff=0.3254
bk0: 8a 2297540i bk1: 8a 2297587i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297571i bk5: 0a 2297609i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008482
Bank_Level_Parallism_Col = 1.008703
Bank_Level_Parallism_Ready = 1.007622
write_to_read_ratio_blp_rw_average = 0.954743
GrpLevelPara = 1.008703 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 499 
Wasted_Row = 24 
Idle = 2296531 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000471339
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=1988 dram_eff=0.33
bk0: 8a 2297541i bk1: 8a 2297591i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297560i bk5: 0a 2297610i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.003361
Bank_Level_Parallism_Col = 1.003448
Bank_Level_Parallism_Ready = 1.004573
write_to_read_ratio_blp_rw_average = 0.955172
GrpLevelPara = 1.003448 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 510 
Wasted_Row = 24 
Idle = 2296520 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 450 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000486136
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2017 dram_eff=0.3252
bk0: 8a 2297533i bk1: 8a 2297599i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297565i bk5: 0a 2297606i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.016184
Bank_Level_Parallism_Col = 1.016608
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.954545
GrpLevelPara = 1.016608 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 494 
Wasted_Row = 24 
Idle = 2296536 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000447837
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=1991 dram_eff=0.3295
bk0: 8a 2297538i bk1: 8a 2297585i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297558i bk5: 0a 2297608i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.018565
Bank_Level_Parallism_Col = 1.019048
Bank_Level_Parallism_Ready = 1.016768
write_to_read_ratio_blp_rw_average = 0.954978
GrpLevelPara = 1.019048 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 505 
Wasted_Row = 24 
Idle = 2296525 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000436522
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=1990 dram_eff=0.3296
bk0: 8a 2297524i bk1: 8a 2297582i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297569i bk5: 0a 2297610i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.017647
Bank_Level_Parallism_Col = 1.018103
Bank_Level_Parallism_Ready = 1.016768
write_to_read_ratio_blp_rw_average = 0.955172
GrpLevelPara = 1.018103 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 510 
Wasted_Row = 24 
Idle = 2296520 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 450 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000428688
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2071 dram_eff=0.3168
bk0: 8a 2297535i bk1: 8a 2297588i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297556i bk5: 0a 2297614i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008382
Bank_Level_Parallism_Col = 1.008598
Bank_Level_Parallism_Ready = 1.010671
write_to_read_ratio_blp_rw_average = 0.955288
GrpLevelPara = 1.008598 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 513 
Wasted_Row = 24 
Idle = 2296517 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000377767
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2039 dram_eff=0.3217
bk0: 8a 2297528i bk1: 8a 2297592i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297564i bk5: 0a 2297623i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.003376
Bank_Level_Parallism_Col = 1.003463
Bank_Level_Parallism_Ready = 1.003049
write_to_read_ratio_blp_rw_average = 0.954978
GrpLevelPara = 1.003463 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 505 
Wasted_Row = 24 
Idle = 2296525 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000405186
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297046 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002855
n_activity=2015 dram_eff=0.3256
bk0: 8a 2297524i bk1: 8a 2297603i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297557i bk5: 0a 2297626i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.002536
Bank_Level_Parallism_Col = 1.002602
Bank_Level_Parallism_Ready = 1.003049
write_to_read_ratio_blp_rw_average = 0.954900
GrpLevelPara = 1.002602 

BW Util details:
bwutil = 0.000286 
total_CMD = 2297710 
util_bw = 656 
Wasted_Col = 503 
Wasted_Row = 24 
Idle = 2296527 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297046 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000430429
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297110 n_act=6 n_pre=2 n_ref_event=0 n_req=593 n_rd=16 n_rd_L2_A=0 n_write=577 n_wr_bk=0 bw_util=0.0002581
n_activity=1809 dram_eff=0.3278
bk0: 8a 2297585i bk1: 8a 2297596i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297555i bk5: 0a 2297619i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989882
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993068
Bank_Level_Parallism = 1.011257
Bank_Level_Parallism_Col = 1.010607
Bank_Level_Parallism_Ready = 1.011804
write_to_read_ratio_blp_rw_average = 0.949855
GrpLevelPara = 1.010607 

BW Util details:
bwutil = 0.000258 
total_CMD = 2297710 
util_bw = 593 
Wasted_Col = 450 
Wasted_Row = 23 
Idle = 2296644 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297110 
Read = 16 
Write = 577 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 593 
total_req = 593 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 593 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001667 
queue_avg = 0.000374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00037385
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297173 n_act=6 n_pre=2 n_ref_event=0 n_req=529 n_rd=16 n_rd_L2_A=0 n_write=513 n_wr_bk=0 bw_util=0.0002302
n_activity=1718 dram_eff=0.3079
bk0: 8a 2297590i bk1: 8a 2297597i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297615i bk5: 0a 2297608i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988658
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992203
Bank_Level_Parallism = 1.009474
Bank_Level_Parallism_Col = 1.009783
Bank_Level_Parallism_Ready = 1.005671
write_to_read_ratio_blp_rw_average = 0.943478
GrpLevelPara = 1.009783 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 529 
Wasted_Col = 397 
Wasted_Row = 24 
Idle = 2296760 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 337 
rwq = 0 
CCDLc_limit_alone = 337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297173 
Read = 16 
Write = 513 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 529 
total_req = 529 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 529 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000324236
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1718 dram_eff=0.3073
bk0: 8a 2297590i bk1: 8a 2297601i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297610i bk5: 0a 2297627i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.019523
Bank_Level_Parallism_Col = 1.005525
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.942541
GrpLevelPara = 1.005525 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 382 
Wasted_Row = 12 
Idle = 2296788 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 326 
rwq = 0 
CCDLc_limit_alone = 326 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000304651
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1677 dram_eff=0.3148
bk0: 8a 2297596i bk1: 8a 2297591i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297618i bk5: 0a 2297621i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.048998
Bank_Level_Parallism_Col = 1.031746
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.941043
GrpLevelPara = 1.031746 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 358 
Wasted_Row = 12 
Idle = 2296812 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 316 
rwq = 0 
CCDLc_limit_alone = 316 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000309874
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1619 dram_eff=0.3261
bk0: 8a 2297586i bk1: 8a 2297586i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297611i bk5: 0a 2297615i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.039657
Bank_Level_Parallism_Col = 1.023991
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.943293
GrpLevelPara = 1.023991 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 393 
Wasted_Row = 12 
Idle = 2296777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000400834
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1650 dram_eff=0.32
bk0: 8a 2297589i bk1: 8a 2297595i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297613i bk5: 0a 2297622i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.045154
Bank_Level_Parallism_Col = 1.030269
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.941704
GrpLevelPara = 1.030269 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 368 
Wasted_Row = 12 
Idle = 2296802 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 326 
rwq = 0 
CCDLc_limit_alone = 326 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00035209
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297175 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1622 dram_eff=0.3255
bk0: 8a 2297597i bk1: 8a 2297587i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297615i bk5: 0a 2297622i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.056920
Bank_Level_Parallism_Col = 1.042045
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.940909
GrpLevelPara = 1.042045 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 356 
Wasted_Row = 12 
Idle = 2296814 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 29 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297175 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001869 
queue_avg = 0.000280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000280279
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297175 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1683 dram_eff=0.3137
bk0: 8a 2297588i bk1: 8a 2297592i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297637i bk5: 0a 2297623i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.023153
Bank_Level_Parallism_Col = 1.022779
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.940774
GrpLevelPara = 1.022779 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 355 
Wasted_Row = 24 
Idle = 2296803 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297175 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001869 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000275492
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1731 dram_eff=0.305
bk0: 8a 2297603i bk1: 8a 2297589i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297618i bk5: 0a 2297623i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.013001
Bank_Level_Parallism_Col = 1.013438
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.941769
GrpLevelPara = 1.013438 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 371 
Wasted_Row = 24 
Idle = 2296787 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 311 
rwq = 0 
CCDLc_limit_alone = 311 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000265917
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1767 dram_eff=0.2988
bk0: 8a 2297593i bk1: 8a 2297589i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297637i bk5: 0a 2297631i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.021135
Bank_Level_Parallism_Col = 1.021864
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.940161
GrpLevelPara = 1.021864 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 347 
Wasted_Row = 24 
Idle = 2296811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 287 
rwq = 0 
CCDLc_limit_alone = 287 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000184532
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1850 dram_eff=0.2854
bk0: 8a 2297594i bk1: 8a 2297594i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297626i bk5: 0a 2297630i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.013605
Bank_Level_Parallism_Ready = 1.013258
write_to_read_ratio_blp_rw_average = 0.941043
GrpLevelPara = 1.013605 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 360 
Wasted_Row = 24 
Idle = 2296798 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000164947
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1922 dram_eff=0.2747
bk0: 8a 2297596i bk1: 8a 2297608i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297628i bk5: 0a 2297632i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.002217
Bank_Level_Parallism_Col = 1.002294
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.940367
GrpLevelPara = 1.002294 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 350 
Wasted_Row = 24 
Idle = 2296808 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00017191
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1949 dram_eff=0.2709
bk0: 8a 2297601i bk1: 8a 2297605i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297626i bk5: 0a 2297633i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.004449
Bank_Level_Parallism_Col = 1.004603
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.940161
GrpLevelPara = 1.004603 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 347 
Wasted_Row = 24 
Idle = 2296811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 287 
rwq = 0 
CCDLc_limit_alone = 287 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000149279
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=2061 dram_eff=0.2562
bk0: 8a 2297603i bk1: 8a 2297610i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297639i bk5: 0a 2297645i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.010441
Bank_Level_Parallism_Col = 1.010817
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.937500
GrpLevelPara = 1.010817 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 310 
Wasted_Row = 24 
Idle = 2296848 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000123601
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1934 dram_eff=0.273
bk0: 8a 2297599i bk1: 8a 2297594i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297624i bk5: 0a 2297634i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.008801
Bank_Level_Parallism_Col = 1.009101
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.940842
GrpLevelPara = 1.009101 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 357 
Wasted_Row = 24 
Idle = 2296801 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00015189
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2297710 n_nop=2297174 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002298
n_activity=1900 dram_eff=0.2779
bk0: 8a 2297593i bk1: 8a 2297589i bk2: 0a 2297710i bk3: 0a 2297710i bk4: 0a 2297628i bk5: 0a 2297636i bk6: 0a 2297710i bk7: 0a 2297710i bk8: 0a 2297710i bk9: 0a 2297710i bk10: 0a 2297710i bk11: 0a 2297710i bk12: 0a 2297710i bk13: 0a 2297710i bk14: 0a 2297710i bk15: 0a 2297710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.002174
Bank_Level_Parallism_Col = 1.002247
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.941573
GrpLevelPara = 1.002247 

BW Util details:
bwutil = 0.000230 
total_CMD = 2297710 
util_bw = 528 
Wasted_Col = 368 
Wasted_Row = 24 
Idle = 2296790 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 308 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2297710 
n_nop = 2297174 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000180615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1407, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1471, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 385, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 321, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 24576
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0208
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24576
icnt_total_pkts_simt_to_mem=24576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24576
Req_Network_cycles = 3060009
Req_Network_injected_packets_per_cycle =       0.0080 
Req_Network_conflicts_per_cycle =       0.0043
Req_Network_conflicts_per_cycle_util =       0.8117
Req_Bank_Level_Parallism =       1.5166
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0033
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 24576
Reply_Network_cycles = 3060009
Reply_Network_injected_packets_per_cycle =        0.0080
Reply_Network_conflicts_per_cycle =        0.0076
Reply_Network_conflicts_per_cycle_util =       1.3865
Reply_Bank_Level_Parallism =       1.4630
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 58 sec (8278 sec)
gpgpu_simulation_rate = 66860 (inst/sec)
gpgpu_simulation_rate = 369 (cycle/sec)
gpgpu_silicon_slowdown = 3067750x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e468..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe3842e520..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe3842e448..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffe3842e444..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1529773
gpu_sim_insn = 276736000
gpu_ipc =     180.9000
gpu_tot_sim_cycle = 4589782
gpu_tot_sim_insn = 830208000
gpu_tot_ipc =     180.8818
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4977% 
gpu_tot_occupancy = 12.4977% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0080
partiton_level_parallism_total  =       0.0080
partiton_level_parallism_util =       1.4954
partiton_level_parallism_util_total  =       1.5095
L2_BW  =       0.2910 GB/Sec
L2_BW_total  =       0.2909 GB/Sec
gpu_total_sim_rate=66694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820224
	L1D_total_cache_misses = 33792
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267320, 267320, 267320, 267320, 267320, 267320, 267320, 267320, 
gpgpu_n_tot_thrd_icount = 830644224
gpgpu_n_tot_w_icount = 25957632
gpgpu_n_stall_shd_mem = 2216640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 27648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 27648
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:386654	W0_Scoreboard:47138598	W1:0	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25650432
single_issue_nums: WS0:6415680	WS1:6415680	WS2:6415680	WS3:6415680	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1105920 {40:27648,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221184 {8:27648,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 1159 
max_icnt2mem_latency = 357 
maxmrqlatency = 37 
max_icnt2sh_latency = 95 
averagemflatency = 693 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:10917 	10469 	4890 	1506 	295 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2194 	6615 	27593 	462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	640 	50 	180 	26188 	2452 	1467 	5074 	813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28156 	7285 	931 	324 	156 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	21 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515860   1515788         0         0   1522334   1522156         0         0   1522337   1522157         0         0         0         0         0         0 
dram[1]:   1515883   1515818         0         0   1521155   1522153         0         0   1522334   1522156         0         0         0         0         0         0 
dram[2]:   1516135   1516076         0         0   1521147   1522152         0         0   1521155   1522153         0         0         0         0         0         0 
dram[3]:   1516156   1516104         0         0   1521141   1522149         0         0   1521147   1522152         0         0         0         0         0         0 
dram[4]:   1516065   1516009         0         0   1521134   1522148         0         0   1521141   1522149         0         0         0         0         0         0 
dram[5]:   1516345   1516276         0         0   1521131   1522144         0         0   1521134   1522148         0         0         0         0         0         0 
dram[6]:   1516250   1516187         0         0   1521381   1522373         0         0   1521131   1522144         0         0         0         0         0         0 
dram[7]:   1516273   1516257         0         0   1521373   1522370         0         0   1521381   1522373         0         0         0         0         0         0 
dram[8]:   1516181   1516169         0         0   1521366   1522406         0         0   1521373   1522370         0         0         0         0         0         0 
dram[9]:   1516626   1516194         0         0   1521358   1522402         0         0   1521366   1522406         0         0         0         0         0         0 
dram[10]:   1516360   1515935         0         0   1521775   1522398         0         0   1521358   1522402         0         0         0         0         0         0 
dram[11]:   1516381   1515973         0         0   1521767   1522418         0         0   1521775   1522398         0         0         0         0         0         0 
dram[12]:   1516402   1516000         0         0   1521760   1522414         0         0   1521767   1522418         0         0         0         0         0         0 
dram[13]:   1516426   1516024         0         0   1521752   1522413         0         0   1521760   1522414         0         0         0         0         0         0 
dram[14]:   1517103   1516108         0         0   1521751   1522409         0         0   1521752   1522413         0         0         0         0         0         0 
dram[15]:   1517123   1516134         0         0   1522326   1522405         0         0   1521751   1522409         0         0         0         0         0         0 
dram[16]:   1516494   1515470         0         0   1522318   1522401         0         0   1522326   1522405         0         0         0         0         0         0 
dram[17]:   1516517   1515496         0         0   1522313   1522437         0         0   1522318   1522401         0         0         0         0         0         0 
dram[18]:   1516832   1515758         0         0   1522305   1522365         0         0   1522313   1522437         0         0         0         0         0         0 
dram[19]:   1516852   1515783         0         0   1522361   1522362         0         0   1522305   1522365         0         0         0         0         0         0 
dram[20]:   1516758   1515687         0         0   1522353   1522361         0         0   1522361   1522362         0         0         0         0         0         0 
dram[21]:   1516781   1515717         0         0   1522346   1522357         0         0   1522353   1522361         0         0         0         0         0         0 
dram[22]:   1516691   1515627         0         0   1522338   1522355         0         0   1522346   1522357         0         0         0         0         0         0 
dram[23]:   1516771   1515654         0         0   1522337   1522354         0         0   1522338   1522355         0         0         0         0         0         0 
dram[24]:   1516459   1515566         0         0   1522389   1522350         0         0   1522337   1522354         0         0         0         0         0         0 
dram[25]:   1516486   1515594         0         0   1522173   1522349         0         0   1522389   1522350         0         0         0         0         0         0 
dram[26]:   1516225   1515333         0         0   1522172   1522346         0         0   1522173   1522349         0         0         0         0         0         0 
dram[27]:   1516250   1515361         0         0   1522168   1522345         0         0   1522172   1522346         0         0         0         0         0         0 
dram[28]:   1516277   1515386         0         0   1522165   1522342         0         0   1522168   1522345         0         0         0         0         0         0 
dram[29]:   1516302   1515413         0         0   1522164   1522341         0         0   1522165   1522342         0         0         0         0         0         0 
dram[30]:   1516389   1515498         0         0   1522161   1522338         0         0   1522164   1522341         0         0         0         0         0         0 
dram[31]:   1516415   1515527         0         0   1522157   1522337         0         0   1522161   1522338         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28160/256 = 110.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[1]:       192       128         0         0       191       128         0         0       128       128         0         0         0         0         0         0 
dram[2]:       192       128         0         0       192       128         0         0       191       128         0         0         0         0         0         0 
dram[3]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[4]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[5]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[6]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[7]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[8]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[9]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[10]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[11]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[12]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[13]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[14]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[15]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[16]:       129       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[17]:       128       128         0         0       129       128         0         0       192       128         0         0         0         0         0         0 
dram[18]:       128       128         0         0       128       128         0         0       129       128         0         0         0         0         0         0 
dram[19]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[20]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[21]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[22]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[23]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[24]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[25]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[26]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[27]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[28]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[29]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[30]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[31]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
total dram writes = 27648
min_bank_accesses = 0!
chip skew: 960/768 = 1.25
average mf latency per bank:
dram[0]:       2278      1049    none      none         801       807    none      none         802       806    none      none      none      none      none      none  
dram[1]:       1014      1033    none      none        2107       808    none      none         801       807    none      none      none      none      none      none  
dram[2]:        925      1048    none      none         813       805    none      none        2107       809    none      none      none      none      none      none  
dram[3]:        914      1031    none      none         812       807    none      none         813       805    none      none      none      none      none      none  
dram[4]:        939      1049    none      none         811       806    none      none         812       807    none      none      none      none      none      none  
dram[5]:        928      1038    none      none         807       804    none      none         811       807    none      none      none      none      none      none  
dram[6]:        958      1050    none      none         806       813    none      none         807       805    none      none      none      none      none      none  
dram[7]:        947      1038    none      none         807       810    none      none         807       813    none      none      none      none      none      none  
dram[8]:        977      1053    none      none         806       810    none      none         807       811    none      none      none      none      none      none  
dram[9]:        965      1037    none      none         806       811    none      none         806       811    none      none      none      none      none      none  
dram[10]:       1054      1051    none      none         802       810    none      none         807       811    none      none      none      none      none      none  
dram[11]:       1043      1036    none      none         802       809    none      none         802       810    none      none      none      none      none      none  
dram[12]:       1034      1051    none      none         801       808    none      none         803       809    none      none      none      none      none      none  
dram[13]:       1027      1036    none      none         802       808    none      none         802       808    none      none      none      none      none      none  
dram[14]:       1002      1052    none      none         805       808    none      none         802       809    none      none      none      none      none      none  
dram[15]:        992      1035    none      none         811       810    none      none         806       808    none      none      none      none      none      none  
dram[16]:       1055      1046    none      none         811       809    none      none         811       810    none      none      none      none      none      none  
dram[17]:       1041      1031    none      none         815       808    none      none         811       809    none      none      none      none      none      none  
dram[18]:       1056      1044    none      none         815       803    none      none         815       809    none      none      none      none      none      none  
dram[19]:       1044      1029    none      none         814       804    none      none         815       803    none      none      none      none      none      none  
dram[20]:       1057      1046    none      none         819       805    none      none         816       804    none      none      none      none      none      none  
dram[21]:       1041      1030    none      none         815       802    none      none         818       806    none      none      none      none      none      none  
dram[22]:       1052      1044    none      none         814       805    none      none         815       802    none      none      none      none      none      none  
dram[23]:       1042      1031    none      none         812       805    none      none         815       805    none      none      none      none      none      none  
dram[24]:       1045      1044    none      none         813       803    none      none         812       805    none      none      none      none      none      none  
dram[25]:       1034      1030    none      none         807       803    none      none         815       804    none      none      none      none      none      none  
dram[26]:       1048      1044    none      none         806       803    none      none         809       804    none      none      none      none      none      none  
dram[27]:       1032      1028    none      none         806       802    none      none         808       803    none      none      none      none      none      none  
dram[28]:       1051      1042    none      none         808       802    none      none         808       802    none      none      none      none      none      none  
dram[29]:       1032      1028    none      none         808       802    none      none         810       802    none      none      none      none      none      none  
dram[30]:       1049      1043    none      none         808       803    none      none         809       802    none      none      none      none      none      none  
dram[31]:       1034      1030    none      none         806       802    none      none         809       804    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1048      1035         0         0       923      1032         0         0       920      1030         0         0         0         0         0         0
dram[1]:       1036      1038         0         0      1043      1023         0         0       923      1032         0         0         0         0         0         0
dram[2]:       1038      1021         0         0      1034      1024         0         0      1043      1023         0         0         0         0         0         0
dram[3]:       1036      1024         0         0      1037      1027         0         0      1034      1024         0         0         0         0         0         0
dram[4]:       1028      1047         0         0      1035      1017         0         0      1037      1027         0         0         0         0         0         0
dram[5]:        919      1051         0         0      1029      1011         0         0      1035      1016         0         0         0         0         0         0
dram[6]:        911      1043         0         0       921      1036         0         0      1029      1019         0         0         0         0         0         0
dram[7]:        911      1080         0         0       915      1027         0         0       921      1036         0         0         0         0         0         0
dram[8]:        911      1108         0         0       915      1032         0         0       915      1027         0         0         0         0         0         0
dram[9]:        891      1069         0         0       915      1047         0         0       915      1032         0         0         0         0         0         0
dram[10]:        882      1054         0         0       877      1029         0         0       915      1047         0         0         0         0         0         0
dram[11]:        885      1035         0         0       876      1028         0         0       877      1028         0         0         0         0         0         0
dram[12]:        869      1059         0         0       879       997         0         0       876      1028         0         0         0         0         0         0
dram[13]:       1057      1038         0         0       875      1018         0         0       879       997         0         0         0         0         0         0
dram[14]:       1096      1043         0         0      1055      1006         0         0       875      1018         0         0         0         0         0         0
dram[15]:       1091      1049         0         0      1075      1027         0         0      1055      1006         0         0         0         0         0         0
dram[16]:       1091      1005         0         0      1076      1015         0         0      1075      1027         0         0         0         0         0         0
dram[17]:       1091      1027         0         0      1076      1020         0         0      1076      1015         0         0         0         0         0         0
dram[18]:       1138      1012         0         0      1071       999         0         0      1076      1020         0         0         0         0         0         0
dram[19]:       1147       996         0         0      1091      1013         0         0      1071       999         0         0         0         0         0         0
dram[20]:       1123      1017         0         0      1099       990         0         0      1099      1013         0         0         0         0         0         0
dram[21]:       1117       936         0         0      1084       927         0         0      1097       990         0         0         0         0         0         0
dram[22]:       1085       932         0         0      1076       944         0         0      1080       927         0         0         0         0         0         0
dram[23]:       1159       957         0         0      1064       934         0         0      1073       944         0         0         0         0         0         0
dram[24]:       1046       940         0         0      1089       937         0         0      1064       934         0         0         0         0         0         0
dram[25]:       1056       943         0         0      1044       929         0         0      1089       937         0         0         0         0         0         0
dram[26]:       1036       946         0         0      1044       926         0         0      1049       929         0         0         0         0         0         0
dram[27]:       1039       949         0         0      1037       929         0         0      1042       926         0         0         0         0         0         0
dram[28]:       1051       922         0         0      1033       932         0         0      1040       929         0         0         0         0         0         0
dram[29]:       1036       924         0         0      1036       916         0         0      1029       932         0         0         0         0         0         0
dram[30]:       1048       927         0         0      1031       936         0         0      1039       916         0         0         0         0         0         0
dram[31]:       1034       930         0         0      1025       920         0         0      1027       936         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445534 n_act=8 n_pre=2 n_ref_event=0 n_req=847 n_rd=16 n_rd_L2_A=0 n_write=831 n_wr_bk=0 bw_util=0.0002458
n_activity=2950 dram_eff=0.2871
bk0: 8a 3446222i bk1: 8a 3446263i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446320i bk5: 0a 3446313i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446308i bk9: 0a 3446308i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990555
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992780
Bank_Level_Parallism = 1.002060
Bank_Level_Parallism_Col = 1.002107
Bank_Level_Parallism_Ready = 1.001181
write_to_read_ratio_blp_rw_average = 0.963483
GrpLevelPara = 1.002107 

BW Util details:
bwutil = 0.000246 
total_CMD = 3446391 
util_bw = 847 
Wasted_Col = 585 
Wasted_Row = 24 
Idle = 3444935 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445534 
Read = 16 
Write = 831 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 847 
total_req = 847 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 847 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000249827
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445470 n_act=8 n_pre=2 n_ref_event=0 n_req=911 n_rd=16 n_rd_L2_A=0 n_write=895 n_wr_bk=0 bw_util=0.0002643
n_activity=3012 dram_eff=0.3025
bk0: 8a 3446207i bk1: 8a 3446269i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446259i bk5: 0a 3446299i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446316i bk9: 0a 3446310i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991218
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993296
Bank_Level_Parallism = 1.001254
Bank_Level_Parallism_Col = 1.001280
Bank_Level_Parallism_Ready = 1.002195
write_to_read_ratio_blp_rw_average = 0.966731
GrpLevelPara = 1.001280 

BW Util details:
bwutil = 0.000264 
total_CMD = 3446391 
util_bw = 911 
Wasted_Col = 660 
Wasted_Row = 24 
Idle = 3444796 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445470 
Read = 16 
Write = 895 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 911 
total_req = 911 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 911 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000340936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445406 n_act=8 n_pre=2 n_ref_event=0 n_req=975 n_rd=16 n_rd_L2_A=0 n_write=959 n_wr_bk=0 bw_util=0.0002829
n_activity=3127 dram_eff=0.3118
bk0: 8a 3446216i bk1: 8a 3446270i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446243i bk5: 0a 3446318i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446250i bk9: 0a 3446298i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991795
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993743
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.969303
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 975 
Wasted_Col = 727 
Wasted_Row = 24 
Idle = 3444665 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445406 
Read = 16 
Write = 959 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 975 
total_req = 975 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 975 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000392875
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=3158 dram_eff=0.3091
bk0: 8a 3446208i bk1: 8a 3446275i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446251i bk5: 0a 3446310i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446238i bk9: 0a 3446316i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.001161
Bank_Level_Parallism_Col = 1.001183
Bank_Level_Parallism_Ready = 1.002049
write_to_read_ratio_blp_rw_average = 0.969231
GrpLevelPara = 1.001183 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 722 
Wasted_Row = 24 
Idle = 3444669 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 644 
rwq = 0 
CCDLc_limit_alone = 644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000387072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=3183 dram_eff=0.3066
bk0: 8a 3446230i bk1: 8a 3446280i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446242i bk5: 0a 3446306i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446246i bk9: 0a 3446312i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.010664
Bank_Level_Parallism_Col = 1.010870
Bank_Level_Parallism_Ready = 1.009221
write_to_read_ratio_blp_rw_average = 0.968599
GrpLevelPara = 1.010870 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 688 
Wasted_Row = 24 
Idle = 3444703 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 610 
rwq = 0 
CCDLc_limit_alone = 610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000308729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445406 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=3058 dram_eff=0.3192
bk0: 8a 3446216i bk1: 8a 3446271i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446255i bk5: 0a 3446309i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446241i bk9: 0a 3446304i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.019492
Bank_Level_Parallism_Col = 1.018029
Bank_Level_Parallism_Ready = 1.012295
write_to_read_ratio_blp_rw_average = 0.968750
GrpLevelPara = 1.018029 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 696 
Wasted_Row = 21 
Idle = 3444698 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 618 
rwq = 0 
CCDLc_limit_alone = 618 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445406 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000362118
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445406 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=2980 dram_eff=0.3275
bk0: 8a 3446219i bk1: 8a 3446276i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446252i bk5: 0a 3446296i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446253i bk9: 0a 3446306i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.032413
Bank_Level_Parallism_Col = 1.032416
Bank_Level_Parallism_Ready = 1.020492
write_to_read_ratio_blp_rw_average = 0.968196
GrpLevelPara = 1.032416 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 666 
Wasted_Row = 24 
Idle = 3444725 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 589 
rwq = 0 
CCDLc_limit_alone = 589 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445406 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000333102
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445406 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=2881 dram_eff=0.3388
bk0: 8a 3446219i bk1: 8a 3446271i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446243i bk5: 0a 3446291i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446253i bk9: 0a 3446298i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.034340
Bank_Level_Parallism_Col = 1.034379
Bank_Level_Parallism_Ready = 1.018443
write_to_read_ratio_blp_rw_average = 0.968637
GrpLevelPara = 1.034379 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 689 
Wasted_Row = 24 
Idle = 3444702 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 612 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445406 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000417538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=2944 dram_eff=0.3315
bk0: 8a 3446221i bk1: 8a 3446268i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446252i bk5: 0a 3446290i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446249i bk9: 0a 3446294i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.021625
Bank_Level_Parallism_Col = 1.022037
Bank_Level_Parallism_Ready = 1.012295
write_to_read_ratio_blp_rw_average = 0.969029
GrpLevelPara = 1.022037 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 711 
Wasted_Row = 24 
Idle = 3444680 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 633 
rwq = 0 
CCDLc_limit_alone = 633 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000429435
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=2941 dram_eff=0.3319
bk0: 8a 3446222i bk1: 8a 3446272i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446241i bk5: 0a 3446291i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446251i bk9: 0a 3446293i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.004012
Bank_Level_Parallism_Col = 1.004086
Bank_Level_Parallism_Ready = 1.004098
write_to_read_ratio_blp_rw_average = 0.969644
GrpLevelPara = 1.004086 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 745 
Wasted_Row = 24 
Idle = 3444646 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000440461
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=2970 dram_eff=0.3286
bk0: 8a 3446214i bk1: 8a 3446280i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446246i bk5: 0a 3446287i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446243i bk9: 0a 3446293i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.011501
Bank_Level_Parallism_Col = 1.011716
Bank_Level_Parallism_Ready = 1.009221
write_to_read_ratio_blp_rw_average = 0.969537
GrpLevelPara = 1.011716 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 739 
Wasted_Row = 24 
Idle = 3444652 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 661 
rwq = 0 
CCDLc_limit_alone = 661 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000430305
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=2941 dram_eff=0.3319
bk0: 8a 3446219i bk1: 8a 3446266i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446239i bk5: 0a 3446289i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446246i bk9: 0a 3446286i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.018338
Bank_Level_Parallism_Col = 1.018681
Bank_Level_Parallism_Ready = 1.014344
write_to_read_ratio_blp_rw_average = 0.969644
GrpLevelPara = 1.018681 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 745 
Wasted_Row = 24 
Idle = 3444646 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000414637
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=2943 dram_eff=0.3316
bk0: 8a 3446205i bk1: 8a 3446263i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446250i bk5: 0a 3446291i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446238i bk9: 0a 3446292i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.018275
Bank_Level_Parallism_Col = 1.018615
Bank_Level_Parallism_Ready = 1.015369
write_to_read_ratio_blp_rw_average = 0.969750
GrpLevelPara = 1.018615 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 751 
Wasted_Row = 24 
Idle = 3444640 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 673 
rwq = 0 
CCDLc_limit_alone = 673 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000416958
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=3062 dram_eff=0.3187
bk0: 8a 3446216i bk1: 8a 3446269i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446237i bk5: 0a 3446295i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446249i bk9: 0a 3446296i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008596
Bank_Level_Parallism_Col = 1.008757
Bank_Level_Parallism_Ready = 1.010246
write_to_read_ratio_blp_rw_average = 0.969644
GrpLevelPara = 1.008757 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 745 
Wasted_Row = 24 
Idle = 3444646 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 667 
rwq = 0 
CCDLc_limit_alone = 667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000350802
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=2991 dram_eff=0.3263
bk0: 8a 3446209i bk1: 8a 3446273i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446245i bk5: 0a 3446304i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446235i bk9: 0a 3446296i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.002849
Bank_Level_Parallism_Col = 1.002902
Bank_Level_Parallism_Ready = 1.003074
write_to_read_ratio_blp_rw_average = 0.969820
GrpLevelPara = 1.002902 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 755 
Wasted_Row = 24 
Idle = 3444636 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 677 
rwq = 0 
CCDLc_limit_alone = 677 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000393165
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445405 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002832
n_activity=3022 dram_eff=0.323
bk0: 8a 3446205i bk1: 8a 3446284i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446238i bk5: 0a 3446307i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446242i bk9: 0a 3446301i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.001722
Bank_Level_Parallism_Col = 1.001754
Bank_Level_Parallism_Ready = 1.002049
write_to_read_ratio_blp_rw_average = 0.969591
GrpLevelPara = 1.001754 

BW Util details:
bwutil = 0.000283 
total_CMD = 3446391 
util_bw = 976 
Wasted_Col = 742 
Wasted_Row = 24 
Idle = 3444649 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 664 
rwq = 0 
CCDLc_limit_alone = 664 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445405 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000380398
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445469 n_act=8 n_pre=2 n_ref_event=0 n_req=913 n_rd=16 n_rd_L2_A=0 n_write=897 n_wr_bk=0 bw_util=0.0002649
n_activity=2774 dram_eff=0.3291
bk0: 8a 3446266i bk1: 8a 3446277i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446236i bk5: 0a 3446300i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446236i bk9: 0a 3446302i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991238
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993311
Bank_Level_Parallism = 1.007362
Bank_Level_Parallism_Col = 1.006879
Bank_Level_Parallism_Ready = 1.007667
write_to_read_ratio_blp_rw_average = 0.967480
GrpLevelPara = 1.006879 

BW Util details:
bwutil = 0.000265 
total_CMD = 3446391 
util_bw = 913 
Wasted_Col = 694 
Wasted_Row = 23 
Idle = 3444761 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 616 
rwq = 0 
CCDLc_limit_alone = 616 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445469 
Read = 16 
Write = 897 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 913 
total_req = 913 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 913 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001085 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000377786
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445532 n_act=8 n_pre=2 n_ref_event=0 n_req=849 n_rd=16 n_rd_L2_A=0 n_write=833 n_wr_bk=0 bw_util=0.0002463
n_activity=2680 dram_eff=0.3168
bk0: 8a 3446271i bk1: 8a 3446278i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446296i bk5: 0a 3446289i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446231i bk9: 0a 3446299i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990577
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992797
Bank_Level_Parallism = 1.005913
Bank_Level_Parallism_Col = 1.006040
Bank_Level_Parallism_Ready = 1.003534
write_to_read_ratio_blp_rw_average = 0.965101
GrpLevelPara = 1.006040 

BW Util details:
bwutil = 0.000246 
total_CMD = 3446391 
util_bw = 849 
Wasted_Col = 649 
Wasted_Row = 24 
Idle = 3444869 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 571 
rwq = 0 
CCDLc_limit_alone = 571 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445532 
Read = 16 
Write = 833 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 849 
total_req = 849 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 849 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000343258
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445596 n_act=8 n_pre=2 n_ref_event=0 n_req=785 n_rd=16 n_rd_L2_A=0 n_write=769 n_wr_bk=0 bw_util=0.0002278
n_activity=2536 dram_eff=0.3095
bk0: 8a 3446271i bk1: 8a 3446282i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446291i bk5: 0a 3446308i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446296i bk9: 0a 3446289i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989809
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992198
Bank_Level_Parallism = 1.013081
Bank_Level_Parallism_Col = 1.003685
Bank_Level_Parallism_Ready = 1.002548
write_to_read_ratio_blp_rw_average = 0.961680
GrpLevelPara = 1.003685 

BW Util details:
bwutil = 0.000228 
total_CMD = 3446391 
util_bw = 785 
Wasted_Col = 579 
Wasted_Row = 12 
Idle = 3445015 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 505 
rwq = 0 
CCDLc_limit_alone = 505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445596 
Read = 16 
Write = 769 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 785 
total_req = 785 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 785 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000300604
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2521 dram_eff=0.311
bk0: 8a 3446277i bk1: 8a 3446272i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446299i bk5: 0a 3446302i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446294i bk9: 0a 3446307i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.032959
Bank_Level_Parallism_Col = 1.021260
Bank_Level_Parallism_Ready = 1.003826
write_to_read_ratio_blp_rw_average = 0.960516
GrpLevelPara = 1.021260 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 539 
Wasted_Row = 12 
Idle = 3445056 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000285806
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2441 dram_eff=0.3212
bk0: 8a 3446267i bk1: 8a 3446267i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446292i bk5: 0a 3446296i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446292i bk9: 0a 3446298i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.037308
Bank_Level_Parallism_Col = 1.024444
Bank_Level_Parallism_Ready = 1.003826
write_to_read_ratio_blp_rw_average = 0.961481
GrpLevelPara = 1.024444 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 571 
Wasted_Row = 12 
Idle = 3445024 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000338325
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2429 dram_eff=0.3228
bk0: 8a 3446270i bk1: 8a 3446276i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446294i bk5: 0a 3446303i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446293i bk9: 0a 3446293i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.040089
Bank_Level_Parallism_Col = 1.029323
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.960902
GrpLevelPara = 1.029323 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 551 
Wasted_Row = 12 
Idle = 3445044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000340646
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445598 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2383 dram_eff=0.329
bk0: 8a 3446278i bk1: 8a 3446268i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446296i bk5: 0a 3446303i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446291i bk9: 0a 3446297i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.055136
Bank_Level_Parallism_Col = 1.044376
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.960214
GrpLevelPara = 1.044376 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 528 
Wasted_Row = 12 
Idle = 3445067 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 43 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445598 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000288708
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445599 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2453 dram_eff=0.3196
bk0: 8a 3446269i bk1: 8a 3446273i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446318i bk5: 0a 3446304i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446302i bk9: 0a 3446303i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.025622
Bank_Level_Parallism_Col = 1.024672
Bank_Level_Parallism_Ready = 1.012755
write_to_read_ratio_blp_rw_average = 0.959907
GrpLevelPara = 1.024672 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 519 
Wasted_Row = 24 
Idle = 3445064 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 48 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445599 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002525 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000276231
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445598 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2584 dram_eff=0.3034
bk0: 8a 3446284i bk1: 8a 3446270i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446299i bk5: 0a 3446304i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446322i bk9: 0a 3446302i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009731
Bank_Level_Parallism_Col = 1.009195
Bank_Level_Parallism_Ready = 1.010204
write_to_read_ratio_blp_rw_average = 0.960153
GrpLevelPara = 1.009195 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 528 
Wasted_Row = 24 
Idle = 3445055 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445598 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000227775
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2583 dram_eff=0.3035
bk0: 8a 3446274i bk1: 8a 3446270i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446318i bk5: 0a 3446312i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446295i bk9: 0a 3446299i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.017937
Bank_Level_Parallism_Col = 1.018377
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.960184
GrpLevelPara = 1.018377 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 530 
Wasted_Row = 24 
Idle = 3445053 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000209785
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2699 dram_eff=0.2905
bk0: 8a 3446275i bk1: 8a 3446275i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446307i bk5: 0a 3446311i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446312i bk9: 0a 3446312i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.010574
Bank_Level_Parallism_Col = 1.010836
Bank_Level_Parallism_Ready = 1.011480
write_to_read_ratio_blp_rw_average = 0.959752
GrpLevelPara = 1.010836 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 516 
Wasted_Row = 24 
Idle = 3445067 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000159007
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2801 dram_eff=0.2799
bk0: 8a 3446277i bk1: 8a 3446289i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446309i bk5: 0a 3446313i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446307i bk9: 0a 3446308i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.001509
Bank_Level_Parallism_Col = 1.001547
Bank_Level_Parallism_Ready = 1.002551
write_to_read_ratio_blp_rw_average = 0.959783
GrpLevelPara = 1.001547 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 517 
Wasted_Row = 24 
Idle = 3445066 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 439 
rwq = 0 
CCDLc_limit_alone = 439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000159587
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2866 dram_eff=0.2736
bk0: 8a 3446282i bk1: 8a 3446286i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446307i bk5: 0a 3446314i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446308i bk9: 0a 3446311i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.005323
Bank_Level_Parallism_Col = 1.005456
Bank_Level_Parallism_Ready = 1.003826
write_to_read_ratio_blp_rw_average = 0.959470
GrpLevelPara = 1.005456 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 507 
Wasted_Row = 24 
Idle = 3445076 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000144789
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2982 dram_eff=0.2629
bk0: 8a 3446284i bk1: 8a 3446291i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446320i bk5: 0a 3446326i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446310i bk9: 0a 3446316i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.007064
Bank_Level_Parallism_Col = 1.007246
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.958132
GrpLevelPara = 1.007246 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 466 
Wasted_Row = 24 
Idle = 3445117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000122157
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2925 dram_eff=0.268
bk0: 8a 3446280i bk1: 8a 3446275i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446305i bk5: 0a 3446315i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446317i bk9: 0a 3446323i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006121
Bank_Level_Parallism_Col = 1.006274
Bank_Level_Parallism_Ready = 1.007653
write_to_read_ratio_blp_rw_average = 0.959216
GrpLevelPara = 1.006274 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 499 
Wasted_Row = 24 
Idle = 3445084 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000129411
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3446391 n_nop=3445597 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002275
n_activity=2850 dram_eff=0.2751
bk0: 8a 3446274i bk1: 8a 3446270i bk2: 0a 3446391i bk3: 0a 3446391i bk4: 0a 3446309i bk5: 0a 3446317i bk6: 0a 3446391i bk7: 0a 3446391i bk8: 0a 3446303i bk9: 0a 3446313i bk10: 0a 3446391i bk11: 0a 3446391i bk12: 0a 3446391i bk13: 0a 3446391i bk14: 0a 3446391i bk15: 0a 3446391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.002237
Bank_Level_Parallism_Col = 1.002292
Bank_Level_Parallism_Ready = 1.003826
write_to_read_ratio_blp_rw_average = 0.960275
GrpLevelPara = 1.002292 

BW Util details:
bwutil = 0.000227 
total_CMD = 3446391 
util_bw = 784 
Wasted_Col = 533 
Wasted_Row = 24 
Idle = 3445050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3446391 
n_nop = 3445597 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000153784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1567, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1631, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 1695, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 545, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 481, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 36864
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0139
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=36864
icnt_total_pkts_simt_to_mem=36864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36864
Req_Network_cycles = 4589782
Req_Network_injected_packets_per_cycle =       0.0080 
Req_Network_conflicts_per_cycle =       0.0043
Req_Network_conflicts_per_cycle_util =       0.8067
Req_Bank_Level_Parallism =       1.5095
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0036
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 36864
Reply_Network_cycles = 4589782
Reply_Network_injected_packets_per_cycle =        0.0080
Reply_Network_conflicts_per_cycle =        0.0078
Reply_Network_conflicts_per_cycle_util =       1.4129
Reply_Bank_Level_Parallism =       1.4560
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 27 min, 28 sec (12448 sec)
gpgpu_simulation_rate = 66694 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
gpgpu_silicon_slowdown = 3076086x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
