<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB CAT1 Peripheral driver library: cy_stc_dpll_lp_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB CAT1 Peripheral driver library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcy__stc__dpll__lp__config__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cy_stc_dpll_lp_config_t Struct Reference<div class="ingroups"><a class="el" href="group__group__sysclk.html">SysClk       (System Clock)</a> &raquo; <a class="el" href="group__group__sysclk__pll.html">Phase Locked Loop (PLL)</a> &raquo; <a class="el" href="group__group__sysclk__pll__structs.html">Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Structure containing information for configuration of a DPLL-LP. </p>
<dl class="section note"><dt>Note</dt><dd>This structure is available only for CAT1D devices. </dd></dl>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2a1e2cea223e57ee2acae160e6727d25"><td class="memItemLeft" align="right" valign="top"><a id="a2a1e2cea223e57ee2acae160e6727d25"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a2a1e2cea223e57ee2acae160e6727d25">feedbackDiv</a></td></tr>
<tr class="memdesc:a2a1e2cea223e57ee2acae160e6727d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG register, FEEDBACK_DIV (P) bits. <br /></td></tr>
<tr class="separator:a2a1e2cea223e57ee2acae160e6727d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc8bb51f2d654929ca3ae744d3526e8"><td class="memItemLeft" align="right" valign="top"><a id="acdc8bb51f2d654929ca3ae744d3526e8"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#acdc8bb51f2d654929ca3ae744d3526e8">referenceDiv</a></td></tr>
<tr class="memdesc:acdc8bb51f2d654929ca3ae744d3526e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG register, REFERENCE_DIV (Q) bits. <br /></td></tr>
<tr class="separator:acdc8bb51f2d654929ca3ae744d3526e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3f1db34de99017ff1026e9341115f6"><td class="memItemLeft" align="right" valign="top"><a id="a0f3f1db34de99017ff1026e9341115f6"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a0f3f1db34de99017ff1026e9341115f6">outputDiv</a></td></tr>
<tr class="memdesc:a0f3f1db34de99017ff1026e9341115f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG register, OUTPUT_DIV bits. <br /></td></tr>
<tr class="separator:a0f3f1db34de99017ff1026e9341115f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318ee048f46ac80093e2c526902f703d"><td class="memItemLeft" align="right" valign="top"><a id="a318ee048f46ac80093e2c526902f703d"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a318ee048f46ac80093e2c526902f703d">pllDcoMode</a></td></tr>
<tr class="memdesc:a318ee048f46ac80093e2c526902f703d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG register, PLL_DCO_MODE bit. <br /></td></tr>
<tr class="separator:a318ee048f46ac80093e2c526902f703d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706d645d66e4677af6d596fd79aa41ba"><td class="memItemLeft" align="right" valign="top"><a id="a706d645d66e4677af6d596fd79aa41ba"></a>
<a class="el" href="group__group__sysclk__fll__enums.html#ga777e08424e26c9cd8c2602b2114e716b">cy_en_fll_pll_output_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a706d645d66e4677af6d596fd79aa41ba">outputMode</a></td></tr>
<tr class="memdesc:a706d645d66e4677af6d596fd79aa41ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG register, BYPASS_SEL bits. <br /></td></tr>
<tr class="separator:a706d645d66e4677af6d596fd79aa41ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66ca35222bceb3bc5105e63812ddb32"><td class="memItemLeft" align="right" valign="top"><a id="ae66ca35222bceb3bc5105e63812ddb32"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#ae66ca35222bceb3bc5105e63812ddb32">fracDiv</a></td></tr>
<tr class="memdesc:ae66ca35222bceb3bc5105e63812ddb32"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG2 register, FRAC_DIV bits, only for CAT1D devices. <br /></td></tr>
<tr class="separator:ae66ca35222bceb3bc5105e63812ddb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd876434efabcb5a01b67253ea25999"><td class="memItemLeft" align="right" valign="top"><a id="aedd876434efabcb5a01b67253ea25999"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#aedd876434efabcb5a01b67253ea25999">fracDitherEn</a></td></tr>
<tr class="memdesc:aedd876434efabcb5a01b67253ea25999"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG2 register, FRAC_DITHER_EN bit, only for CAT1D devices. <br /></td></tr>
<tr class="separator:aedd876434efabcb5a01b67253ea25999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9599c1ea0d0abefe32b272ef5e17e1"><td class="memItemLeft" align="right" valign="top"><a id="a0b9599c1ea0d0abefe32b272ef5e17e1"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a0b9599c1ea0d0abefe32b272ef5e17e1">fracEn</a></td></tr>
<tr class="memdesc:a0b9599c1ea0d0abefe32b272ef5e17e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG2 register, FRAC_EN bit, only for CAT1D devices. <br /></td></tr>
<tr class="separator:a0b9599c1ea0d0abefe32b272ef5e17e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bfe58c437b973c3873c841c4922979"><td class="memItemLeft" align="right" valign="top"><a id="a57bfe58c437b973c3873c841c4922979"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a57bfe58c437b973c3873c841c4922979">sscgDepth</a></td></tr>
<tr class="memdesc:a57bfe58c437b973c3873c841c4922979"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG3 register, SSCG_DEPTH bits, only for CAT1D devices. <br /></td></tr>
<tr class="separator:a57bfe58c437b973c3873c841c4922979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d6a41ed79cad31f833021eda8f3fb2"><td class="memItemLeft" align="right" valign="top"><a id="a77d6a41ed79cad31f833021eda8f3fb2"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a77d6a41ed79cad31f833021eda8f3fb2">sscgRate</a></td></tr>
<tr class="memdesc:a77d6a41ed79cad31f833021eda8f3fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG3 register, SSCG_RATE bits, only for CAT1D devices. <br /></td></tr>
<tr class="separator:a77d6a41ed79cad31f833021eda8f3fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aa3ea8bce302a0720e5ad2fa1184a3"><td class="memItemLeft" align="right" valign="top"><a id="a83aa3ea8bce302a0720e5ad2fa1184a3"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a83aa3ea8bce302a0720e5ad2fa1184a3">sscgDitherEn</a></td></tr>
<tr class="memdesc:a83aa3ea8bce302a0720e5ad2fa1184a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG3 register, SSCG_DITHER_EN bit, only for CAT1D devices. <br /></td></tr>
<tr class="separator:a83aa3ea8bce302a0720e5ad2fa1184a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac516b0702132b921eba2b84d2acad9f7"><td class="memItemLeft" align="right" valign="top"><a id="ac516b0702132b921eba2b84d2acad9f7"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#ac516b0702132b921eba2b84d2acad9f7">sscgMode</a></td></tr>
<tr class="memdesc:ac516b0702132b921eba2b84d2acad9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG3 register, SSCG_MODE bit, only for CAT1D devices. <br /></td></tr>
<tr class="separator:ac516b0702132b921eba2b84d2acad9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3341804ec3f278b214174d46ff19a010"><td class="memItemLeft" align="right" valign="top"><a id="a3341804ec3f278b214174d46ff19a010"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a3341804ec3f278b214174d46ff19a010">sscgEn</a></td></tr>
<tr class="memdesc:a3341804ec3f278b214174d46ff19a010"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG3 register, SSCG_EN bit, only for CAT1D devices. <br /></td></tr>
<tr class="separator:a3341804ec3f278b214174d46ff19a010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f451595fcc042c76cf2f6cbd3cd540"><td class="memItemLeft" align="right" valign="top"><a id="ab5f451595fcc042c76cf2f6cbd3cd540"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#ab5f451595fcc042c76cf2f6cbd3cd540">dcoCode</a></td></tr>
<tr class="memdesc:ab5f451595fcc042c76cf2f6cbd3cd540"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG4 register, DCO_CODE bits, only for CAT1D devices. <br /></td></tr>
<tr class="separator:ab5f451595fcc042c76cf2f6cbd3cd540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabd0885eff38f6911505feb8f36fe51"><td class="memItemLeft" align="right" valign="top"><a id="aaabd0885eff38f6911505feb8f36fe51"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#aaabd0885eff38f6911505feb8f36fe51">disableBias</a></td></tr>
<tr class="memdesc:aaabd0885eff38f6911505feb8f36fe51"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG4 register, PLL_CS_PB2_DIS bit, only for CAT1D devices. <br /></td></tr>
<tr class="separator:aaabd0885eff38f6911505feb8f36fe51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5692919f38ad45c13c71f2ac4cb886"><td class="memItemLeft" align="right" valign="top"><a id="abd5692919f38ad45c13c71f2ac4cb886"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#abd5692919f38ad45c13c71f2ac4cb886">enableDcoSd</a></td></tr>
<tr class="memdesc:abd5692919f38ad45c13c71f2ac4cb886"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG4 register, DCO_SD_EN bit, only for CAT1D devices. <br /></td></tr>
<tr class="separator:abd5692919f38ad45c13c71f2ac4cb886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13200eea948a561bde8486349e333e43"><td class="memItemLeft" align="right" valign="top"><a id="a13200eea948a561bde8486349e333e43"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a13200eea948a561bde8486349e333e43">kiInt</a></td></tr>
<tr class="memdesc:a13200eea948a561bde8486349e333e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG5 register, Gain of P/I loop filter integrator path for INT operation only for CAT1D devices. <br /></td></tr>
<tr class="separator:a13200eea948a561bde8486349e333e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0588ff2bb117affa6ef6736cfe6fed82"><td class="memItemLeft" align="right" valign="top"><a id="a0588ff2bb117affa6ef6736cfe6fed82"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a0588ff2bb117affa6ef6736cfe6fed82">kiFrac</a></td></tr>
<tr class="memdesc:a0588ff2bb117affa6ef6736cfe6fed82"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG5 register, Gain of P/I loop filter proportional path for FRACT operation only for CAT1D devices. <br /></td></tr>
<tr class="separator:a0588ff2bb117affa6ef6736cfe6fed82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28a6d624d4d1e0a48dfcf453e5ee5cc"><td class="memItemLeft" align="right" valign="top"><a id="ae28a6d624d4d1e0a48dfcf453e5ee5cc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#ae28a6d624d4d1e0a48dfcf453e5ee5cc">kiSscg</a></td></tr>
<tr class="memdesc:ae28a6d624d4d1e0a48dfcf453e5ee5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG5 register, Gain of P/I loop filter proportional path for SSCG operation only for CAT1D devices. <br /></td></tr>
<tr class="separator:ae28a6d624d4d1e0a48dfcf453e5ee5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc81ed3c66afa6382a5d80814440c25"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a7bc81ed3c66afa6382a5d80814440c25">kpInt</a></td></tr>
<tr class="memdesc:a7bc81ed3c66afa6382a5d80814440c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG5 register, Gain of P/I loop filter integrator path for INT operation.  <a href="#a7bc81ed3c66afa6382a5d80814440c25">More...</a><br /></td></tr>
<tr class="separator:a7bc81ed3c66afa6382a5d80814440c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cb653c8a5ba510762dec1bf59e5226"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#a15cb653c8a5ba510762dec1bf59e5226">kpFrac</a></td></tr>
<tr class="memdesc:a15cb653c8a5ba510762dec1bf59e5226"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG5 register, Gain of P/I loop filter integrator path for FRACT operation.  <a href="#a15cb653c8a5ba510762dec1bf59e5226">More...</a><br /></td></tr>
<tr class="separator:a15cb653c8a5ba510762dec1bf59e5226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed2ee86490a35988a7573070ab9e4da"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__dpll__lp__config__t.html#abed2ee86490a35988a7573070ab9e4da">kpSscg</a></td></tr>
<tr class="memdesc:abed2ee86490a35988a7573070ab9e4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">CONFIG5 register, Gain of P/I loop filter integrator path for SSCG operation.  <a href="#abed2ee86490a35988a7573070ab9e4da">More...</a><br /></td></tr>
<tr class="separator:abed2ee86490a35988a7573070ab9e4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a7bc81ed3c66afa6382a5d80814440c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc81ed3c66afa6382a5d80814440c25">&#9670;&nbsp;</a></span>kpInt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_dpll_lp_config_t::kpInt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CONFIG5 register, Gain of P/I loop filter integrator path for INT operation. </p>
<p>only for CAT1D devices </p>

</div>
</div>
<a id="a15cb653c8a5ba510762dec1bf59e5226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15cb653c8a5ba510762dec1bf59e5226">&#9670;&nbsp;</a></span>kpFrac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_dpll_lp_config_t::kpFrac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CONFIG5 register, Gain of P/I loop filter integrator path for FRACT operation. </p>
<p>only for CAT1D devices </p>

</div>
</div>
<a id="abed2ee86490a35988a7573070ab9e4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed2ee86490a35988a7573070ab9e4da">&#9670;&nbsp;</a></span>kpSscg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_dpll_lp_config_t::kpSscg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CONFIG5 register, Gain of P/I loop filter integrator path for SSCG operation. </p>
<p>only for CAT1D devices </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB CAT1 Peripheral driver library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
