Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan 21 13:11:37 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZYNQ_CORE_wrapper_control_sets_placed.rpt
| Design       : ZYNQ_CORE_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   181 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           17 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |              85 |           41 |
| Yes          | No                    | No                     |             216 |           53 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |             378 |          110 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                         Enable Signal                                                                                                                         |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/read_index0                                                                                                                                                                                          | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/read_index[4]_i_1_n_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                         | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/write_index[4]_i_1_n_0                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/read_burst_counter                                                                                                                                                                                   | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/write_burst_counter                                                                                                                                                                                  | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/compare_done_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0         | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                5 |             12 |         2.40 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                              | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |             17 |         3.40 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |             17 |         3.40 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             24 |         1.60 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                         | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_arvalid0                                                                                                                                                                                         | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/p_9_in                                                                                                                                                                                               | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/p_13_in                                                                                                                                                                                              | ZYNQ_CORE_i/PL_DDR_RW_0/inst/PL_DDR_RW_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             34 |         3.40 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             34 |         4.86 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               20 |             44 |         2.20 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               18 |             47 |         2.61 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                |               15 |             66 |         4.40 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                                |               16 |             66 |         4.12 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


