
---------- Begin Simulation Statistics ----------
final_tick                               115084016000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166026                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660232                       # Number of bytes of host memory used
host_op_rate                                   166352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   602.32                       # Real time elapsed on the host
host_tick_rate                              191069020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115084                       # Number of seconds simulated
sim_ticks                                115084016000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.301680                       # CPI: cycles per instruction
system.cpu.discardedOps                        188754                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        94917163                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.434465                       # IPC: instructions per cycle
system.cpu.numCycles                        230168032                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       135250869                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       751228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1536722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          652                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1325733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6548                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2655117                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6570                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4480669                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3731259                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80997                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2100578                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2099112                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.930210                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65136                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              382                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50722166                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50722166                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50722442                       # number of overall hits
system.cpu.dcache.overall_hits::total        50722442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1449750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1449750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1457893                       # number of overall misses
system.cpu.dcache.overall_misses::total       1457893                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  82000918500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  82000918500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  82000918500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  82000918500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52171916                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52171916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52180335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52180335                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027940                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027940                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56562.109674                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56562.109674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56246.184391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56246.184391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7394                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.317829                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1034560                       # number of writebacks
system.cpu.dcache.writebacks::total           1034560                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       130483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       130483                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130483                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1319267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1319267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1327410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1327410                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  72431243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72431243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  73036454492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73036454492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025287                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025287                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025439                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54902.641391                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54902.641391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55021.775105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55021.775105                       # average overall mshr miss latency
system.cpu.dcache.replacements                1325363                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40461157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40461157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       761614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        761614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  32942668500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32942668500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41222771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41222771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43253.759122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43253.759122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8272                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8272                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       753342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       753342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  31588210500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31588210500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41930.770487                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41930.770487                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10234566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10234566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       683067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       683067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  48986382000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48986382000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10917633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10917633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71715.339784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71715.339784                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       122211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       122211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       560856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       560856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  40776233500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40776233500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72703.570079                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72703.570079                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          276                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           276                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8143                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8143                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.967217                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.967217                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8143                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8143                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    605211492                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    605211492                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.967217                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.967217                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74322.914405                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74322.914405                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        26443                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        26443                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         5069                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         5069                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     71868000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     71868000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.160859                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.160859                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 14177.944368                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 14177.944368                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         5069                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         5069                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     66799000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     66799000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.160859                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.160859                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 13177.944368                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 13177.944368                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.851861                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52049928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1327411                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.211614                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.851861                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          429                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53507822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53507822                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42663140                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43463970                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11021864                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     20978788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20978788                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20978788                       # number of overall hits
system.cpu.icache.overall_hits::total        20978788                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1974                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1974                       # number of overall misses
system.cpu.icache.overall_misses::total          1974                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    150833000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150833000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150833000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150833000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20980762                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20980762                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20980762                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20980762                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76409.827761                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76409.827761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76409.827761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76409.827761                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          369                       # number of writebacks
system.cpu.icache.writebacks::total               369                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148859000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148859000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148859000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148859000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75409.827761                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75409.827761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75409.827761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75409.827761                       # average overall mshr miss latency
system.cpu.icache.replacements                    369                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20978788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20978788                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1974                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1974                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150833000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150833000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20980762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20980762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76409.827761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76409.827761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148859000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148859000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75409.827761                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75409.827761                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1156.950744                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20980762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10628.552178                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1156.950744                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.282459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.282459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1605                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1174                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.391846                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20982736                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20982736                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 115084016000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   62                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               539013                       # number of demand (read+write) hits
system.l2.demand_hits::total                   539075                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  62                       # number of overall hits
system.l2.overall_hits::.cpu.data              539013                       # number of overall hits
system.l2.overall_hits::total                  539075                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1912                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             783327                       # number of demand (read+write) misses
system.l2.demand_misses::total                 785239                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1912                       # number of overall misses
system.l2.overall_misses::.cpu.data            783327                       # number of overall misses
system.l2.overall_misses::total                785239                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    145220000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  65231403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      65376623500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    145220000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  65231403500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     65376623500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1322340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1324314                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1322340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1324314                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.592379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.592940                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.592379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.592940                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75951.882845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83274.805413                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83256.974628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75951.882845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83274.805413                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83256.974628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              491824                       # number of writebacks
system.l2.writebacks::total                    491824                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        783322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            785232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       783322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           785232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126022000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  57397883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57523905000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126022000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  57397883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57523905000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.592376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.592935                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.592376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.592935                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65980.104712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73274.953340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73257.209334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65980.104712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73274.953340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73257.209334                       # average overall mshr miss latency
system.l2.replacements                         756734                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1034560                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1034560                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1034560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1034560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          365                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              365                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          365                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          365                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            102793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                102793                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          458065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              458065                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  38809170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38809170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        560858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            560858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.816722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.816722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84724.154869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84724.154869                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       458065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         458065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  34228520000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34228520000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.816722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.816722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74724.154869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74724.154869                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             62                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 62                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    145220000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145220000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75951.882845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75951.882845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126022000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126022000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65980.104712                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65980.104712                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        436220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            436220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       325262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          325262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  26422233500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26422233500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       761482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        761482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.427143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.427143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81233.693146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81233.693146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       325257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       325257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  23169363000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23169363000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.427137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.427137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71234.018023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71234.018023                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data          4782                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4782                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          289                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             289                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         5071                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          5071                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.056991                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.056991                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5560500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5560500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.056991                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.056991                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19240.484429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19240.484429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32048.486012                       # Cycle average of tags in use
system.l2.tags.total_refs                     2653132                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    794284                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.340281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     207.634141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        66.763271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31774.088600                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978042                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3811                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6103214                       # Number of tag accesses
system.l2.tags.data_accesses                  6103214                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    307610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    783172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003755894500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18306                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18306                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2067356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             289798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      785232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     491824                       # Number of write requests accepted
system.mem_ctrls.readBursts                    785232                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   491824                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                184214                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                785232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               491824                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  606571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  178337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        18306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.886485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.300825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.164309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         18199     99.42%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           61      0.33%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           27      0.15%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18306                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.802852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.768967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.084053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11461     62.61%     62.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              388      2.12%     64.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5117     27.95%     92.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1290      7.05%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.25%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18306                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12563712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7869184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    109.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  115076255000                       # Total gap between requests
system.mem_ctrls.avgGap                      90110.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12530752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4921488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265545.130090003135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 108883513.415103629231                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 42764305.340195983648                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1910                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       783322                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       491824                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     47963000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  25132883500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2769678958250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25111.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32085.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5631443.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12533152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12563712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7869184                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7869184                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1910                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       783322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         785232                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       491824                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        491824                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    108904368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        109169913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     68377732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        68377732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     68377732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    108904368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       177547645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               785082                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              307593                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        49121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        49340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        49234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        49227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        49869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        48309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        48947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        49070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        49171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        47023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        47903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        50153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        49244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        50176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        49406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        48889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        18558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        18625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        18378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        18924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        19576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        19373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        19952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        20028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        20358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        19021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        18221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        20370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        18824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        19699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        19091                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        18595                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10460559000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3925410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        25180846500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13324.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32074.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              521709                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             141072                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       429894                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.670798                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.793225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   242.649874                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       312200     72.62%     72.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        56838     13.22%     85.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10000      2.33%     88.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8867      2.06%     90.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11338      2.64%     92.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2631      0.61%     93.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3316      0.77%     94.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1881      0.44%     94.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        22823      5.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       429894                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              50245248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           19685952                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              436.596234                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              171.057221                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1523368980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       809689815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2806855380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     800821080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9084379200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  39856147050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10629191040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   65510452545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   569.240237                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  27152651750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3842800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  84088564250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1546074180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       821757915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2798630100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     804814380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9084379200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  39186576030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11193040320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   65435272125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   568.586971                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  28620847750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3842800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  82620368250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             327167                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       491824                       # Transaction distribution
system.membus.trans_dist::CleanEvict           259377                       # Transaction distribution
system.membus.trans_dist::ReadExReq            458065                       # Transaction distribution
system.membus.trans_dist::ReadExResp           458065                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        327167                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           289                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2321954                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2321954                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20432896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20432896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            785521                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  785521    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              785521                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2222206000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1876376000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            763456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1526384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          369                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          555713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           560858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          560858                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1974                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       761482                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5071                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         5071                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4317                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3980185                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3984502                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     37710400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               37747888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          756734                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7869184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2086119                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003473                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059008                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2078896     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7201      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2086119                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 115084016000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1845023000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1974998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1324877995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
