(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-08-30T07:15:46Z")
 (DESIGN "ColorBowlRobot_G15")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ColorBowlRobot_G15")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_color_sensor.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_input.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_ultrasonic.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_IR_Sensor_LEFT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_IR_Sensor_RIGHT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_puck.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_wheel_controller.clock (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\).pad_out MOTOR_EN_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\).pad_out MOTOR_EN_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\).pad_out MOTOR_GRIPPER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\).pad_out MOTOR_GRIPPER_ARM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\).pad_out MOTOR_LIFTER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\).pad_out MOTOR_TRUNK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_4 (2.897:2.897:2.897))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_4 (4.384:4.384:4.384))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_4 (4.425:4.425:4.425))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_4 (3.873:3.873:3.873))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_3 (4.358:4.358:4.358))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_3 (3.444:3.444:3.444))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_2 (3.444:3.444:3.444))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_3 (3.433:3.433:3.433))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_2 (3.218:3.218:3.218))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_2 (4.342:4.342:4.342))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_2 (3.427:3.427:3.427))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_1 (3.427:3.427:3.427))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_2 (3.414:3.414:3.414))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_5 (8.816:8.816:8.816))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_5 (6.300:6.300:6.300))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_5 (7.155:7.155:7.155))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_5 (7.062:7.062:7.062))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_6 (6.809:6.809:6.809))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_6 (9.974:9.974:9.974))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_6 (9.061:9.061:9.061))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_6 (9.055:9.055:9.055))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_7 (8.567:8.567:8.567))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_7 (7.653:7.653:7.653))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_7 (6.911:6.911:6.911))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_7 (6.934:6.934:6.934))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_0 (8.256:8.256:8.256))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_0 (8.256:8.256:8.256))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_0 (7.285:7.285:7.285))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.reset (7.667:7.667:7.667))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (9.339:9.339:9.339))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (9.335:9.335:9.335))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_0 (8.216:8.216:8.216))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_0 (5.724:5.724:5.724))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_ultrasonic.interrupt (5.608:5.608:5.608))
    (INTERCONNECT IR_Sensor_LEFT\(0\).fb Net_1134.main_0 (6.723:6.723:6.723))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_1107.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_1121.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_1126.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_1130.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_1131.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_1134.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1107.q Net_1129.main_1 (7.462:7.462:7.462))
    (INTERCONNECT IR_Sensor_RIGHT\(0\).fb Net_1131.main_0 (6.576:6.576:6.576))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_0 (5.956:5.956:5.956))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_0 (8.715:8.715:8.715))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_0 (7.797:7.797:7.797))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_0 (7.788:7.788:7.788))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_1 (6.578:6.578:6.578))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_1 (9.339:9.339:9.339))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_1 (8.421:8.421:8.421))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_1 (8.409:8.409:8.409))
    (INTERCONNECT Net_1121.q Net_1127.main_1 (2.905:2.905:2.905))
    (INTERCONNECT Net_1126.q Net_1127.main_0 (2.904:2.904:2.904))
    (INTERCONNECT Net_1127.q isr_IR_Sensor_LEFT.interrupt (5.188:5.188:5.188))
    (INTERCONNECT Net_1129.q isr_IR_Sensor_RIGHT.interrupt (8.602:8.602:8.602))
    (INTERCONNECT Net_1130.q Net_1129.main_0 (5.874:5.874:5.874))
    (INTERCONNECT Net_1131.q Net_1107.main_1 (3.676:3.676:3.676))
    (INTERCONNECT Net_1131.q Net_1130.main_1 (3.676:3.676:3.676))
    (INTERCONNECT Net_1131.q Net_1133.main_1 (3.676:3.676:3.676))
    (INTERCONNECT Net_1131.q \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (3.676:3.676:3.676))
    (INTERCONNECT Net_1133.q isr_puck.interrupt (5.456:5.456:5.456))
    (INTERCONNECT Net_1134.q Net_1121.main_1 (3.508:3.508:3.508))
    (INTERCONNECT Net_1134.q Net_1126.main_1 (3.508:3.508:3.508))
    (INTERCONNECT Net_1134.q Net_1133.main_0 (5.590:5.590:5.590))
    (INTERCONNECT Net_1134.q \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (3.508:3.508:3.508))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1157.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1204.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1245.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1280.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1157.q MOTOR_GRIPPER\(0\).pin_input (6.656:6.656:6.656))
    (INTERCONNECT Net_1204.q MOTOR_GRIPPER_ARM\(0\).pin_input (6.385:6.385:6.385))
    (INTERCONNECT Net_1245.q MOTOR_LIFTER\(0\).pin_input (5.389:5.389:5.389))
    (INTERCONNECT Net_1280.q MOTOR_TRUNK\(0\).pin_input (5.453:5.453:5.453))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_0 (3.682:3.682:3.682))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_2 (3.682:3.682:3.682))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.978:4.978:4.978))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.reset (3.097:3.097:3.097))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.ar_0 (3.097:3.097:3.097))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (5.233:5.233:5.233))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (5.237:5.237:5.237))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:status_0\\.ar_0 (3.097:3.097:3.097))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.ar_0 (3.097:3.097:3.097))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_LEFT\:isr\\.interrupt (7.186:7.186:7.186))
    (INTERCONNECT MOTOR_LEFT_PHASE_A\(0\).fb \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.643:5.643:5.643))
    (INTERCONNECT MOTOR_LEFT_PHASE_B\(0\).fb \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.647:4.647:4.647))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_RIGHT\:isr\\.interrupt (8.684:8.684:8.684))
    (INTERCONNECT MOTOR_RIGHT_PHASE_A\(0\).fb \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.994:5.994:5.994))
    (INTERCONNECT MOTOR_RIGHT_PHASE_B\(0\).fb \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.958:5.958:5.958))
    (INTERCONNECT \\PWM_RIGHT\:PWMHW\\.cmp MOTOR_EN_RIGHT\(0\).pin_input (7.857:7.857:7.857))
    (INTERCONNECT \\Wheel_Timer\:TimerHW\\.irq isr_wheel_controller.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.interrupt isr_color_sensor.interrupt (4.981:4.981:4.981))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.main_1 (2.906:2.906:2.906))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_1 (2.906:2.906:2.906))
    (INTERCONNECT Count\(0\).fb \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_3 (5.269:5.269:5.269))
    (INTERCONNECT Count\(0\).fb \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.main_0 (5.269:5.269:5.269))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_622.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_LEFT\:PWMHW\\.cmp MOTOR_EN_LEFT\(0\).pin_input (7.775:7.775:7.775))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_0 (4.957:4.957:4.957))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_0 (4.957:4.957:4.957))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (6.646:6.646:6.646))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_0 (4.957:4.957:4.957))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_0 (4.955:4.955:4.955))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_0 (6.646:6.646:6.646))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_0 (4.955:4.955:4.955))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt isr_input.interrupt (8.811:8.811:8.811))
    (INTERCONNECT Net_976.q Tx_1\(0\).pin_input (7.466:7.466:7.466))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_Color_Sensor\:CounterUDB\:status_0\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_0 (2.897:2.897:2.897))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (2.771:2.771:2.771))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (2.796:2.796:2.796))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (4.614:4.614:4.614))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (5.176:5.176:5.176))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.q \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.q \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_1 (2.613:2.613:2.613))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.q \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_1 (2.611:2.611:2.611))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (2.326:2.326:2.326))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (7.820:7.820:7.820))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (6.902:6.902:6.902))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (4.938:4.938:4.938))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (6.890:6.890:6.890))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_3 (2.792:2.792:2.792))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.main_1 (2.769:2.769:2.769))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.905:2.905:2.905))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_2 (3.047:3.047:3.047))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.main_0 (3.064:3.064:3.064))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.main_0 (3.064:3.064:3.064))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_3 (3.047:3.047:3.047))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.q \\Counter_Color_Sensor\:CounterUDB\:status_0\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (2.768:2.768:2.768))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (2.789:2.789:2.789))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (3.684:3.684:3.684))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (3.668:3.668:3.668))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:status_0\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.327:2.327:2.327))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.539:5.539:5.539))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.307:2.307:2.307))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.305:2.305:2.305))
    (INTERCONNECT \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1121.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1126.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1107.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1130.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_622.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Color_Sensor\:PWMUDB\:status_0\\.main_1 (3.805:3.805:3.805))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_0 (3.643:3.643:3.643))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_0 (3.643:3.643:3.643))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.q \\PWM_Color_Sensor\:PWMUDB\:status_0\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q Net_622.main_0 (3.217:3.217:3.217))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.303:4.303:4.303))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (4.302:4.302:4.302))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:status_2\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:status_0\\.q \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.329:2.329:2.329))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:status_2\\.q \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.663:3.663:3.663))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_2 (4.229:4.229:4.229))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.595:2.595:2.595))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.593:2.593:2.593))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:status_2\\.main_1 (4.229:4.229:4.229))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_2 (4.229:4.229:4.229))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.q \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.q \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1157.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q Net_1157.main_0 (7.247:7.247:7.247))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (7.261:7.261:7.261))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (7.260:7.260:7.260))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.main_0 (7.247:7.247:7.247))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.q \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_0 (5.628:5.628:5.628))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.q \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.073:3.073:3.073))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.958:2.958:2.958))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1204.main_1 (2.601:2.601:2.601))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.main_0 (2.592:2.592:2.592))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.main_1 (2.601:2.601:2.601))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.main_0 (2.943:2.943:2.943))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.main_0 (2.309:2.309:2.309))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q Net_1204.main_0 (2.887:2.887:2.887))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (2.898:2.898:2.898))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (2.896:2.896:2.896))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.main_0 (2.887:2.887:2.887))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.327:2.327:2.327))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.099:3.099:3.099))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.975:2.975:2.975))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.main_1 (3.119:3.119:3.119))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1245.main_1 (2.893:2.893:2.893))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.main_1 (2.893:2.893:2.893))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.main_0 (2.274:2.274:2.274))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q Net_1245.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.078:4.078:4.078))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (4.638:4.638:4.638))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.q \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.866:2.866:2.866))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.q \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.872:2.872:2.872))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.089:3.089:3.089))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.101:3.101:3.101))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.main_1 (3.872:3.872:3.872))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1280.main_1 (3.315:3.315:3.315))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.main_0 (6.585:6.585:6.585))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.main_1 (6.585:6.585:6.585))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.main_0 (2.901:2.901:2.901))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.main_0 (2.242:2.242:2.242))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q Net_1280.main_0 (2.966:2.966:2.966))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (2.972:2.972:2.972))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (2.854:2.854:2.854))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.main_0 (2.966:2.966:2.966))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.q \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_0 (6.212:6.212:6.212))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.q \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.867:2.867:2.867))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.854:2.854:2.854))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.834:2.834:2.834))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.980:2.980:2.980))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.main_1 (2.992:2.992:2.992))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.114:6.114:6.114))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.main_0 (6.114:6.114:6.114))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (4.583:4.583:4.583))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (5.152:5.152:5.152))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (6.411:6.411:6.411))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_2 (2.890:2.890:2.890))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.main_0 (6.411:6.411:6.411))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Net_1275\\.main_1 (2.890:2.890:2.890))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.477:3.477:3.477))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Net_530\\.main_2 (6.938:6.938:6.938))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Net_611\\.main_2 (6.938:6.938:6.938))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.324:6.324:6.324))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_1 (5.483:5.483:5.483))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.947:5.947:5.947))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.502:5.502:5.502))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.502:5.502:5.502))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Net_1275\\.main_0 (5.483:5.483:5.483))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.847:6.847:6.847))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.893:2.893:2.893))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.587:2.587:2.587))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.587:2.587:2.587))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_1 (2.593:2.593:2.593))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203_split\\.q \\QuadDec_LEFT\:Net_1203\\.main_5 (2.285:2.285:2.285))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.456:4.456:4.456))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.000:5.000:5.000))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_1251\\.main_0 (2.600:2.600:2.600))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_0 (2.602:2.602:2.602))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_530\\.main_1 (4.959:4.959:4.959))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_611\\.main_1 (4.959:4.959:4.959))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251_split\\.q \\QuadDec_LEFT\:Net_1251\\.main_7 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_0 (4.457:4.457:4.457))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (2.965:2.965:2.965))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_0 (5.285:5.285:5.285))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1251\\.main_1 (3.749:3.749:3.749))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_1 (3.737:3.737:3.737))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1260\\.main_0 (2.945:2.945:2.945))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_2 (5.033:5.033:5.033))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_0 (5.265:5.265:5.265))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_0 (5.265:5.265:5.265))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_0 (5.266:5.266:5.266))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1275\\.q \\QuadDec_LEFT\:Net_530\\.main_0 (2.284:2.284:2.284))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1275\\.q \\QuadDec_LEFT\:Net_611\\.main_0 (2.284:2.284:2.284))
    (INTERCONNECT \\QuadDec_LEFT\:Net_530\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_0 (5.521:5.521:5.521))
    (INTERCONNECT \\QuadDec_LEFT\:Net_611\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1203\\.main_2 (3.071:3.071:3.071))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_4 (2.955:2.955:2.955))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1251\\.main_4 (6.083:6.083:6.083))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_4 (6.068:6.068:6.068))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1260\\.main_1 (5.269:5.269:5.269))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_3 (6.622:6.622:6.622))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_3 (3.068:3.068:3.068))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_3 (3.071:3.071:3.071))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.887:2.887:2.887))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_0 (2.887:2.887:2.887))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1203\\.main_0 (5.848:5.848:5.848))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_2 (6.300:6.300:6.300))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1251\\.main_2 (2.771:2.771:2.771))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_2 (2.800:2.800:2.800))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_1 (6.873:6.873:6.873))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_1 (6.873:6.873:6.873))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_1 (5.848:5.848:5.848))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.main_0 (3.658:3.658:3.658))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_0 (3.658:3.658:3.658))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1203\\.main_1 (5.496:5.496:5.496))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_3 (5.954:5.954:5.954))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1251\\.main_3 (5.100:5.100:5.100))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_3 (4.097:4.097:4.097))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_2 (6.512:6.512:6.512))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_3 (4.175:4.175:4.175))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_2 (6.512:6.512:6.512))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_2 (5.496:5.496:5.496))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1203\\.main_4 (3.102:3.102:3.102))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_6 (3.112:3.112:3.112))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1251\\.main_6 (7.008:7.008:7.008))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_6 (6.435:6.435:6.435))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1260\\.main_3 (7.896:7.896:7.896))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_5 (2.961:2.961:2.961))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_5 (2.961:2.961:2.961))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_5 (3.102:3.102:3.102))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1203\\.main_3 (4.446:4.446:4.446))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_5 (3.881:3.881:3.881))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1251\\.main_5 (7.385:7.385:7.385))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_5 (6.808:6.808:6.808))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1260\\.main_2 (8.278:8.278:8.278))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_4 (3.468:3.468:3.468))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_4 (3.468:3.468:3.468))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_4 (4.446:4.446:4.446))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.854:6.854:6.854))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.main_0 (6.854:6.854:6.854))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.937:2.937:2.937))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.084:3.084:3.084))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.082:3.082:3.082))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.941:3.941:3.941))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_2 (3.941:3.941:3.941))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Net_1275\\.main_1 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.main_1 (3.678:3.678:3.678))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.639:2.639:2.639))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Net_530\\.main_2 (3.430:3.430:3.430))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Net_611\\.main_2 (3.430:3.430:3.430))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (5.420:5.420:5.420))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (5.421:5.421:5.421))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.256:6.256:6.256))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_1 (4.810:4.810:4.810))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.245:4.245:4.245))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.669:3.669:3.669))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.669:3.669:3.669))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Net_1275\\.main_0 (3.669:3.669:3.669))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_1 (2.771:2.771:2.771))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203_split\\.q \\QuadDec_RIGHT\:Net_1203\\.main_5 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (5.022:5.022:5.022))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.020:5.020:5.020))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_1251\\.main_0 (3.693:3.693:3.693))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_0 (3.919:3.919:3.919))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_530\\.main_1 (7.842:7.842:7.842))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_611\\.main_1 (7.842:7.842:7.842))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251_split\\.q \\QuadDec_RIGHT\:Net_1251\\.main_7 (2.871:2.871:2.871))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_0 (7.271:7.271:7.271))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.969:5.969:5.969))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_0 (6.779:6.779:6.779))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1251\\.main_1 (5.068:5.068:5.068))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_1 (4.190:4.190:4.190))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1260\\.main_0 (4.194:4.194:4.194))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_2 (6.653:6.653:6.653))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_0 (4.194:4.194:4.194))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_0 (5.068:5.068:5.068))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_0 (7.342:7.342:7.342))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1275\\.q \\QuadDec_RIGHT\:Net_530\\.main_0 (6.183:6.183:6.183))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1275\\.q \\QuadDec_RIGHT\:Net_611\\.main_0 (6.183:6.183:6.183))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_530\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_0 (6.905:6.905:6.905))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_611\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_1 (6.931:6.931:6.931))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1203\\.main_2 (6.003:6.003:6.003))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_4 (6.023:6.023:6.023))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1251\\.main_4 (6.361:6.361:6.361))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_4 (4.205:4.205:4.205))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1260\\.main_1 (6.751:6.751:6.751))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_3 (9.601:9.601:9.601))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_3 (6.751:6.751:6.751))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_3 (6.361:6.361:6.361))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_3 (6.003:6.003:6.003))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.932:2.932:2.932))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_0 (2.932:2.932:2.932))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_2 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1203\\.main_0 (6.573:6.573:6.573))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_2 (6.017:6.017:6.017))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1251\\.main_2 (5.155:5.155:5.155))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_2 (3.851:3.851:3.851))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_1 (3.442:3.442:3.442))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_3 (3.442:3.442:3.442))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_1 (5.155:5.155:5.155))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_1 (6.573:6.573:6.573))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.910:2.910:2.910))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_0 (2.910:2.910:2.910))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1203\\.main_1 (5.943:5.943:5.943))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_3 (5.388:5.388:5.388))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1251\\.main_3 (3.669:3.669:3.669))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_3 (3.203:3.203:3.203))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_2 (3.207:3.207:3.207))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_3 (3.204:3.204:3.204))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_2 (3.669:3.669:3.669))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_2 (5.943:5.943:5.943))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1203\\.main_4 (5.119:5.119:5.119))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_6 (5.132:5.132:5.132))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1251\\.main_6 (2.227:2.227:2.227))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_6 (3.293:3.293:3.293))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1260\\.main_3 (3.306:3.306:3.306))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_5 (3.306:3.306:3.306))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_5 (2.227:2.227:2.227))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_5 (5.119:5.119:5.119))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1203\\.main_3 (2.601:2.601:2.601))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_5 (2.602:2.602:2.602))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1251\\.main_5 (5.327:5.327:5.327))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_5 (4.448:4.448:4.448))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1260\\.main_2 (4.437:4.437:4.437))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_4 (4.437:4.437:4.437))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_4 (5.327:5.327:5.327))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_4 (2.601:2.601:2.601))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_3 (3.261:3.261:3.261))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_3 (3.261:3.261:3.261))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_3 (3.250:3.250:3.250))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (4.340:4.340:4.340))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (4.340:4.340:4.340))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.q \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_8 (4.377:4.377:4.377))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_2 (3.789:3.789:3.789))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_2 (3.789:3.789:3.789))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_2 (4.365:4.365:4.365))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_1 (4.387:4.387:4.387))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_1 (4.387:4.387:4.387))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_1 (3.810:3.810:3.810))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_8 (2.328:2.328:2.328))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_3 (2.328:2.328:2.328))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_5 (2.784:2.784:2.784))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_5 (2.784:2.784:2.784))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_5 (2.765:2.765:2.765))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_4 (3.651:3.651:3.651))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_4 (3.651:3.651:3.651))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_4 (4.212:4.212:4.212))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.928:3.928:3.928))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.510:3.510:3.510))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.main_1 (5.153:5.153:5.153))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_10 (4.477:4.477:4.477))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_3 (5.153:5.153:5.153))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.main_0 (4.173:4.173:4.173))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_9 (2.648:2.648:2.648))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_2 (4.173:4.173:4.173))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.929:2.929:2.929))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.920:2.920:2.920))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.q \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.806:5.806:5.806))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_9 (5.507:5.507:5.507))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.674:4.674:4.674))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.297:3.297:3.297))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_8 (4.107:4.107:4.107))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_1 (5.524:5.524:5.524))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_4 (2.304:2.304:2.304))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_11 (3.965:3.965:3.965))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_4 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.231:6.231:6.231))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.682:2.682:2.682))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (2.682:2.682:2.682))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (2.682:2.682:2.682))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_3 (2.533:2.533:2.533))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_1 (2.533:2.533:2.533))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_9 (2.533:2.533:2.533))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_6 (2.533:2.533:2.533))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (3.354:3.354:3.354))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (3.354:3.354:3.354))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (6.762:6.762:6.762))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (6.762:6.762:6.762))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (3.354:3.354:3.354))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.910:3.910:3.910))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (5.923:5.923:5.923))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_2 (6.121:6.121:6.121))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_2 (6.121:6.121:6.121))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (6.121:6.121:6.121))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_1 (6.943:6.943:6.943))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_1 (6.943:6.943:6.943))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (6.943:6.943:6.943))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (6.377:6.377:6.377))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_8 (6.377:6.377:6.377))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_8 (3.183:3.183:3.183))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (3.183:3.183:3.183))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (6.570:6.570:6.570))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_7 (6.570:6.570:6.570))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_7 (3.337:3.337:3.337))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (3.337:3.337:3.337))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (6.252:6.252:6.252))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_6 (6.252:6.252:6.252))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_6 (3.453:3.453:3.453))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (3.453:3.453:3.453))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.252:2.252:2.252))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.226:2.226:2.226))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (5.060:5.060:5.060))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.236:2.236:2.236))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (3.374:3.374:3.374))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.322:4.322:4.322))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.254:2.254:2.254))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (6.789:6.789:6.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (4.057:4.057:4.057))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (4.057:4.057:4.057))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (6.789:6.789:6.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (6.789:6.789:6.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.057:4.057:4.057))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (4.057:4.057:4.057))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.098:4.098:4.098))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.241:2.241:2.241))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (7.141:7.141:7.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_5 (7.141:7.141:7.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_5 (2.241:2.241:2.241))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.241:2.241:2.241))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (7.141:7.141:7.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (7.141:7.141:7.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (3.174:3.174:3.174))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (6.485:6.485:6.485))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (6.485:6.485:6.485))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (3.174:3.174:3.174))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (3.174:3.174:3.174))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (6.485:6.485:6.485))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (6.485:6.485:6.485))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (5.081:5.081:5.081))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.250:2.250:2.250))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (2.262:2.262:2.262))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (5.092:5.092:5.092))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (3.467:3.467:3.467))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (4.450:4.450:4.450))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (4.450:4.450:4.450))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (3.900:3.900:3.900))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (6.841:6.841:6.841))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.774:3.774:3.774))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (6.852:6.852:6.852))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (6.841:6.841:6.841))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (6.852:6.852:6.852))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (6.852:6.852:6.852))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (6.841:6.841:6.841))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (8.152:8.152:8.152))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (8.152:8.152:8.152))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (7.584:7.584:7.584))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (5.019:5.019:5.019))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (9.177:9.177:9.177))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (9.177:9.177:9.177))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (5.019:5.019:5.019))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (5.019:5.019:5.019))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (9.177:9.177:9.177))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (9.177:9.177:9.177))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.164:9.164:9.164))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (5.564:5.564:5.564))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (7.467:7.467:7.467))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (7.467:7.467:7.467))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (4.176:4.176:4.176))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (5.581:5.581:5.581))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (6.274:6.274:6.274))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.587:4.587:4.587))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.401:7.401:7.401))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (4.564:4.564:4.564))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (4.587:4.587:4.587))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (4.564:4.564:4.564))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (4.564:4.564:4.564))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (4.587:4.587:4.587))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (3.762:3.762:3.762))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (5.536:5.536:5.536))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (7.714:7.714:7.714))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (6.232:6.232:6.232))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (5.536:5.536:5.536))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (6.232:6.232:6.232))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (6.232:6.232:6.232))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (5.536:5.536:5.536))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (6.228:6.228:6.228))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (3.095:3.095:3.095))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (3.097:3.097:3.097))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (3.095:3.095:3.095))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (3.097:3.097:3.097))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (3.097:3.097:3.097))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (3.095:3.095:3.095))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (2.970:2.970:2.970))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (6.290:6.290:6.290))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (4.398:4.398:4.398))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_976.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_LEFT\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_RIGHT\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Wheel_Timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_LEFT\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_RIGHT\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\Wheel_Timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\).pad_out MOTOR_EN_RIGHT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\)_PAD MOTOR_EN_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_PHASE_B\(0\)_PAD MOTOR_RIGHT_PHASE_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_PHASE_A\(0\)_PAD MOTOR_RIGHT_PHASE_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_PHASE_B\(0\)_PAD MOTOR_LEFT_PHASE_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_PHASE_A\(0\)_PAD MOTOR_LEFT_PHASE_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_IN_4\(0\)_PAD MOTOR_RIGHT_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_IN_3\(0\)_PAD MOTOR_RIGHT_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\).pad_out MOTOR_EN_LEFT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\)_PAD MOTOR_EN_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_IN_2\(0\)_PAD MOTOR_LEFT_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_IN_1\(0\)_PAD MOTOR_LEFT_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor_LEFT\(0\)_PAD IR_Sensor_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Count\(0\)_PAD Count\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger\(0\)_PAD Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_LEFT\(0\)_PAD Echo_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_RIGHT\(0\)_PAD Echo_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor_RIGHT\(0\)_PAD IR_Sensor_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_FLEFT\(0\)_PAD Echo_FLEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_FRIGHT\(0\)_PAD Echo_FRIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_BACK\(0\)_PAD Echo_BACK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\).pad_out MOTOR_GRIPPER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\)_PAD MOTOR_GRIPPER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\).pad_out MOTOR_GRIPPER_ARM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\)_PAD MOTOR_GRIPPER_ARM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\).pad_out MOTOR_LIFTER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\)_PAD MOTOR_LIFTER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\).pad_out MOTOR_TRUNK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\)_PAD MOTOR_TRUNK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_RED\(0\)_PAD Indicator_RED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_GREEN\(0\)_PAD Indicator_GREEN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_BLUE\(0\)_PAD Indicator_BLUE\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
