# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../agc.srcs/sources_1/new/modules/a4_stage_branch.v" \
"../../../../agc.srcs/sources_1/new/components/nor_1.v" \
"../../../../agc.srcs/sources_1/new/components/nor_2.v" \
"../../../../agc.srcs/sources_1/new/components/nor_3.v" \
"../../../../agc.srcs/sources_1/new/components/nor_4.v" \
"../../../../agc.srcs/sim_1/new/a4_stage_branch_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
