# singleCycle-mips-vhdl

## My team's project in Computer Architecture lecture. We write mips architecture with vhdl and run this instructions
### My Team :
* [M.Kemal Patır](https://github.com/mkpatir) 
* [Emre Erinç](https://github.com/EmreErinc)
* [Kerem Canlı](https://github.com/KeremCanli)

![components](processorComponents.png)

### Software

* [Xilinx ISE Project Navigator](https://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.html) - FPGA design solution to synthesis and simulation
* [MARS](http://courses.missouristate.edu/kenvollmar/mars/) - **M**IPS **A**ssembler and **R**untime **S**imulator

![instruction](instruction.png)

![schema](Schema.png)

