`ifndef __SIMPLE_INTERFACE_SVI__
`define __SIMPLE_INTERFACE_SVI__
interface simple_interface (input logic clk, input logic rst_n);

logic [7:0] addr ;
logic [7:0] din  ;
logic       rw   ;
logic       intr ;

clocking cb @(posedge clk);
    default input #1 output #1;
    output addr ;
    output din  ;
    output rw   ;
    input  intr ;
endclocking

modport master(clocking cb, output rst_n);

endinterface
`endif

