Two layer enclosure iso-dense via enclosure rule is defined.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M10
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 110 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.064 may be too small: wire/via-down 0.100, wire/via-up 0.064. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.080 may be too small: wire/via-down 0.080, wire/via-up 0.120. (ZRT-026)
Via on layer (VIA10) needs more than one tracks
Warning: Layer M10 pitch 0.126 may be too small: wire/via-down 0.126, wire/via-up 0.320. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M12 pitch 0.900 may be too small: wire/via-down 0.900, wire/via-up 2.475. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer AP pitch 3.600 may be too small: wire/via-down 4.500, wire/via-up 3.600. (ZRT-026)
Transition layer name: M8(7)
11 masters (11 pins) have donut holes


Start checking for open nets ... 

Total number of nets = 595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 595 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  178  Alloctr  179  Proc 6111 
Printing options for 'route.common.*'
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_within_pins_by_layer_name                :	 {M1 via_wire_standard_cell_pins}
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	 {M4 3} {M5 3} {M6 3} {M7 3} {M8 3}
common.global_max_layer_mode                            :	 allow_pin_connection
common.global_min_layer_mode                            :	 allow_pin_connection
common.interactive_mode_clear_timing                    :	 true                
common.net_max_layer_mode                               :	 allow_pin_connection
common.net_min_layer_mode                               :	 soft                
common.post_detail_route_redundant_via_insertion        :	 off                 
common.reshield_modified_nets                           :	 reshield            
common.verbose_level                                    :	 0                   
common.via_array_mode                                   :	 rotate              

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.check_antenna_on_pg                              :	 false               
detail.check_port_min_area_min_length                   :	 false               
detail.detail_route_special_design_rule_fixing_stage    :	 early_routing       
detail.eco_max_number_of_iterations                     :	 3                   
detail.eco_route_special_design_rule_fixing_stage       :	 early_routing       
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.group_route_special_design_rule_fixing_stage     :	 early_routing       
detail.hop_layers_to_fix_antenna                        :	 true                
detail.incremental_detail_route_special_design_rule_fixing_stage:	 early_routing       
detail.timing_driven                                    :	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked	1/2 Partitions, Violations =	0
Checked	2/2 Partitions, Violations =	19

Check local double pattern cycle DRC:
Checked	1/2 Partitions, Violations =	19
Checked	2/2 Partitions, Violations =	19
Information: Filtered 15 drcs of internal-only type. (ZRT-323)
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  546  Alloctr  548  Proc 6111 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 10 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	Diff net via-cut spacing : 3
	End of line spacing : 2
	Forbidden Pitch : 2
	Short : 2


Total Wire Length =                    3403 micron
Total Number of Contacts =             5720
Total Number of Wires =                4196
Total Number of PtConns =              2074
Total Number of Routed Wires =       4196
Total Routed Wire Length =           3201 micron
Total Number of Routed Contacts =       5720
	Layer                     M1 :          0 micron
	Layer                     M2 :        778 micron
	Layer                     M3 :       1173 micron
	Layer                     M4 :        722 micron
	Layer                     M5 :        126 micron
	Layer                     M6 :        104 micron
	Layer                     M7 :        209 micron
	Layer                     M8 :        172 micron
	Layer                     M9 :         65 micron
	Layer                    M10 :         54 micron
	Layer                    M11 :          0 micron
	Layer                    M12 :          0 micron
	Layer                     AP :          0 micron
	Via              VIA910_1cut :          4
	Via        VIA910_FBDS27_1x2 :         19
	Via               VIA89_1cut :          4
	Via        VIA89_FBDS29B_2x1 :          1
	Via         VIA89_FBDS27_2x1 :         13
	Via    VIA89_FBDS27(rot)_1x2 :          1
	Via               VIA78_1cut :         31
	Via            VIA78_1cut_W3 :          2
	Via           VIA78_1cut_W3A :          1
	Via            VIA78_1cut_W4 :          1
	Via             VIA78_LONG_H :        135
	Via              VIA78_FBR20 :         32
	Via         VIA78_FBR20(rot) :         22
	Via             VIA78_PBR10B :          9
	Via              VIA78_PBR20 :          4
	Via             VIA78_PBR20B :          5
	Via             VIA78_PBS10U :          1
	Via               VIA67_1cut :         47
	Via           VIA67_1cut_W2A :          1
	Via      VIA67_1cut_W4C(rot) :          1
	Via             VIA67_LONG_H :          7
	Via             VIA67_LONG_V :          7
	Via              VIA67_FBR20 :         51
	Via         VIA67_FBR20(rot) :         10
	Via             VIA67_PBR10B :          7
	Via              VIA67_PBR20 :          8
	Via             VIA67_PBR20B :          1
	Via              VIA67_FBS10 :          6
	Via             VIA67_PBS10B :          3
	Via           VIA67_1cut_FAT :          6
	Via    VIA67_FBDS10(rot)_1x2 :         13
	Via               VIA56_1cut :         49
	Via             VIA56_LONG_V :         13
	Via              VIA56_FBR20 :         44
	Via         VIA56_FBR20(rot) :         18
	Via             VIA56_PBR10B :         10
	Via              VIA56_PBR20 :         20
	Via             VIA56_PBR20B :          9
	Via              VIA56_FBS10 :          9
	Via             VIA56_PBS10U :          3
	Via             VIA56_PBS10B :          9
	Via           VIA56_1cut_FAT :         10
	Via         VIA56_FBDS10_1x2 :          8
	Via        VIA56_PBDS40B_1x2 :          1
	Via               VIA45_1cut :         68
	Via             VIA45_LONG_H :         10
	Via        VIA45_LONG_V(rot) :          1
	Via              VIA45_FBR20 :         37
	Via         VIA45_FBR20(rot) :         39
	Via             VIA45_PBR10B :         12
	Via              VIA45_PBR20 :         25
	Via             VIA45_PBR20B :          7
	Via              VIA45_FBS10 :         10
	Via             VIA45_PBS10U :          4
	Via             VIA45_PBS10B :         13
	Via           VIA45_1cut_FAT :         23
	Via       VIA45_1cut_W4C_2x1 :          1
	Via               VIA34_1cut :        119
	Via             VIA34_LONG_H :          3
	Via        VIA34_LONG_H(rot) :          3
	Via             VIA34_LONG_V :          3
	Via        VIA34_LONG_V(rot) :          3
	Via             VIA34_FBR25B :        453
	Via              VIA34_FBR14 :         24
	Via              VIA34_PBR3B :        164
	Via         VIA34_PBR3B(rot) :         14
	Via              VIA34_FBS14 :         54
	Via               VIA34_FBS4 :         63
	Via           VIA34_1cut_FAT :         40
	Via     VIA34_LONG_V_40W_NDR :          1
	Via    VIA34_FBDS14(rot)_2x1 :          1
	Via      VIA23_1cut_W3C(rot) :          5
	Via           VIA23_1cut_WA7 :          2
	Via           VIA23_1cut_WAD :          1
	Via      VIA23_1cut_WAD(rot) :          1
	Via               VIA23_1cut :        211
	Via            VIA23_1cut_VV :          2
	Via       VIA23_1cut_VV(rot) :          1
	Via           VIA23_1cut_W3B :         25
	Via             VIA23_LONG_H :         24
	Via             VIA23_LONG_V :          3
	Via        VIA23_LONG_V(rot) :          2
	Via       VIA23_LONG_V2(rot) :          1
	Via     VIA23_LONG_EN7V(rot) :          1
	Via       VIA23_LONG_HH(rot) :          5
	Via               VIA23_FBR7 :         21
	Via          VIA23_FBR7(rot) :         16
	Via              VIA23_FBR16 :        209
	Via         VIA23_FBR16(rot) :         69
	Via              VIA23_PBR7U :        148
	Via         VIA23_PBR7U(rot) :         11
	Via               VIA23_FBS3 :        109
	Via          VIA23_FBS3(rot) :          7
	Via         VIA23_FBS16(rot) :         19
	Via              VIA23_PBS3B :          2
	Via         VIA23_PBS3B(rot) :          2
	Via           VIA23_1cut_FAT :        360
	Via        VIA23_PBDS25B_2x1 :          5
	Via   VIA23_PBDS25B(rot)_1x2 :          1
	Via        VIA23_FBDS25B_2x1 :         14
	Via   VIA23_FBDS25B(rot)_1x2 :         82
	Via         VIA23_FBDS3B_2x1 :        549
	Via    VIA23_FBDS3B(rot)_1x2 :        334
	Via           VIA12_1cut_W1A :          1
	Via      VIA12_1cut_W1A(rot) :        228
	Via      VIA12_1cut_W1B(rot) :          1
	Via           VIA12_1cut_WAC :          2
	Via      VIA12_1cut_WAC(rot) :          1
	Via               VIA12_1cut :        436
	Via       VIA12_1cut_VV(rot) :         22
	Via            VIA12_1cut_W1 :          1
	Via           VIA12_1cut_W3B :         17
	Via             VIA12_LONG_H :          8
	Via        VIA12_LONG_H(rot) :          1
	Via             VIA12_LONG_V :          1
	Via            VIA12_LONG_HH :         12
	Via       VIA12_LONG_HH(rot) :          2
	Via            VIA12_FBDS25B :          1
	Via               VIA12_FBR7 :          3
	Via          VIA12_FBR7(rot) :         80
	Via              VIA12_FBR16 :          3
	Via         VIA12_FBR16(rot) :         14
	Via              VIA12_PBR7U :         14
	Via         VIA12_PBR7U(rot) :        189
	Via               VIA12_FBS3 :         59
	Via          VIA12_FBS3(rot) :          1
	Via         VIA12_FBS16(rot) :          7
	Via              VIA12_PBS3B :        246
	Via           VIA12_1cut_FAT :        258
	Via         VIA12_FBDS3B_2x1 :         14
	Via    VIA12_FBDS3B(rot)_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.22% (4188 / 5720 vias)
 
    Layer VIA1       = 54.89% (893    / 1627    vias)
        Weight 10    =  1.17% (19      vias)
        Weight 7     =  1.04% (17      vias)
        Weight 6     =  5.10% (83      vias)
        Weight 5     = 12.48% (203     vias)
        Weight 4     =  0.43% (7       vias)
        Weight 3     =  3.69% (60      vias)
        Weight 2     = 15.12% (246     vias)
        Weight 1     = 15.86% (258     vias)
        Un-optimized = 29.32% (477     vias)
        Un-mapped    = 15.80% (257     vias)
    Layer VIA2       = 87.33% (1958   / 2242    vias)
        Weight 10    = 39.38% (883     vias)
        Weight 9     =  4.28% (96      vias)
        Weight 8     =  0.27% (6       vias)
        Weight 7     = 12.40% (278     vias)
        Weight 6     =  1.65% (37      vias)
        Weight 5     =  7.09% (159     vias)
        Weight 4     =  0.85% (19      vias)
        Weight 3     =  5.17% (116     vias)
        Weight 2     =  0.18% (4       vias)
        Weight 1     = 16.06% (360     vias)
        Un-optimized = 11.78% (264     vias)
        Un-mapped    =  0.89% (20      vias)
    Layer VIA3       = 86.03% (813    / 945     vias)
        Weight 10    =  0.11% (1       vias)
        Weight 8     = 47.94% (453     vias)
        Weight 7     =  2.54% (24      vias)
        Weight 6     = 18.84% (178     vias)
        Weight 4     =  5.71% (54      vias)
        Weight 3     =  6.67% (63      vias)
        Weight 2     =  4.23% (40      vias)
        Un-optimized = 12.59% (119     vias)
        Un-mapped    =  1.38% (13      vias)
    Layer VIA4       = 68.40% (171    / 250     vias)
        Weight 8     = 30.40% (76      vias)
        Weight 7     =  2.80% (7       vias)
        Weight 6     =  4.80% (12      vias)
        Weight 5     = 10.00% (25      vias)
        Weight 4     =  4.00% (10      vias)
        Weight 3     =  1.60% (4       vias)
        Weight 2     =  5.20% (13      vias)
        Weight 1     =  9.60% (24      vias)
        Un-optimized = 27.20% (68      vias)
        Un-mapped    =  4.40% (11      vias)
    Layer VIA5       = 69.46% (141    / 203     vias)
        Weight 10    =  3.94% (8       vias)
        Weight 9     =  0.49% (1       vias)
        Weight 8     = 30.54% (62      vias)
        Weight 7     =  4.43% (9       vias)
        Weight 6     =  4.93% (10      vias)
        Weight 5     =  9.85% (20      vias)
        Weight 4     =  4.43% (9       vias)
        Weight 3     =  1.48% (3       vias)
        Weight 2     =  4.43% (9       vias)
        Weight 1     =  4.93% (10      vias)
        Un-optimized = 24.14% (49      vias)
        Un-mapped    =  6.40% (13      vias)
    Layer VIA6       = 62.50% (105    / 168     vias)
        Weight 10    =  7.74% (13      vias)
        Weight 8     = 36.31% (61      vias)
        Weight 7     =  0.60% (1       vias)
        Weight 6     =  4.17% (7       vias)
        Weight 5     =  4.76% (8       vias)
        Weight 4     =  3.57% (6       vias)
        Weight 2     =  1.79% (3       vias)
        Weight 1     =  3.57% (6       vias)
        Un-optimized = 29.17% (49      vias)
        Un-mapped    =  8.33% (14      vias)
    Layer VIA7       = 30.04% (73     / 243     vias)
        Weight 8     = 22.22% (54      vias)
        Weight 7     =  2.06% (5       vias)
        Weight 6     =  3.70% (9       vias)
        Weight 5     =  1.65% (4       vias)
        Weight 3     =  0.41% (1       vias)
        Un-optimized = 13.99% (34      vias)
        Un-mapped    = 55.97% (136     vias)
    Layer VIA8       = 78.95% (15     / 19      vias)
        Weight 10    = 73.68% (14      vias)
        Weight 8     =  5.26% (1       vias)
        Un-optimized = 21.05% (4       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA9       = 82.61% (19     / 23      vias)
        Weight 10    = 82.61% (19      vias)
        Un-optimized = 17.39% (4       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 18.57% (1062 / 5720 vias)
 
    Layer VIA1       =  1.17% (19     / 1627    vias)
    Layer VIA2       = 43.93% (985    / 2242    vias)
    Layer VIA3       =  0.11% (1      / 945     vias)
    Layer VIA4       =  0.40% (1      / 250     vias)
    Layer VIA5       =  4.43% (9      / 203     vias)
    Layer VIA6       =  7.74% (13     / 168     vias)
    Layer VIA7       =  0.00% (0      / 243     vias)
    Layer VIA8       = 78.95% (15     / 19      vias)
    Layer VIA9       = 82.61% (19     / 23      vias)
 
  The optimized via conversion rate based on total routed via count = 73.22% (4188 / 5720 vias)
 
    Layer VIA1       = 54.89% (893    / 1627    vias)
        Weight 10    =  1.17% (19      vias)
        Weight 7     =  1.04% (17      vias)
        Weight 6     =  5.10% (83      vias)
        Weight 5     = 12.48% (203     vias)
        Weight 4     =  0.43% (7       vias)
        Weight 3     =  3.69% (60      vias)
        Weight 2     = 15.12% (246     vias)
        Weight 1     = 15.86% (258     vias)
        Un-optimized = 29.32% (477     vias)
        Un-mapped    = 15.80% (257     vias)
    Layer VIA2       = 87.33% (1958   / 2242    vias)
        Weight 10    = 39.38% (883     vias)
        Weight 9     =  4.28% (96      vias)
        Weight 8     =  0.27% (6       vias)
        Weight 7     = 12.40% (278     vias)
        Weight 6     =  1.65% (37      vias)
        Weight 5     =  7.09% (159     vias)
        Weight 4     =  0.85% (19      vias)
        Weight 3     =  5.17% (116     vias)
        Weight 2     =  0.18% (4       vias)
        Weight 1     = 16.06% (360     vias)
        Un-optimized = 11.78% (264     vias)
        Un-mapped    =  0.89% (20      vias)
    Layer VIA3       = 86.03% (813    / 945     vias)
        Weight 10    =  0.11% (1       vias)
        Weight 8     = 47.94% (453     vias)
        Weight 7     =  2.54% (24      vias)
        Weight 6     = 18.84% (178     vias)
        Weight 4     =  5.71% (54      vias)
        Weight 3     =  6.67% (63      vias)
        Weight 2     =  4.23% (40      vias)
        Un-optimized = 12.59% (119     vias)
        Un-mapped    =  1.38% (13      vias)
    Layer VIA4       = 68.40% (171    / 250     vias)
        Weight 8     = 30.40% (76      vias)
        Weight 7     =  2.80% (7       vias)
        Weight 6     =  4.80% (12      vias)
        Weight 5     = 10.00% (25      vias)
        Weight 4     =  4.00% (10      vias)
        Weight 3     =  1.60% (4       vias)
        Weight 2     =  5.20% (13      vias)
        Weight 1     =  9.60% (24      vias)
        Un-optimized = 27.20% (68      vias)
        Un-mapped    =  4.40% (11      vias)
    Layer VIA5       = 69.46% (141    / 203     vias)
        Weight 10    =  3.94% (8       vias)
        Weight 9     =  0.49% (1       vias)
        Weight 8     = 30.54% (62      vias)
        Weight 7     =  4.43% (9       vias)
        Weight 6     =  4.93% (10      vias)
        Weight 5     =  9.85% (20      vias)
        Weight 4     =  4.43% (9       vias)
        Weight 3     =  1.48% (3       vias)
        Weight 2     =  4.43% (9       vias)
        Weight 1     =  4.93% (10      vias)
        Un-optimized = 24.14% (49      vias)
        Un-mapped    =  6.40% (13      vias)
    Layer VIA6       = 62.50% (105    / 168     vias)
        Weight 10    =  7.74% (13      vias)
        Weight 8     = 36.31% (61      vias)
        Weight 7     =  0.60% (1       vias)
        Weight 6     =  4.17% (7       vias)
        Weight 5     =  4.76% (8       vias)
        Weight 4     =  3.57% (6       vias)
        Weight 2     =  1.79% (3       vias)
        Weight 1     =  3.57% (6       vias)
        Un-optimized = 29.17% (49      vias)
        Un-mapped    =  8.33% (14      vias)
    Layer VIA7       = 30.04% (73     / 243     vias)
        Weight 8     = 22.22% (54      vias)
        Weight 7     =  2.06% (5       vias)
        Weight 6     =  3.70% (9       vias)
        Weight 5     =  1.65% (4       vias)
        Weight 3     =  0.41% (1       vias)
        Un-optimized = 13.99% (34      vias)
        Un-mapped    = 55.97% (136     vias)
    Layer VIA8       = 78.95% (15     / 19      vias)
        Weight 10    = 73.68% (14      vias)
        Weight 8     =  5.26% (1       vias)
        Un-optimized = 21.05% (4       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA9       = 82.61% (19     / 23      vias)
        Weight 10    = 82.61% (19      vias)
        Un-optimized = 17.39% (4       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 9
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


