// Seed: 700777480
module module_0;
  logic id_1;
  parameter id_2 = {-1, 1};
  assign id_1 = !1;
  parameter id_3 = 1 - -1, id_4 = ~-1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wire id_4,
    input tri id_5
);
  always id_0 <= -1;
  module_0 modCall_1 ();
  logic id_7;
  logic id_8;
  ;
  assign id_2 = (1);
endmodule
program module_2 (
    id_1[-1],
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 ();
endprogram
