--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ALU_8bit.twx ALU_8bit.ncd -o ALU_8bit.twr ALU_8bit.pcf

Design file:              ALU_8bit.ncd
Physical constraint file: ALU_8bit.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ALU_Sel<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    7.600(R)|   -4.964(R)|ALU_Sel_0_IBUF    |   0.000|
A<1>        |    7.932(R)|   -2.963(R)|ALU_Sel_0_IBUF    |   0.000|
A<2>        |    7.170(R)|   -3.682(R)|ALU_Sel_0_IBUF    |   0.000|
A<3>        |    6.245(R)|   -2.817(R)|ALU_Sel_0_IBUF    |   0.000|
A<4>        |    5.094(R)|   -2.106(R)|ALU_Sel_0_IBUF    |   0.000|
A<5>        |    3.731(R)|   -1.243(R)|ALU_Sel_0_IBUF    |   0.000|
A<6>        |    2.942(R)|   -0.549(R)|ALU_Sel_0_IBUF    |   0.000|
A<7>        |    2.248(R)|   -0.497(R)|ALU_Sel_0_IBUF    |   0.000|
ALU_Sel<1>  |    1.716(R)|    0.674(R)|ALU_Sel_0_IBUF    |   0.000|
ALU_Sel<2>  |    2.928(R)|   -0.992(R)|ALU_Sel_0_IBUF    |   0.000|
B<0>        |    7.919(R)|   -5.219(R)|ALU_Sel_0_IBUF    |   0.000|
B<1>        |    7.031(R)|   -4.509(R)|ALU_Sel_0_IBUF    |   0.000|
B<2>        |    6.840(R)|   -4.357(R)|ALU_Sel_0_IBUF    |   0.000|
B<3>        |    6.018(R)|   -3.699(R)|ALU_Sel_0_IBUF    |   0.000|
B<4>        |    5.136(R)|   -2.993(R)|ALU_Sel_0_IBUF    |   0.000|
B<5>        |    3.834(R)|   -1.953(R)|ALU_Sel_0_IBUF    |   0.000|
B<6>        |    3.401(R)|   -1.607(R)|ALU_Sel_0_IBUF    |   0.000|
B<7>        |    2.430(R)|   -0.830(R)|ALU_Sel_0_IBUF    |   0.000|
------------+------------+------------+------------------+--------+

Clock ALU_Sel<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Carryout    |    6.115(R)|ALU_Sel_0_IBUF    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ALU_Sel<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ALU_Sel<0>     |    1.874|    1.874|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |ALU_Out<0>     |    8.840|
A<0>           |ALU_Out<1>     |    9.540|
A<0>           |ALU_Out<2>     |    9.765|
A<0>           |ALU_Out<3>     |    9.917|
A<0>           |ALU_Out<4>     |    9.830|
A<0>           |ALU_Out<5>     |   10.724|
A<0>           |ALU_Out<6>     |   12.309|
A<0>           |ALU_Out<7>     |   13.032|
A<1>           |ALU_Out<1>     |    9.698|
A<1>           |ALU_Out<2>     |   10.309|
A<1>           |ALU_Out<3>     |   10.461|
A<1>           |ALU_Out<4>     |   10.374|
A<1>           |ALU_Out<5>     |   11.056|
A<1>           |ALU_Out<6>     |   12.641|
A<1>           |ALU_Out<7>     |   13.364|
A<2>           |ALU_Out<2>     |   10.016|
A<2>           |ALU_Out<3>     |   10.707|
A<2>           |ALU_Out<4>     |   10.817|
A<2>           |ALU_Out<5>     |   10.354|
A<2>           |ALU_Out<6>     |   11.879|
A<2>           |ALU_Out<7>     |   12.602|
A<3>           |ALU_Out<3>     |   10.065|
A<3>           |ALU_Out<4>     |   10.561|
A<3>           |ALU_Out<5>     |   10.098|
A<3>           |ALU_Out<6>     |   10.954|
A<3>           |ALU_Out<7>     |   11.677|
A<4>           |ALU_Out<4>     |    9.218|
A<4>           |ALU_Out<5>     |    9.294|
A<4>           |ALU_Out<6>     |    9.803|
A<4>           |ALU_Out<7>     |   10.526|
A<5>           |ALU_Out<5>     |    8.902|
A<5>           |ALU_Out<6>     |    9.575|
A<5>           |ALU_Out<7>     |    9.916|
A<6>           |ALU_Out<6>     |    8.430|
A<6>           |ALU_Out<7>     |    9.310|
A<7>           |ALU_Out<7>     |    8.747|
ALU_Sel<0>     |ALU_Out<0>     |    7.452|
ALU_Sel<0>     |ALU_Out<1>     |    7.513|
ALU_Sel<0>     |ALU_Out<2>     |    7.281|
ALU_Sel<0>     |ALU_Out<3>     |    8.084|
ALU_Sel<0>     |ALU_Out<4>     |    7.248|
ALU_Sel<0>     |ALU_Out<5>     |    7.478|
ALU_Sel<0>     |ALU_Out<6>     |    7.544|
ALU_Sel<0>     |ALU_Out<7>     |    7.766|
ALU_Sel<1>     |ALU_Out<0>     |    8.267|
ALU_Sel<1>     |ALU_Out<1>     |    8.500|
ALU_Sel<1>     |ALU_Out<2>     |    8.518|
ALU_Sel<1>     |ALU_Out<3>     |    8.281|
ALU_Sel<1>     |ALU_Out<4>     |    7.952|
ALU_Sel<1>     |ALU_Out<5>     |    7.549|
ALU_Sel<1>     |ALU_Out<6>     |    8.435|
ALU_Sel<1>     |ALU_Out<7>     |    7.790|
ALU_Sel<2>     |ALU_Out<0>     |    7.836|
ALU_Sel<2>     |ALU_Out<1>     |    8.088|
ALU_Sel<2>     |ALU_Out<2>     |    8.183|
ALU_Sel<2>     |ALU_Out<3>     |    8.206|
ALU_Sel<2>     |ALU_Out<4>     |    7.576|
ALU_Sel<2>     |ALU_Out<5>     |    7.248|
ALU_Sel<2>     |ALU_Out<6>     |    7.561|
ALU_Sel<2>     |ALU_Out<7>     |    7.910|
B<0>           |ALU_Out<0>     |    9.320|
B<0>           |ALU_Out<1>     |   10.020|
B<0>           |ALU_Out<2>     |   10.245|
B<0>           |ALU_Out<3>     |   10.397|
B<0>           |ALU_Out<4>     |   10.310|
B<0>           |ALU_Out<5>     |   11.043|
B<0>           |ALU_Out<6>     |   12.628|
B<0>           |ALU_Out<7>     |   13.351|
B<1>           |ALU_Out<1>     |    9.462|
B<1>           |ALU_Out<2>     |   10.073|
B<1>           |ALU_Out<3>     |   10.225|
B<1>           |ALU_Out<4>     |   10.138|
B<1>           |ALU_Out<5>     |   10.155|
B<1>           |ALU_Out<6>     |   11.740|
B<1>           |ALU_Out<7>     |   12.463|
B<2>           |ALU_Out<2>     |    9.193|
B<2>           |ALU_Out<3>     |    9.884|
B<2>           |ALU_Out<4>     |    9.994|
B<2>           |ALU_Out<5>     |    9.964|
B<2>           |ALU_Out<6>     |   11.549|
B<2>           |ALU_Out<7>     |   12.272|
B<3>           |ALU_Out<3>     |    8.913|
B<3>           |ALU_Out<4>     |    9.409|
B<3>           |ALU_Out<5>     |    9.142|
B<3>           |ALU_Out<6>     |   10.727|
B<3>           |ALU_Out<7>     |   11.450|
B<4>           |ALU_Out<4>     |    9.018|
B<4>           |ALU_Out<5>     |    9.094|
B<4>           |ALU_Out<6>     |    9.845|
B<4>           |ALU_Out<7>     |   10.568|
B<5>           |ALU_Out<5>     |    8.629|
B<5>           |ALU_Out<6>     |    9.302|
B<5>           |ALU_Out<7>     |    9.643|
B<6>           |ALU_Out<6>     |    8.235|
B<6>           |ALU_Out<7>     |    9.115|
B<7>           |ALU_Out<7>     |    8.919|
---------------+---------------+---------+


Analysis completed Sat Jun 04 12:48:58 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4486 MB



