{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 23:02:27 2013 " "Info: Processing started: Wed Jul 31 23:02:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mcst -c mcst " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mcst -c mcst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register max_period_mea:inst_p_mea\|period\[2\] register cnt\[8\] 61.97 MHz 16.136 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.97 MHz between source register \"max_period_mea:inst_p_mea\|period\[2\]\" and destination register \"cnt\[8\]\" (period= 16.136 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.427 ns + Longest register register " "Info: + Longest register to register delay is 15.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns max_period_mea:inst_p_mea\|period\[2\] 1 REG LC_X4_Y5_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y5_N1; Fanout = 10; REG Node = 'max_period_mea:inst_p_mea\|period\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_period_mea:inst_p_mea|period[2] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.185 ns) + CELL(0.954 ns) 4.139 ns Add0~27 2 COMB LC_X9_Y4_N4 6 " "Info: 2: + IC(3.185 ns) + CELL(0.954 ns) = 4.139 ns; Loc. = LC_X9_Y4_N4; Fanout = 6; COMB Node = 'Add0~27'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { max_period_mea:inst_p_mea|period[2] Add0~27 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.488 ns Add0~17 3 COMB LC_X9_Y4_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.349 ns) = 4.488 ns; Loc. = LC_X9_Y4_N9; Fanout = 6; COMB Node = 'Add0~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add0~27 Add0~17 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.722 ns Add0~14 4 COMB LC_X10_Y4_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(1.234 ns) = 5.722 ns; Loc. = LC_X10_Y4_N0; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add0~17 Add0~14 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.978 ns) 8.619 ns LessThan2~37 5 COMB LC_X7_Y4_N0 1 " "Info: 5: + IC(1.919 ns) + CELL(0.978 ns) = 8.619 ns; Loc. = LC_X7_Y4_N0; Fanout = 1; COMB Node = 'LessThan2~37'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { Add0~14 LessThan2~37 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.742 ns LessThan2~32 6 COMB LC_X7_Y4_N1 1 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 8.742 ns; Loc. = LC_X7_Y4_N1; Fanout = 1; COMB Node = 'LessThan2~32'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LessThan2~37 LessThan2~32 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.865 ns LessThan2~27 7 COMB LC_X7_Y4_N2 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 8.865 ns; Loc. = LC_X7_Y4_N2; Fanout = 1; COMB Node = 'LessThan2~27'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LessThan2~32 LessThan2~27 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.988 ns LessThan2~22 8 COMB LC_X7_Y4_N3 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 8.988 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; COMB Node = 'LessThan2~22'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LessThan2~27 LessThan2~22 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 9.249 ns LessThan2~17 9 COMB LC_X7_Y4_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.261 ns) = 9.249 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'LessThan2~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { LessThan2~22 LessThan2~17 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 10.224 ns LessThan2~0 10 COMB LC_X7_Y4_N7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.975 ns) = 10.224 ns; Loc. = LC_X7_Y4_N7; Fanout = 1; COMB Node = 'LessThan2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan2~17 LessThan2~0 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.511 ns) 12.599 ns cnt\[14\]~80 11 COMB LC_X6_Y5_N0 16 " "Info: 11: + IC(1.864 ns) + CELL(0.511 ns) = 12.599 ns; Loc. = LC_X6_Y5_N0; Fanout = 16; COMB Node = 'cnt\[14\]~80'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { LessThan2~0 cnt[14]~80 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(1.760 ns) 15.427 ns cnt\[8\] 12 REG LC_X7_Y5_N0 11 " "Info: 12: + IC(1.068 ns) + CELL(1.760 ns) = 15.427 ns; Loc. = LC_X7_Y5_N0; Fanout = 11; REG Node = 'cnt\[8\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { cnt[14]~80 cnt[8] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.391 ns ( 47.91 % ) " "Info: Total cell delay = 7.391 ns ( 47.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.036 ns ( 52.09 % ) " "Info: Total interconnect delay = 8.036 ns ( 52.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.427 ns" { max_period_mea:inst_p_mea|period[2] Add0~27 Add0~17 Add0~14 LessThan2~37 LessThan2~32 LessThan2~27 LessThan2~22 LessThan2~17 LessThan2~0 cnt[14]~80 cnt[8] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.427 ns" { max_period_mea:inst_p_mea|period[2] {} Add0~27 {} Add0~17 {} Add0~14 {} LessThan2~37 {} LessThan2~32 {} LessThan2~27 {} LessThan2~22 {} LessThan2~17 {} LessThan2~0 {} cnt[14]~80 {} cnt[8] {} } { 0.000ns 3.185ns 0.000ns 0.000ns 1.919ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.864ns 1.068ns } { 0.000ns 0.954ns 0.349ns 1.234ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 90 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 90; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns cnt\[8\] 2 REG LC_X7_Y5_N0 11 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y5_N0; Fanout = 11; REG Node = 'cnt\[8\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk cnt[8] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt[8] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt[8] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 90 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 90; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns max_period_mea:inst_p_mea\|period\[2\] 2 REG LC_X4_Y5_N1 10 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y5_N1; Fanout = 10; REG Node = 'max_period_mea:inst_p_mea\|period\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk max_period_mea:inst_p_mea|period[2] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk max_period_mea:inst_p_mea|period[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} max_period_mea:inst_p_mea|period[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt[8] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt[8] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk max_period_mea:inst_p_mea|period[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} max_period_mea:inst_p_mea|period[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.427 ns" { max_period_mea:inst_p_mea|period[2] Add0~27 Add0~17 Add0~14 LessThan2~37 LessThan2~32 LessThan2~27 LessThan2~22 LessThan2~17 LessThan2~0 cnt[14]~80 cnt[8] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.427 ns" { max_period_mea:inst_p_mea|period[2] {} Add0~27 {} Add0~17 {} Add0~14 {} LessThan2~37 {} LessThan2~32 {} LessThan2~27 {} LessThan2~22 {} LessThan2~17 {} LessThan2~0 {} cnt[14]~80 {} cnt[8] {} } { 0.000ns 3.185ns 0.000ns 0.000ns 1.919ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.864ns 1.068ns } { 0.000ns 0.954ns 0.349ns 1.234ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 1.760ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt[8] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt[8] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk max_period_mea:inst_p_mea|period[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} max_period_mea:inst_p_mea|period[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "man_code_dly\[0\] man_code clk 1.798 ns register " "Info: tsu for register \"man_code_dly\[0\]\" (data pin = \"man_code\", clock pin = \"clk\") is 1.798 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.146 ns + Longest pin register " "Info: + Longest pin to register delay is 5.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns man_code 1 PIN PIN_98 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'man_code'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_code } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.734 ns) + CELL(0.280 ns) 5.146 ns man_code_dly\[0\] 2 REG LC_X10_Y6_N9 4 " "Info: 2: + IC(3.734 ns) + CELL(0.280 ns) = 5.146 ns; Loc. = LC_X10_Y6_N9; Fanout = 4; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.014 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 27.44 % ) " "Info: Total cell delay = 1.412 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.734 ns ( 72.56 % ) " "Info: Total interconnect delay = 3.734 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 3.734ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 90 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 90; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns man_code_dly\[0\] 2 REG LC_X10_Y6_N9 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y6_N9; Fanout = 4; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 3.734ns } { 0.000ns 1.132ns 0.280ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk man_sync max_period_mea:inst_p_mea\|period\[11\] 21.824 ns register " "Info: tco from clock \"clk\" to destination pin \"man_sync\" through register \"max_period_mea:inst_p_mea\|period\[11\]\" is 21.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 90 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 90; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns max_period_mea:inst_p_mea\|period\[11\] 2 REG LC_X5_Y6_N9 12 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X5_Y6_N9; Fanout = 12; REG Node = 'max_period_mea:inst_p_mea\|period\[11\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk max_period_mea:inst_p_mea|period[11] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk max_period_mea:inst_p_mea|period[11] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} max_period_mea:inst_p_mea|period[11] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.767 ns + Longest register pin " "Info: + Longest register to pin delay is 17.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns max_period_mea:inst_p_mea\|period\[11\] 1 REG LC_X5_Y6_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y6_N9; Fanout = 12; REG Node = 'max_period_mea:inst_p_mea\|period\[11\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_period_mea:inst_p_mea|period[11] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.787 ns) + CELL(0.747 ns) 4.534 ns Add2~5 2 COMB LC_X5_Y5_N1 2 " "Info: 2: + IC(3.787 ns) + CELL(0.747 ns) = 4.534 ns; Loc. = LC_X5_Y5_N1; Fanout = 2; COMB Node = 'Add2~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.534 ns" { max_period_mea:inst_p_mea|period[11] Add2~5 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.657 ns Add2~15 3 COMB LC_X5_Y5_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.657 ns; Loc. = LC_X5_Y5_N2; Fanout = 2; COMB Node = 'Add2~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add2~5 Add2~15 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.780 ns Add2~13 4 COMB LC_X5_Y5_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.780 ns; Loc. = LC_X5_Y5_N3; Fanout = 2; COMB Node = 'Add2~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add2~15 Add2~13 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 5.041 ns Add2~17 5 COMB LC_X5_Y5_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 5.041 ns; Loc. = LC_X5_Y5_N4; Fanout = 3; COMB Node = 'Add2~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Add2~13 Add2~17 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 6.016 ns Add2~28 6 COMB LC_X5_Y5_N6 3 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 6.016 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; COMB Node = 'Add2~28'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add2~17 Add2~28 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.511 ns) 8.435 ns Equal0~8 7 COMB LC_X3_Y5_N8 1 " "Info: 7: + IC(1.908 ns) + CELL(0.511 ns) = 8.435 ns; Loc. = LC_X3_Y5_N8; Fanout = 1; COMB Node = 'Equal0~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { Add2~28 Equal0~8 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.511 ns) 10.738 ns Equal0~9 8 COMB LC_X5_Y5_N9 1 " "Info: 8: + IC(1.792 ns) + CELL(0.511 ns) = 10.738 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; COMB Node = 'Equal0~9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { Equal0~8 Equal0~9 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.766 ns) + CELL(0.511 ns) 13.015 ns man_sync~0 9 COMB LC_X9_Y5_N4 1 " "Info: 9: + IC(1.766 ns) + CELL(0.511 ns) = 13.015 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; COMB Node = 'man_sync~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { Equal0~9 man_sync~0 } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.430 ns) + CELL(2.322 ns) 17.767 ns man_sync 10 PIN PIN_103 0 " "Info: 10: + IC(2.430 ns) + CELL(2.322 ns) = 17.767 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'man_sync'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.752 ns" { man_sync~0 man_sync } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.084 ns ( 34.24 % ) " "Info: Total cell delay = 6.084 ns ( 34.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.683 ns ( 65.76 % ) " "Info: Total interconnect delay = 11.683 ns ( 65.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.767 ns" { max_period_mea:inst_p_mea|period[11] Add2~5 Add2~15 Add2~13 Add2~17 Add2~28 Equal0~8 Equal0~9 man_sync~0 man_sync } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.767 ns" { max_period_mea:inst_p_mea|period[11] {} Add2~5 {} Add2~15 {} Add2~13 {} Add2~17 {} Add2~28 {} Equal0~8 {} Equal0~9 {} man_sync~0 {} man_sync {} } { 0.000ns 3.787ns 0.000ns 0.000ns 0.000ns 0.000ns 1.908ns 1.792ns 1.766ns 2.430ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk max_period_mea:inst_p_mea|period[11] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} max_period_mea:inst_p_mea|period[11] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.767 ns" { max_period_mea:inst_p_mea|period[11] Add2~5 Add2~15 Add2~13 Add2~17 Add2~28 Equal0~8 Equal0~9 man_sync~0 man_sync } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.767 ns" { max_period_mea:inst_p_mea|period[11] {} Add2~5 {} Add2~15 {} Add2~13 {} Add2~17 {} Add2~28 {} Equal0~8 {} Equal0~9 {} man_sync~0 {} man_sync {} } { 0.000ns 3.787ns 0.000ns 0.000ns 0.000ns 0.000ns 1.908ns 1.792ns 1.766ns 2.430ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "man_code_dly\[0\] man_code clk -1.244 ns register " "Info: th for register \"man_code_dly\[0\]\" (data pin = \"man_code\", clock pin = \"clk\") is -1.244 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_20 90 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 90; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns man_code_dly\[0\] 2 REG LC_X10_Y6_N9 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y6_N9; Fanout = 4; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.146 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns man_code 1 PIN PIN_98 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'man_code'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_code } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.734 ns) + CELL(0.280 ns) 5.146 ns man_code_dly\[0\] 2 REG LC_X10_Y6_N9 4 " "Info: 2: + IC(3.734 ns) + CELL(0.280 ns) = 5.146 ns; Loc. = LC_X10_Y6_N9; Fanout = 4; REG Node = 'man_code_dly\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.014 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "mcst.v" "" { Text "D:/WORKPLACE/VerilogPRJ/manchest/mcst.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 27.44 % ) " "Info: Total cell delay = 1.412 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.734 ns ( 72.56 % ) " "Info: Total interconnect delay = 3.734 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 3.734ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { man_code man_code_dly[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { man_code {} man_code~combout {} man_code_dly[0] {} } { 0.000ns 0.000ns 3.734ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 23:02:28 2013 " "Info: Processing ended: Wed Jul 31 23:02:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
