# Entity: uart_master
## Diagram
![Diagram](uart_master.svg "Diagram")
## Generics
| Generic name | Type          | Value | Description |
| ------------ | ------------- | ----- | ----------- |
| uart         | uart_master_t |       |             |
## Ports
| Port name | Direction | Type      | Description |
| --------- | --------- | --------- | ----------- |
| tx        | out       | std_logic |             |
## Processes
- main: _(  )_

