$date
	Sun Oct 23 00:09:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#440418
b10101 &
b10101 %
1$
b10101 !
1"
#440419
0"
#440422
b1000000 &
b1000000 %
#440426
b100000 &
b100000 %
#440430
b10000 &
b10000 %
#440434
b1000 &
b1000 %
#440438
b100 &
b100 %
#440442
b10 &
b10 %
#440446
b1 &
1#
b1 %
#440450
b0 &
b0 %
0#
0$
#1473268
b11100 !
1"
#1473270
b11100 &
b11100 %
1$
#1473271
0"
#1473274
b1110 &
b1110 %
#1473278
b111 &
b111 %
#1473282
b10110 &
b10110 %
#1473286
b1011 &
b1011 %
#1473290
b100010 &
b100010 %
#1473294
b10001 &
b10001 %
#1473298
b110100 &
b110100 %
#1473302
b11010 &
b11010 %
#1473306
b1101 &
b1101 %
#1473310
b101000 &
b101000 %
#1473314
b10100 &
b10100 %
#1473318
b1010 &
b1010 %
#1473322
b101 &
b101 %
#1473326
b10000 &
b10000 %
#1473330
b1000 &
b1000 %
#1473334
b100 &
b100 %
#1473338
b10 &
b10 %
#1473342
b1 &
1#
b1 %
#1473346
b0 &
b0 %
0#
0$
#2466069
b100 !
1"
#2466070
b100 &
b100 %
1$
#2466071
0"
#2466074
b10 &
b10 %
#2466078
b1 &
1#
b1 %
#2466082
b0 &
b0 %
0#
0$
#4500012
