---
title: 'Building a Musical Synthesizer with FPGA and VHDL: A Step-by-Step Guide'
date: 2025-03-29T00:00:00.000Z
author: souhail chahmout
tags:
  - FPGA
  - HardwareTips
  - EmbeddedSystems
---

![N_2_5](/images/N_2_5.jpg)

## Introduction 

This project wasn’t just about making music with hardware – it was a **hardware detective story**. Armed with an ancient Chinese FPGA board and zero documentation, I accepted my professor’s challenge to breathe life into forgotten technology. Here’s how I turned frustration into a functional synthesizer!

# **Key Design Insights**

### **Why Higher Frequencies?**

Passive buzzers struggle with low frequencies (e.g., 262 Hz for middle C). By targeting **C5–C6** (523–1047 Hz), we:

1. **Boost Volume**: Piezo elements resonate better at higher frequencies.
2. **Reduce Distortion**: Avoid "clicking" artifacts common in low-frequency square waves.
3. **Simplify Logic**: Smaller counter values fit in 13-bit registers.

## **Step 1: How Digital Music Works**

### **Square Waves = Sound**

A **square wave** is the foundation of digital sound generation. By toggling an FPGA pin between HIGH (3.3V) and LOW (0V) at precise intervals, we create a waveform that a passive buzzer converts into audible sound through mechanical vibration.

### **Frequency Formula**
$$ f_n = \tfrac { f_c } {N.2}​​ $$
- $f_c​$ : Clock speed after prescaling (5 MHz here).
- $N$ : Counter value defining the note’s period.

## **Step 2: VHDL Code Walkthrough**

### **Complete Code Structure**

```VHDL
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity buzzer is
    Port (
        clk     : in  STD_LOGIC;   -- 50 MHz clock
        rst     : in  STD_LOGIC;   -- Active-low reset
        out_bit : out STD_LOGIC    -- Buzzer output
    );
end buzzer;

architecture Behavioral of buzzer is
    -- Clock divider (50 MHz -> 5 MHz)
    signal clk_div1 : unsigned(3 downto 0) := (others => '0');
    
    -- Note frequency counter
    signal clk_div2 : unsigned(12 downto 0) := (others => '0');
    
    -- Note duration counter (~3 seconds per note)
    signal cnt      : unsigned(23 downto 0) := (others => '0'); 
    
    -- State machine (8 notes)
    signal state    : unsigned(2 downto 0) := (others => '0');
    
    -- Musical note constants (C5 to C6)
    constant C5 : integer := 4780;  -- 523 Hz
    constant D5 : integer := 4259;  -- 587 Hz
    constant E5 : integer := 3792;  -- 659 Hz
    constant F5 : integer := 3580;  -- 698 Hz
    constant G5 : integer := 3189;  -- 784 Hz
    constant A5 : integer := 2841;  -- 880 Hz
    constant B5 : integer := 2532;  -- 988 Hz
    constant C6 : integer := 2389;  -- 1047 Hz
    
    signal current_note : integer range 0 to 8191 := C5;
    signal out_bit_tmp  : std_logic := '0';

begin
    out_bit <= out_bit_tmp;

    process(clk, rst)
    begin
        if rst = '0' then
            -- Reset all counters and outputs
            clk_div1    <= (others => '0');
            clk_div2    <= (others => '0');
            cnt         <= (others => '0');
            state       <= (others => '0');
            out_bit_tmp <= '0';
            
        elsif rising_edge(clk) then
            -- Clock prescaler (divide by 10)
            if clk_div1 < 9 then
                clk_div1 <= clk_div1 + 1;
            else
                clk_div1 <= (others => '0');
                
                -- State machine for note generation
                case state is
                    when "000" => current_note <= C5;  -- Do
                    when "001" => current_note <= D5;  -- Re
                    when "010" => current_note <= E5;  -- Mi
                    when "011" => current_note <= F5;  -- Fa
                    when "100" => current_note <= G5;  -- Sol
                    when "101" => current_note <= A5;  -- La
                    when "110" => current_note <= B5;  -- Si
                    when "111" => current_note <= C6;  -- Do-high
                    when others => current_note <= C5;
                end case;

                -- Note duration counter
                if cnt < 15_000_000 then  -- ~3 seconds at 5 MHz
                    cnt <= cnt + 1;
                else
                    cnt <= (others => '0');
                    state <= state + 1;  -- Next note
                end if;

                -- Frequency generator
                if clk_div2 < current_note then
                    clk_div2 <= clk_div2 + 1;
                else
                    clk_div2 <= (others => '0');
                    out_bit_tmp <= not out_bit_tmp;  -- Toggle buzzer
                end if;
            end if;
        end if;
    end process;

end Behavioral;
```

## **Step 3: Hardware Setup**

I discovered that there are four clock inputs on the schematic, so I assigned CLK3 (PIN_92).

![N_2_1](/images/N_2_1.png)

and the builtin buzzer is connected to the PIN_94 as output as shown there.

![N_2_2](/images/N_2_2.png)

and the fourth button (PIN_67) will be connected to the reset input.

![N_2_3](/images/N_2_3.png)

### **FPGA Pin Connections**

| FPGA Pin   | Component    | Notes                           |
| ---------- | ------------ | ------------------------------- |
| **PIN_92** | 50 MHz Clock | Onboard oscillator.             |
| **PIN_94** | Buzzer       | Connect to a builtin buzzer.    |
| **PIN_67** | Reset Button | Active-low (pulled up to 3.3V). |
assign pins using the `.qsf` file:

```Tcl
set_global_assignment -name FAMILY Cyclone
set_global_assignment -name DEVICE EP1C3T144C8
set_global_assignment -name TOP_LEVEL_ENTITY buzzer
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:28:34  APRIL 04, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name VHDL_FILE test_2.vhd


# Assembler Assignments
# =====================

set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"



set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144


set_location_assignment PIN_92 -to CLK

set_location_assignment PIN_94 -to out_bit
set_location_assignment PIN_67 -to rst

```

## **Step 4: Program the FPGA**

Compile the design and program the FPGA via JTAG using the generated `.sof` file.

![N_2_4](/images/N_2_4.png)

# **Conclusion: Choose Your FPGA Wisely**

While this project was a valuable learning experience, I strongly advise **against using obscure, outdated FPGAs** like the Cyclone EP1C3T144C8. The challenges I faced highlight why:

| **Problem**                | **Modern FPGA Solution**               |
| -------------------------- | -------------------------------------- |
| Outdated Quartus II 13.0   | Quartus Prime Lite (free, updated)     |
| Chinese-only documentation | English datasheets & community support |
| No schematic/pinout        | Dev boards with full documentation     |
Legacy hardware teaches resilience, but modern FPGAs save time and sanity. Choose wisely!
