INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1 opened at Fri Feb 21 05:24:01 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command       create_platform done; 2.17 sec.
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.26 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c as C
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.c.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.c.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top gesummv -name=gesummv 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.13 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.pp.0.c.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.63 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.59 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=gesummv -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=gesummv -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.6 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=gesummv 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=gesummv -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=gesummv -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.22 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.01 seconds. CPU system time: 0.68 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.198 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top gesummv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.201 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'lprd_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lpwr' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lprd_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'lprd_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:6) in function 'gesummv' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'buff_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'buff_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8) in dimension 2 automatically.
Command           transform done; 0.26 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.224 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff_x' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:15:13)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:16:11)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:17:11)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_y_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_A[0]' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_B[0]' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27:18)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_y_out' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:38:17)
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.269 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.71 sec.
Command       elaborate done; 4.3 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'gesummv' ...
Execute         ap_set_top_model gesummv 
Execute         get_model_list gesummv -filter all-wo-channel -topdown 
Execute         preproc_iomode -model gesummv 
Execute         preproc_iomode -model gesummv_Pipeline_lpwr 
Execute         preproc_iomode -model gesummv_Pipeline_lp5 
Execute         preproc_iomode -model gesummv_Pipeline_lp3 
Execute         preproc_iomode -model gesummv_Pipeline_lp1 
Execute         preproc_iomode -model gesummv_Pipeline_lprd_1 
Execute         get_model_list gesummv -filter all-wo-channel 
INFO-FLOW: Model list for configure: gesummv_Pipeline_lprd_1 gesummv_Pipeline_lp1 gesummv_Pipeline_lp3 gesummv_Pipeline_lp5 gesummv_Pipeline_lpwr gesummv
INFO-FLOW: Configuring Module : gesummv_Pipeline_lprd_1 ...
Execute         set_default_model gesummv_Pipeline_lprd_1 
Execute         apply_spec_resource_limit gesummv_Pipeline_lprd_1 
INFO-FLOW: Configuring Module : gesummv_Pipeline_lp1 ...
Execute         set_default_model gesummv_Pipeline_lp1 
Execute         apply_spec_resource_limit gesummv_Pipeline_lp1 
INFO-FLOW: Configuring Module : gesummv_Pipeline_lp3 ...
Execute         set_default_model gesummv_Pipeline_lp3 
Execute         apply_spec_resource_limit gesummv_Pipeline_lp3 
INFO-FLOW: Configuring Module : gesummv_Pipeline_lp5 ...
Execute         set_default_model gesummv_Pipeline_lp5 
Execute         apply_spec_resource_limit gesummv_Pipeline_lp5 
INFO-FLOW: Configuring Module : gesummv_Pipeline_lpwr ...
Execute         set_default_model gesummv_Pipeline_lpwr 
Execute         apply_spec_resource_limit gesummv_Pipeline_lpwr 
INFO-FLOW: Configuring Module : gesummv ...
Execute         set_default_model gesummv 
Execute         apply_spec_resource_limit gesummv 
INFO-FLOW: Model list for preprocess: gesummv_Pipeline_lprd_1 gesummv_Pipeline_lp1 gesummv_Pipeline_lp3 gesummv_Pipeline_lp5 gesummv_Pipeline_lpwr gesummv
INFO-FLOW: Preprocessing Module: gesummv_Pipeline_lprd_1 ...
Execute         set_default_model gesummv_Pipeline_lprd_1 
Execute         cdfg_preprocess -model gesummv_Pipeline_lprd_1 
Execute         rtl_gen_preprocess gesummv_Pipeline_lprd_1 
INFO-FLOW: Preprocessing Module: gesummv_Pipeline_lp1 ...
Execute         set_default_model gesummv_Pipeline_lp1 
Execute         cdfg_preprocess -model gesummv_Pipeline_lp1 
Execute         rtl_gen_preprocess gesummv_Pipeline_lp1 
INFO-FLOW: Preprocessing Module: gesummv_Pipeline_lp3 ...
Execute         set_default_model gesummv_Pipeline_lp3 
Execute         cdfg_preprocess -model gesummv_Pipeline_lp3 
Execute         rtl_gen_preprocess gesummv_Pipeline_lp3 
INFO-FLOW: Preprocessing Module: gesummv_Pipeline_lp5 ...
Execute         set_default_model gesummv_Pipeline_lp5 
Execute         cdfg_preprocess -model gesummv_Pipeline_lp5 
Execute         rtl_gen_preprocess gesummv_Pipeline_lp5 
INFO-FLOW: Preprocessing Module: gesummv_Pipeline_lpwr ...
Execute         set_default_model gesummv_Pipeline_lpwr 
Execute         cdfg_preprocess -model gesummv_Pipeline_lpwr 
Execute         rtl_gen_preprocess gesummv_Pipeline_lpwr 
INFO-FLOW: Preprocessing Module: gesummv ...
Execute         set_default_model gesummv 
Execute         cdfg_preprocess -model gesummv 
Execute         rtl_gen_preprocess gesummv 
INFO-FLOW: Model list for synthesis: gesummv_Pipeline_lprd_1 gesummv_Pipeline_lp1 gesummv_Pipeline_lp3 gesummv_Pipeline_lp5 gesummv_Pipeline_lpwr gesummv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gesummv_Pipeline_lprd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gesummv_Pipeline_lprd_1 
Execute         schedule -model gesummv_Pipeline_lprd_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lprd_1'.
WARNING: [HLS 200-885] The II Violation in module 'gesummv_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'gesummv_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'gesummv_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'gesummv_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'gesummv_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'gesummv_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'gesummv_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:20) on array 'A' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'lprd_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.275 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.58 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.sched.adb -f 
INFO-FLOW: Finish scheduling gesummv_Pipeline_lprd_1.
Execute         set_default_model gesummv_Pipeline_lprd_1 
Execute         bind -model gesummv_Pipeline_lprd_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.275 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.54 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.bind.adb -f 
INFO-FLOW: Finish binding gesummv_Pipeline_lprd_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gesummv_Pipeline_lp1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gesummv_Pipeline_lp1 
Execute         schedule -model gesummv_Pipeline_lp1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 330, loop 'lp1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0 seconds. Elapsed time: 2.23 seconds; current allocated memory: 1.280 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.33 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.sched.adb -f 
INFO-FLOW: Finish scheduling gesummv_Pipeline_lp1.
Execute         set_default_model gesummv_Pipeline_lp1 
Execute         bind -model gesummv_Pipeline_lp1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.281 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.55 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.bind.adb -f 
INFO-FLOW: Finish binding gesummv_Pipeline_lp1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gesummv_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gesummv_Pipeline_lp3 
Execute         schedule -model gesummv_Pipeline_lp3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 330, loop 'lp3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.287 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.34 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.sched.adb -f 
INFO-FLOW: Finish scheduling gesummv_Pipeline_lp3.
Execute         set_default_model gesummv_Pipeline_lp3 
Execute         bind -model gesummv_Pipeline_lp3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.55 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.bind.adb -f 
INFO-FLOW: Finish binding gesummv_Pipeline_lp3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gesummv_Pipeline_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gesummv_Pipeline_lp5 
Execute         schedule -model gesummv_Pipeline_lp5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'lp5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.290 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.sched.adb -f 
INFO-FLOW: Finish scheduling gesummv_Pipeline_lp5.
Execute         set_default_model gesummv_Pipeline_lp5 
Execute         bind -model gesummv_Pipeline_lp5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.290 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.bind.adb -f 
INFO-FLOW: Finish binding gesummv_Pipeline_lp5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gesummv_Pipeline_lpwr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gesummv_Pipeline_lpwr 
Execute         schedule -model gesummv_Pipeline_lpwr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.290 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.sched.adb -f 
INFO-FLOW: Finish scheduling gesummv_Pipeline_lpwr.
Execute         set_default_model gesummv_Pipeline_lpwr 
Execute         bind -model gesummv_Pipeline_lpwr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.290 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.bind.adb -f 
INFO-FLOW: Finish binding gesummv_Pipeline_lpwr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gesummv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gesummv 
Execute         schedule -model gesummv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.292 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.sched.adb -f 
INFO-FLOW: Finish scheduling gesummv.
Execute         set_default_model gesummv 
Execute         bind -model gesummv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.292 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.01 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.bind.adb -f 
INFO-FLOW: Finish binding gesummv.
Execute         get_model_list gesummv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess gesummv_Pipeline_lprd_1 
Execute         rtl_gen_preprocess gesummv_Pipeline_lp1 
Execute         rtl_gen_preprocess gesummv_Pipeline_lp3 
Execute         rtl_gen_preprocess gesummv_Pipeline_lp5 
Execute         rtl_gen_preprocess gesummv_Pipeline_lpwr 
Execute         rtl_gen_preprocess gesummv 
INFO-FLOW: Model list for RTL generation: gesummv_Pipeline_lprd_1 gesummv_Pipeline_lp1 gesummv_Pipeline_lp3 gesummv_Pipeline_lp5 gesummv_Pipeline_lpwr gesummv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gesummv_Pipeline_lprd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gesummv_Pipeline_lprd_1 -top_prefix gesummv_ -sub_prefix gesummv_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gesummv_Pipeline_lprd_1' pipeline 'lprd_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gesummv_Pipeline_lprd_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.297 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.rtl_wrap.cfg.tcl 
Execute         gen_rtl gesummv_Pipeline_lprd_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/vhdl/gesummv_gesummv_Pipeline_lprd_1 
Execute         gen_rtl gesummv_Pipeline_lprd_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/verilog/gesummv_gesummv_Pipeline_lprd_1 
Execute         syn_report -csynth -model gesummv_Pipeline_lprd_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lprd_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model gesummv_Pipeline_lprd_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lprd_1_csynth.xml 
Execute         syn_report -verbosereport -model gesummv_Pipeline_lprd_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.58 sec.
Execute         db_write -model gesummv_Pipeline_lprd_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.adb 
Execute         db_write -model gesummv_Pipeline_lprd_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gesummv_Pipeline_lprd_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gesummv_Pipeline_lp1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gesummv_Pipeline_lp1 -top_prefix gesummv_ -sub_prefix gesummv_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gesummv_Pipeline_lp1' pipeline 'lp1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'gesummv_Pipeline_lp1' is 28434 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gesummv_Pipeline_lp1'.
Command         create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.347 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.rtl_wrap.cfg.tcl 
Execute         gen_rtl gesummv_Pipeline_lp1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/vhdl/gesummv_gesummv_Pipeline_lp1 
Execute         gen_rtl gesummv_Pipeline_lp1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/verilog/gesummv_gesummv_Pipeline_lp1 
Execute         syn_report -csynth -model gesummv_Pipeline_lp1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lp1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.48 sec.
Execute         syn_report -rtlxml -model gesummv_Pipeline_lp1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lp1_csynth.xml 
Command         syn_report done; 0.24 sec.
Execute         syn_report -verbosereport -model gesummv_Pipeline_lp1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.82 sec.
Execute         db_write -model gesummv_Pipeline_lp1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.adb 
Command         db_write done; 0.27 sec.
Execute         db_write -model gesummv_Pipeline_lp1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info gesummv_Pipeline_lp1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gesummv_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gesummv_Pipeline_lp3 -top_prefix gesummv_ -sub_prefix gesummv_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gesummv_Pipeline_lp3' pipeline 'lp3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'gesummv_Pipeline_lp3' is 28434 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gesummv_Pipeline_lp3'.
Command         create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.76 seconds; current allocated memory: 1.388 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.rtl_wrap.cfg.tcl 
Execute         gen_rtl gesummv_Pipeline_lp3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/vhdl/gesummv_gesummv_Pipeline_lp3 
Execute         gen_rtl gesummv_Pipeline_lp3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/verilog/gesummv_gesummv_Pipeline_lp3 
Execute         syn_report -csynth -model gesummv_Pipeline_lp3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lp3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.48 sec.
Execute         syn_report -rtlxml -model gesummv_Pipeline_lp3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lp3_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model gesummv_Pipeline_lp3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.81 sec.
Execute         db_write -model gesummv_Pipeline_lp3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.adb 
Command         db_write done; 0.27 sec.
Execute         db_write -model gesummv_Pipeline_lp3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info gesummv_Pipeline_lp3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gesummv_Pipeline_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gesummv_Pipeline_lp5 -top_prefix gesummv_ -sub_prefix gesummv_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gesummv_Pipeline_lp5' pipeline 'lp5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gesummv_Pipeline_lp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.24 seconds; current allocated memory: 1.397 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.rtl_wrap.cfg.tcl 
Execute         gen_rtl gesummv_Pipeline_lp5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/vhdl/gesummv_gesummv_Pipeline_lp5 
Execute         gen_rtl gesummv_Pipeline_lp5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/verilog/gesummv_gesummv_Pipeline_lp5 
Execute         syn_report -csynth -model gesummv_Pipeline_lp5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lp5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model gesummv_Pipeline_lp5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lp5_csynth.xml 
Execute         syn_report -verbosereport -model gesummv_Pipeline_lp5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model gesummv_Pipeline_lp5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.adb 
Execute         db_write -model gesummv_Pipeline_lp5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gesummv_Pipeline_lp5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gesummv_Pipeline_lpwr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gesummv_Pipeline_lpwr -top_prefix gesummv_ -sub_prefix gesummv_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gesummv_Pipeline_lpwr' pipeline 'lpwr' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gesummv_Pipeline_lpwr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.397 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.rtl_wrap.cfg.tcl 
Execute         gen_rtl gesummv_Pipeline_lpwr -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/vhdl/gesummv_gesummv_Pipeline_lpwr 
Execute         gen_rtl gesummv_Pipeline_lpwr -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/verilog/gesummv_gesummv_Pipeline_lpwr 
Execute         syn_report -csynth -model gesummv_Pipeline_lpwr -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lpwr_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model gesummv_Pipeline_lpwr -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_Pipeline_lpwr_csynth.xml 
Execute         syn_report -verbosereport -model gesummv_Pipeline_lpwr -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model gesummv_Pipeline_lpwr -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.adb 
Execute         db_write -model gesummv_Pipeline_lpwr -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gesummv_Pipeline_lpwr -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gesummv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gesummv -top_prefix  -sub_prefix gesummv_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'gesummv/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gesummv/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gesummv/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gesummv/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gesummv/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gesummv/y_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gesummv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gesummv'.
INFO: [RTMG 210-278] Implementing memory 'gesummv_buff_A_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'gesummv_buff_x_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.401 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.rtl_wrap.cfg.tcl 
Execute         gen_rtl gesummv -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/vhdl/gesummv 
Command         gen_rtl done; 0.92 sec.
Execute         gen_rtl gesummv -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/verilog/gesummv 
Command         gen_rtl done; 0.46 sec.
Execute         syn_report -csynth -model gesummv -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.47 sec.
Execute         syn_report -rtlxml -model gesummv -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/gesummv_csynth.xml 
Command         syn_report done; 0.46 sec.
Execute         syn_report -verbosereport -model gesummv -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.47 sec.
Execute         db_write -model gesummv -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.adb 
Command         db_write done; 0.48 sec.
Execute         db_write -model gesummv -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info gesummv -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.constraint.tcl 
Execute         syn_report -designview -model gesummv -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.design.xml 
Command         syn_report done; 1.94 sec.
Execute         syn_report -csynthDesign -model gesummv -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model gesummv -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model gesummv -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.protoinst 
Execute         sc_get_clocks gesummv 
Execute         sc_get_portdomain gesummv 
INFO-FLOW: Model list for RTL component generation: gesummv_Pipeline_lprd_1 gesummv_Pipeline_lp1 gesummv_Pipeline_lp3 gesummv_Pipeline_lp5 gesummv_Pipeline_lpwr gesummv
INFO-FLOW: Handling components in module [gesummv_Pipeline_lprd_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.compgen.tcl 
INFO-FLOW: Found component gesummv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gesummv_Pipeline_lp1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.compgen.tcl 
INFO-FLOW: Found component gesummv_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model gesummv_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component gesummv_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model gesummv_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component gesummv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gesummv_Pipeline_lp3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.compgen.tcl 
INFO-FLOW: Found component gesummv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gesummv_Pipeline_lp5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.compgen.tcl 
INFO-FLOW: Found component gesummv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gesummv_Pipeline_lpwr] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.compgen.tcl 
INFO-FLOW: Found component gesummv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gesummv] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.compgen.tcl 
INFO-FLOW: Found component gesummv_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model gesummv_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component gesummv_buff_A_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model gesummv_buff_A_0_RAM_AUTO_1R1W
INFO-FLOW: Found component gesummv_buff_x_RAM_AUTO_1R1W.
INFO-FLOW: Append model gesummv_buff_x_RAM_AUTO_1R1W
INFO-FLOW: Append model gesummv_Pipeline_lprd_1
INFO-FLOW: Append model gesummv_Pipeline_lp1
INFO-FLOW: Append model gesummv_Pipeline_lp3
INFO-FLOW: Append model gesummv_Pipeline_lp5
INFO-FLOW: Append model gesummv_Pipeline_lpwr
INFO-FLOW: Append model gesummv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: gesummv_flow_control_loop_pipe_sequential_init gesummv_fadd_32ns_32ns_32_5_full_dsp_1 gesummv_fmul_32ns_32ns_32_4_max_dsp_1 gesummv_flow_control_loop_pipe_sequential_init gesummv_flow_control_loop_pipe_sequential_init gesummv_flow_control_loop_pipe_sequential_init gesummv_flow_control_loop_pipe_sequential_init gesummv_fadd_32ns_32ns_32_5_full_dsp_1 gesummv_buff_A_0_RAM_AUTO_1R1W gesummv_buff_x_RAM_AUTO_1R1W gesummv_Pipeline_lprd_1 gesummv_Pipeline_lp1 gesummv_Pipeline_lp3 gesummv_Pipeline_lp5 gesummv_Pipeline_lpwr gesummv
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gesummv_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model gesummv_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gesummv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gesummv_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model gesummv_buff_A_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model gesummv_buff_x_RAM_AUTO_1R1W
INFO-FLOW: To file: write model gesummv_Pipeline_lprd_1
INFO-FLOW: To file: write model gesummv_Pipeline_lp1
INFO-FLOW: To file: write model gesummv_Pipeline_lp3
INFO-FLOW: To file: write model gesummv_Pipeline_lp5
INFO-FLOW: To file: write model gesummv_Pipeline_lpwr
INFO-FLOW: To file: write model gesummv
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db' modelList='gesummv_flow_control_loop_pipe_sequential_init
gesummv_fadd_32ns_32ns_32_5_full_dsp_1
gesummv_fmul_32ns_32ns_32_4_max_dsp_1
gesummv_flow_control_loop_pipe_sequential_init
gesummv_flow_control_loop_pipe_sequential_init
gesummv_flow_control_loop_pipe_sequential_init
gesummv_flow_control_loop_pipe_sequential_init
gesummv_fadd_32ns_32ns_32_5_full_dsp_1
gesummv_buff_A_0_RAM_AUTO_1R1W
gesummv_buff_x_RAM_AUTO_1R1W
gesummv_Pipeline_lprd_1
gesummv_Pipeline_lp1
gesummv_Pipeline_lp3
gesummv_Pipeline_lp5
gesummv_Pipeline_lpwr
gesummv
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.75 seconds; current allocated memory: 1.409 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='gesummv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='gesummv_flow_control_loop_pipe_sequential_init
gesummv_fadd_32ns_32ns_32_5_full_dsp_1
gesummv_fmul_32ns_32ns_32_4_max_dsp_1
gesummv_flow_control_loop_pipe_sequential_init
gesummv_flow_control_loop_pipe_sequential_init
gesummv_flow_control_loop_pipe_sequential_init
gesummv_flow_control_loop_pipe_sequential_init
gesummv_fadd_32ns_32ns_32_5_full_dsp_1
gesummv_buff_A_0_RAM_AUTO_1R1W
gesummv_buff_x_RAM_AUTO_1R1W
gesummv_Pipeline_lprd_1
gesummv_Pipeline_lp1
gesummv_Pipeline_lp3
gesummv_Pipeline_lp5
gesummv_Pipeline_lpwr
gesummv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lprd_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lp5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv_Pipeline_lpwr.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/gesummv.constraint.tcl 
Execute         sc_get_clocks gesummv 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/impl/misc/gesummv_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv/solution1/impl/misc/gesummv_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST gesummv MODULE2INSTS {gesummv gesummv gesummv_Pipeline_lprd_1 grp_gesummv_Pipeline_lprd_1_fu_1231 gesummv_Pipeline_lp1 grp_gesummv_Pipeline_lp1_fu_1505 gesummv_Pipeline_lp3 grp_gesummv_Pipeline_lp3_fu_1642 gesummv_Pipeline_lp5 grp_gesummv_Pipeline_lp5_fu_1779 gesummv_Pipeline_lpwr grp_gesummv_Pipeline_lpwr_fu_1786} INST2MODULE {gesummv gesummv grp_gesummv_Pipeline_lprd_1_fu_1231 gesummv_Pipeline_lprd_1 grp_gesummv_Pipeline_lp1_fu_1505 gesummv_Pipeline_lp1 grp_gesummv_Pipeline_lp3_fu_1642 gesummv_Pipeline_lp3 grp_gesummv_Pipeline_lp5_fu_1779 gesummv_Pipeline_lp5 grp_gesummv_Pipeline_lpwr_fu_1786 gesummv_Pipeline_lpwr} INSTDATA {gesummv {DEPTH 1 CHILDREN {grp_gesummv_Pipeline_lprd_1_fu_1231 grp_gesummv_Pipeline_lp1_fu_1505 grp_gesummv_Pipeline_lp3_fu_1642 grp_gesummv_Pipeline_lp5_fu_1779 grp_gesummv_Pipeline_lpwr_fu_1786}} grp_gesummv_Pipeline_lprd_1_fu_1231 {DEPTH 2 CHILDREN {}} grp_gesummv_Pipeline_lp1_fu_1505 {DEPTH 2 CHILDREN {}} grp_gesummv_Pipeline_lp3_fu_1642 {DEPTH 2 CHILDREN {}} grp_gesummv_Pipeline_lp5_fu_1779 {DEPTH 2 CHILDREN {}} grp_gesummv_Pipeline_lpwr_fu_1786 {DEPTH 2 CHILDREN {}}} MODULEDATA {gesummv_Pipeline_lprd_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_3230_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:14 VARIABLE add_ln14 LOOP lprd_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} gesummv_Pipeline_lp1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_2377_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:25 VARIABLE add_ln25 LOOP lp1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U200 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U201 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U202 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_1 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U203 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_1 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U137 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_1 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U204 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_2 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U205 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_2 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U138 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_2 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U206 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_3 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_3 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U139 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_3 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U208 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_4 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U209 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_4 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U140 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_4 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U210 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_5 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U211 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_5 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U141 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_5 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U212 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_6 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U213 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_6 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U142 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_6 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U214 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_7 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U215 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_7 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U143 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_7 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U216 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_8 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U217 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_8 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U144 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_8 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U218 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_9 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U219 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_9 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U145 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_9 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U220 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_s LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U221 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_s LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U146 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_s LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U222 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_10 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U223 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_10 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U147 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_10 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U224 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_11 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U225 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_11 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U148 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_11 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U226 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_12 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U227 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_12 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U149 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_12 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U228 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_13 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U229 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_13 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U150 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_13 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U230 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_14 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U231 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_14 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U151 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_14 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U232 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_15 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U233 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_15 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U152 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_15 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U234 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_16 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U235 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_16 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U153 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_16 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U236 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_17 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U237 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_17 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U154 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_17 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U238 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_18 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U239 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_18 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U155 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_18 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U240 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_19 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U241 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_19 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U156 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_19 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U242 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_20 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U243 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_20 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U157 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_20 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U244 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_21 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U245 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_21 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U158 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_21 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U246 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_22 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U247 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_22 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U159 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_22 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U248 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_23 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U249 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_23 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U160 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_23 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U250 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_24 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U251 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_24 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U161 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_24 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U252 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_25 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U253 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_25 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U162 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_25 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U254 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_26 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U255 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_26 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U163 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_26 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U256 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_27 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U257 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_27 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U164 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_27 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U258 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_28 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U259 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_28 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U165 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_28 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U260 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_29 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U261 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_29 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U166 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_29 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U262 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_30 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U263 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_30 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U167 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_30 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U264 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_31 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U265 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_31 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U168 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_31 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U266 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_32 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U267 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_32 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U169 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_32 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U268 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_33 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U269 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_33 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U170 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_33 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U270 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_34 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U271 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_34 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U171 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_34 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U272 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_35 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U273 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_35 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U172 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_35 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U274 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_36 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U275 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_36 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U173 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_36 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U276 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_37 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U277 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_37 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U174 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_37 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U278 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_38 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U279 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_38 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U175 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_38 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U280 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_39 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U281 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_39 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U176 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_39 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U282 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_40 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U283 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_40 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U177 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_40 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U284 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_41 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U285 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_41 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U178 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_41 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U286 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_42 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U287 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_42 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U179 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_42 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U288 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_43 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U289 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_43 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U180 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_43 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U290 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_44 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U291 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_44 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U181 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_44 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U292 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_45 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U293 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_45 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U182 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_45 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U294 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_46 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U295 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_46 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U183 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_46 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U296 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_47 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U297 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_47 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U184 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_47 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U298 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_48 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U299 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_48 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U185 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_48 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U300 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_49 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U301 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_49 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U186 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_49 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U302 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_50 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U303 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_50 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U187 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_50 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U304 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_51 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U305 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_51 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U188 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_51 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_52 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U307 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_52 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U189 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_52 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U308 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_53 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U309 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_53 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U190 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_53 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U310 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_54 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U311 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_54 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U191 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_54 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U312 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_55 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U313 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_55 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U192 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_55 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U314 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_56 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U315 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_56 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U193 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_56 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U316 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_57 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U317 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_57 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U194 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_57 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U318 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_58 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U319 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_58 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U195 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_58 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U320 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_59 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U321 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_59 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U196 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_59 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_60 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U323 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_60 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U197 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_60 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U324 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_61 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U325 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_61 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U198 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_61 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U326 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul_62 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U327 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE mul1_62 LOOP lp1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U199 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:27 VARIABLE add_62 LOOP lp1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 510 BRAM 0 URAM 0}} gesummv_Pipeline_lp3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_2377_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:31 VARIABLE add_ln31 LOOP lp3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U524 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U525 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U460 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U526 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_1 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U527 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_1 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U461 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_1 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U528 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_2 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U529 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_2 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U462 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_2 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U530 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_3 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U531 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_3 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U463 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_3 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U532 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_4 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U533 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_4 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U464 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_4 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U534 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_5 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U535 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_5 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U465 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_5 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U536 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_6 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U537 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_6 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U466 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_6 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U538 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_7 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U539 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_7 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U467 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_7 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U540 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_8 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U541 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_8 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U468 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_8 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U542 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_9 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U543 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_9 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U469 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_9 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U544 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_s LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U545 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_s LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U470 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_s LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U546 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_10 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U547 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_10 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U471 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_10 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U548 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_11 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U549 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_11 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U472 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_11 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U550 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_12 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U551 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_12 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U473 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_12 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U552 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_13 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U553 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_13 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U474 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_13 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U554 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_14 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U555 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_14 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U475 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_14 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U556 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_15 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U557 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_15 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U476 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_15 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U558 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_16 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U559 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_16 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U477 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_16 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U560 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_17 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U561 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_17 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U478 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_17 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U562 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_18 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U563 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_18 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U479 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_18 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U564 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_19 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U565 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_19 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U480 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_19 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U566 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_20 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U567 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_20 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U481 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_20 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U568 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_21 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U569 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_21 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U482 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_21 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U570 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_22 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U571 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_22 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U483 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_22 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U572 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_23 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U573 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_23 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U484 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_23 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U574 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_24 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U575 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_24 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U485 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_24 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U576 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_25 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U577 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_25 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U486 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_25 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U578 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_26 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U579 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_26 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U487 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_26 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U580 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_27 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U581 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_27 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U488 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_27 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U582 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_28 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U583 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_28 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U489 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_28 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U584 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_29 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U585 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_29 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U490 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_29 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U586 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_30 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U587 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_30 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U491 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_30 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U588 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_31 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U589 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_31 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U492 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_31 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U590 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_32 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U591 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_32 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U493 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_32 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U592 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_33 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U593 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_33 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U494 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_33 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U594 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_34 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U595 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_34 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U495 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_34 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U596 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_35 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U597 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_35 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U496 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_35 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U598 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_36 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U599 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_36 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U497 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_36 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U600 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_37 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U601 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_37 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U498 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_37 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U602 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_38 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U603 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_38 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_38 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U604 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_39 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U605 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_39 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U500 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_39 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U606 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_40 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U607 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_40 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U501 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_40 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U608 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_41 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U609 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_41 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U502 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_41 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U610 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_42 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U611 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_42 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U503 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_42 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U612 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_43 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U613 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_43 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U504 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_43 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U614 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_44 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U615 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_44 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U505 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_44 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U616 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_45 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U617 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_45 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U506 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_45 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U618 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_46 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U619 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_46 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U507 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_46 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U620 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_47 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U621 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_47 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U508 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_47 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U622 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_48 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U623 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_48 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U509 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_48 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U624 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_49 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U625 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_49 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U510 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_49 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U626 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_50 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U627 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_50 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U511 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_50 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U628 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_51 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U629 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_51 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U512 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_51 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U630 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_52 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U631 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_52 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U513 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_52 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U632 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_53 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U633 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_53 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U514 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_53 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U634 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_54 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U635 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_54 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U515 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_54 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U636 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_55 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U637 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_55 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U516 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_55 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U638 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_56 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U639 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_56 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U517 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_56 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U640 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_57 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U641 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_57 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U518 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_57 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U642 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_58 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U643 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_58 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U519 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_58 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U644 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_59 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U645 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_59 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U520 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_59 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U646 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_60 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U647 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_60 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U521 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_60 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U648 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_61 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U649 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_61 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U522 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_61 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U650 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul2_62 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U651 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE mul3_62 LOOP lp3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U523 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:33 VARIABLE add2_62 LOOP lp3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 512 BRAM 0 URAM 0}} gesummv_Pipeline_lp5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_93_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:37 VARIABLE add_ln37 LOOP lp5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} gesummv_Pipeline_lpwr {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_80_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:41 VARIABLE add_ln41 LOOP lpwr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} gesummv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_0_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_8_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_9_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_10_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_11_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_12_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_13_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_14_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_15_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_16_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_17_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_18_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_19_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_20_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_21_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_22_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_23_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_24_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_25_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_26_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_27_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_28_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_29_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_30_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_31_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_32_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_33_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_34_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_35_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_36_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_37_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_38_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_39_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_40_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_41_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_42_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_43_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_44_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_45_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_46_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_47_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_48_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_49_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_50_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_51_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_52_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_53_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_54_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_55_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_56_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_57_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_58_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_59_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_60_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_61_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_62_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_A_63_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:7 VARIABLE buff_A_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_0_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_8_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_9_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_10_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_11_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_12_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_13_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_14_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_15_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_16_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_17_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_18_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_19_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_20_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_21_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_22_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_23_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_24_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_25_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_26_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_27_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_28_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_29_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_30_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_31_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_32_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_33_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_34_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_35_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_36_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_37_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_38_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_39_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_40_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_41_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_42_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_43_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_44_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_45_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_46_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_47_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_48_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_49_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_50_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_51_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_52_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_53_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_54_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_55_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_56_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_57_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_58_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_59_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_60_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_61_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_62_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_B_63_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:8 VARIABLE buff_B_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_x_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:9 VARIABLE buff_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_y_out_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:10 VARIABLE buff_y_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME tmp1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:11 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME tmp2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/gesummv/gesummv.c:12 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 1024 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.421 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for gesummv.
INFO: [VLOG 209-307] Generating Verilog RTL for gesummv.
Execute         syn_report -model gesummv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 331.02 MHz
Command       autosyn done; 34.48 sec.
Command     csynth_design done; 38.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36.68 seconds. CPU system time: 1.64 seconds. Elapsed time: 38.86 seconds; current allocated memory: 230.527 MB.
Execute     cleanup_all 
