{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731833448345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731833448345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 09:50:48 2024 " "Processing started: Sun Nov 17 09:50:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731833448345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731833448345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lc256 -c lc256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lc256 -c lc256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731833448345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731833448579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROML roml lc256.v(12) " "Verilog HDL Declaration information at lc256.v(12): object \"ROML\" differs only in case from object \"roml\" in the same scope" {  } { { "lc256.v" "" { Text "V:/Quartus/lc256_epm7064slc44/lc256.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731833448626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc256.v 1 1 " "Found 1 design units, including 1 entities, in source file lc256.v" { { "Info" "ISGN_ENTITY_NAME" "1 lc256 " "Found entity 1: lc256" {  } { { "lc256.v" "" { Text "V:/Quartus/lc256_epm7064slc44/lc256.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731833448626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731833448626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lc256 " "Elaborating entity \"lc256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731833448688 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "be lc256.v(42) " "Verilog HDL Always Construct warning at lc256.v(42): inferring latch(es) for variable \"be\", which holds its previous value in one or more paths through the always construct" {  } { { "lc256.v" "" { Text "V:/Quartus/lc256_epm7064slc44/lc256.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731833448688 "|lc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "be lc256.v(42) " "Inferred latch for \"be\" at lc256.v(42)" {  } { { "lc256.v" "" { Text "V:/Quartus/lc256_epm7064slc44/lc256.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731833448688 "|lc256"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BUSY " "No output dependent on input pin \"_BUSY\"" {  } { { "lc256.v" "" { Text "V:/Quartus/lc256_epm7064slc44/lc256.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731833448891 "|lc256|_BUSY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1731833448891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731833448891 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731833448891 ""} { "Info" "ICUT_CUT_TM_MCELLS" "14 " "Implemented 14 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1731833448891 ""} { "Info" "ICUT_CUT_TM_SEXPS" "3 " "Implemented 3 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1731833448891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731833448891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "V:/Quartus/lc256_epm7064slc44/output_files/lc256.map.smsg " "Generated suppressed messages file V:/Quartus/lc256_epm7064slc44/output_files/lc256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731833448985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731833449000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 09:50:49 2024 " "Processing ended: Sun Nov 17 09:50:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731833449000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731833449000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731833449000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731833449000 ""}
