







.version 5.0
.target sm_61
.address_size 64

.extern .func __assertfail
(
.param .b64 __assertfail_param_0,
.param .b64 __assertfail_param_1,
.param .b32 __assertfail_param_2,
.param .b64 __assertfail_param_3,
.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];
.global .align 1 .b8 $str[1];
.global .align 1 .b8 $str1[73] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 115, 105, 110, 103, 108, 101, 95, 105, 110, 116, 101, 114, 95, 98, 108, 111, 99, 107, 95, 114, 101, 100, 117, 99, 101, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};
.global .align 1 .b8 $str2[59] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 105, 110, 116, 114, 97, 95, 98, 108, 111, 99, 107, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0[104]
)
{
.local .align 8 .b8 __local_depot0[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<39>;
.reg .b16 %rs<4>;
.reg .b32 %r<208>;
.reg .f64 %fd<47>;
.reg .b64 %rd<117>;


mov.u64 %rd116, __local_depot0;
cvta.local.u64 %SP, %rd116;
ld.param.v2.u32 {%r45, %r46}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+48];
ld.param.v2.u32 {%r47, %r48}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+40];
ld.param.u64 %rd18, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+96];
ld.param.u64 %rd16, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+80];
ld.param.u64 %rd15, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+64];
ld.param.u64 %rd12, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+8];
ld.param.u64 %rd17, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+88];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+72];
cvta.to.global.u64 %rd1, %rd17;
mov.u32 %r207, %tid.y;
shl.b32 %r50, %r207, 1;
mul.wide.u32 %rd19, %r50, 4;
mov.u64 %rd20, sh;
add.s64 %rd21, %rd20, %rd19;
mov.u64 %rd22, 0;
st.shared.u64 [%rd21], %rd22;
mov.u32 %r51, %nctaid.x;
setp.eq.s32	%p3, %r51, 0;
mov.u32 %r200, 0;
mov.u32 %r199, %r200;
@%p3 bra BB0_2;

mov.u32 %r52, %ctaid.x;
not.b32 %r53, %r47;
add.s32 %r54, %r48, %r53;
add.s32 %r56, %r54, %r51;
div.s32 %r57, %r56, %r51;
add.s32 %r58, %r57, %r46;
not.b32 %r59, %r46;
and.b32 %r60, %r58, %r59;
mad.lo.s32 %r61, %r60, %r52, %r47;
add.s32 %r62, %r61, %r60;
min.s32 %r199, %r48, %r61;
min.s32 %r200, %r48, %r62;

BB0_2:
add.s32 %r201, %r199, %r207;
mov.f64 %fd45, 0d0000000000000000;
setp.ge.s32	%p4, %r201, %r200;
@%p4 bra BB0_6;

cvta.to.global.u64 %rd2, %rd12;
mov.f64 %fd45, 0d0000000000000000;
mov.u32 %r6, %ntid.y;

BB0_4:
mul.wide.s32 %rd23, %r201, 8;
add.s64 %rd24, %rd2, %rd23;
ld.global.f64 %fd8, [%rd24];
abs.f64 %fd9, %fd8;
add.f64 %fd45, %fd9, %fd45;
add.s32 %r201, %r6, %r201;
setp.lt.s32	%p5, %r201, %r200;
@%p5 bra BB0_4;

mov.u32 %r64, %tid.y;
shl.b32 %r65, %r64, 1;
mul.wide.u32 %rd25, %r65, 4;
add.s64 %rd27, %rd20, %rd25;
st.shared.f64 [%rd27], %fd45;

BB0_6:
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd29, %rd28;
st.local.f64 [%rd29], %fd45;
bar.sync 0;
mov.u32 %r9, %ntid.x;
mul.lo.s32 %r10, %r9, %r207;
cvt.u64.u32	%rd30, %r10;
mov.u32 %r11, %tid.x;
cvt.u64.u32	%rd31, %r11;
add.s64 %rd32, %rd30, %rd31;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd3, %rd20, %rd33;
st.shared.f64 [%rd3], %fd45;
setp.gt.s32	%p6, %r9, 31;
@%p6 bra BB0_11;

mov.u32 %r202, %r9;

BB0_8:
mov.u32 %r12, %r202;
mad.lo.s32 %r70, %r9, %r207, %r11;
and.b32 %r71, %r70, 31;
add.s32 %r72, %r12, %r71;
setp.gt.s32	%p7, %r72, 31;
@%p7 bra BB0_10;

cvt.s64.s32	%rd35, %r12;
mov.u32 %r74, %ntid.x;
mul.lo.s32 %r75, %r74, %r207;
cvt.u64.u32	%rd36, %r75;
add.s64 %rd38, %rd36, %rd31;
add.s64 %rd39, %rd35, %rd38;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd42, %rd20, %rd40;
ld.volatile.shared.f64 %fd10, [%rd3];
ld.volatile.shared.f64 %fd11, [%rd42];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd3], %fd12;

BB0_10:
membar.cta;
shl.b32 %r13, %r12, 1;
setp.lt.s32	%p8, %r13, 32;
mov.u32 %r202, %r13;
@%p8 bra BB0_8;

BB0_11:
mov.u32 %r77, %ntid.x;
mul.lo.s32 %r78, %r77, %r207;
add.s32 %r80, %r78, %r11;
and.b32 %r81, %r80, 31;
neg.s32 %r82, %r81;
cvt.s64.s32	%rd43, %r82;
cvt.u64.u32	%rd44, %r78;
add.s64 %rd46, %rd44, %rd31;
add.s64 %rd47, %rd43, %rd46;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd50, %rd20, %rd48;
ld.shared.f64 %fd13, [%rd50];
st.shared.f64 [%rd3], %fd13;
bar.sync 0;
setp.gt.u32	%p9, %r78, 31;
@%p9 bra BB0_20;

add.s32 %r15, %r10, %r11;
mov.u32 %r86, %tid.y;
mad.lo.s32 %r88, %r77, %r86, %r11;
shl.b32 %r89, %r88, 5;
mov.u32 %r90, %ntid.y;
mul.lo.s32 %r91, %r90, %r77;
setp.ge.u32	%p10, %r89, %r91;
@%p10 bra BB0_14;

mul.wide.u32 %rd51, %r89, 8;
add.s64 %rd53, %rd20, %rd51;
ld.shared.f64 %fd14, [%rd53];
st.shared.f64 [%rd3], %fd14;

BB0_14:
membar.cta;
and.b32 %r16, %r15, 31;
mov.u32 %r203, 1;
setp.lt.u32	%p11, %r91, 64;
@%p11 bra BB0_18;

BB0_15:
add.s32 %r101, %r203, %r16;
setp.gt.s32	%p12, %r101, 31;
@%p12 bra BB0_17;

cvt.s64.s32	%rd54, %r203;
mul.lo.s32 %r104, %r77, %r86;
cvt.u64.u32	%rd55, %r104;
add.s64 %rd57, %rd55, %rd31;
add.s64 %rd58, %rd54, %rd57;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd61, %rd20, %rd59;
ld.volatile.shared.f64 %fd15, [%rd3];
ld.volatile.shared.f64 %fd16, [%rd61];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd3], %fd17;

BB0_17:
membar.cta;
shr.u32 %r109, %r91, 5;
shl.b32 %r203, %r203, 1;
setp.lt.s32	%p13, %r203, %r109;
@%p13 bra BB0_15;

BB0_18:
mul.lo.s32 %r113, %r77, %r86;
add.s32 %r114, %r113, %r11;
and.b32 %r115, %r114, 31;
neg.s32 %r116, %r115;
cvt.s64.s32	%rd62, %r116;
cvt.u64.u32	%rd63, %r113;
add.s64 %rd65, %rd63, %rd31;
add.s64 %rd66, %rd62, %rd65;
shl.b64 %rd67, %rd66, 3;
add.s64 %rd69, %rd20, %rd67;
ld.shared.f64 %fd18, [%rd69];
st.shared.f64 [%rd3], %fd18;
neg.s32 %r117, %r86;
setp.ne.s32	%p14, %r11, %r117;
@%p14 bra BB0_20;

ld.shared.f64 %fd19, [sh];
mov.u32 %r118, %ctaid.x;
cvta.to.global.u64 %rd70, %rd16;
mul.wide.u32 %rd71, %r118, 8;
add.s64 %rd72, %rd70, %rd71;
st.global.f64 [%rd72], %fd19;

BB0_20:
neg.s32 %r19, %r207;
bar.sync 0;
mov.u32 %r204, 0;
setp.ne.s32	%p15, %r11, %r19;
@%p15 bra BB0_22;

membar.gl;
atom.global.add.u32 %r122, [%rd1], 1;
add.s32 %r204, %r122, 1;

BB0_22:
setp.eq.s32	%p16, %r204, %r51;
selp.u32	%r23, 1, 0, %p16;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r23, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r24, 1, 0, %p2; 
}
setp.eq.s32	%p18, %r24, 0;
mov.pred %p38, -1;
@%p18 bra BB0_45;

mov.u32 %r123, 0;
st.global.u32 [%rd1], %r123;
st.local.u64 [%rd29], %rd22;
mad.lo.s32 %r127, %r77, %r207, %r11;
mov.f64 %fd46, 0d0000000000000000;
setp.ge.s32	%p19, %r127, %r51;
@%p19 bra BB0_26;

mov.u32 %r130, %ntid.y;
mul.lo.s32 %r25, %r130, %r77;
cvta.to.global.u64 %rd6, %rd16;
mov.u32 %r205, %r127;

BB0_25:
mov.u32 %r27, %r205;
mul.wide.s32 %rd75, %r27, 8;
add.s64 %rd76, %rd6, %rd75;
ld.local.f64 %fd21, [%rd29];
ld.volatile.global.f64 %fd22, [%rd76];
add.f64 %fd46, %fd22, %fd21;
st.local.f64 [%rd29], %fd46;
add.s32 %r28, %r25, %r27;
setp.lt.s32	%p20, %r28, %r51;
mov.u32 %r205, %r28;
@%p20 bra BB0_25;

BB0_26:
st.shared.f64 [%rd3], %fd46;
and.b32 %r29, %r127, 31;
add.s32 %r137, %r29, 1;
setp.gt.u32	%p21, %r137, 31;
@%p21 bra BB0_28;

ld.volatile.shared.f64 %fd23, [%rd3];
ld.volatile.shared.f64 %fd24, [%rd3+8];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd3], %fd25;

BB0_28:
membar.cta;
add.s32 %r143, %r29, 2;
setp.gt.u32	%p22, %r143, 31;
@%p22 bra BB0_30;

ld.volatile.shared.f64 %fd26, [%rd3];
ld.volatile.shared.f64 %fd27, [%rd3+16];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd3], %fd28;

BB0_30:
membar.cta;
add.s32 %r149, %r29, 4;
setp.gt.u32	%p23, %r149, 31;
@%p23 bra BB0_32;

ld.volatile.shared.f64 %fd29, [%rd3];
ld.volatile.shared.f64 %fd30, [%rd3+32];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd3], %fd31;

BB0_32:
membar.cta;
add.s32 %r155, %r29, 8;
setp.gt.u32	%p24, %r155, 31;
@%p24 bra BB0_34;

ld.volatile.shared.f64 %fd32, [%rd3];
ld.volatile.shared.f64 %fd33, [%rd3+64];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd3], %fd34;

BB0_34:
membar.cta;
add.s32 %r161, %r29, 16;
setp.gt.u32	%p25, %r161, 31;
@%p25 bra BB0_36;

ld.volatile.shared.f64 %fd35, [%rd3];
ld.volatile.shared.f64 %fd36, [%rd3+128];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd3], %fd37;

BB0_36:
setp.lt.u32	%p1, %r78, 32;
membar.cta;
ld.shared.f64 %fd38, [%rd50];
st.shared.f64 [%rd3], %fd38;
bar.sync 0;
mov.pred %p38, 0;
@!%p1 bra BB0_45;
bra.uni BB0_37;

BB0_37:
mov.u32 %r170, %ntid.y;
mul.lo.s32 %r30, %r170, %r77;
shl.b32 %r174, %r127, 5;
setp.ge.u32	%p27, %r174, %r30;
@%p27 bra BB0_39;

mul.wide.u32 %rd85, %r174, 8;
add.s64 %rd87, %rd20, %rd85;
ld.shared.f64 %fd39, [%rd87];
st.shared.f64 [%rd3], %fd39;

BB0_39:
membar.cta;
shr.u32 %r31, %r30, 5;
mov.u32 %r206, 1;
setp.lt.u32	%p28, %r30, 64;
@%p28 bra BB0_43;

BB0_40:
add.s32 %r181, %r206, %r29;
setp.gt.s32	%p29, %r181, 31;
@%p29 bra BB0_42;

cvt.s64.s32	%rd88, %r206;
add.s64 %rd92, %rd88, %rd46;
shl.b64 %rd93, %rd92, 3;
add.s64 %rd95, %rd20, %rd93;
ld.volatile.shared.f64 %fd40, [%rd3];
ld.volatile.shared.f64 %fd41, [%rd95];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd3], %fd42;

BB0_42:
membar.cta;
shl.b32 %r206, %r206, 1;
setp.lt.s32	%p30, %r206, %r31;
@%p30 bra BB0_40;

BB0_43:
ld.shared.f64 %fd43, [%rd50];
st.shared.f64 [%rd3], %fd43;
@%p15 bra BB0_45;

add.s32 %r195, %r170, -1;
mul.wide.u32 %rd104, %r195, 8;
add.s64 %rd106, %rd20, %rd104;
ld.shared.f64 %fd44, [sh];
st.shared.f64 [%rd106], %fd44;

BB0_45:
@%p38 bra BB0_51;

mov.u32 %r34, %ntid.y;
setp.eq.s16	%p34, %rs2, 0;
@%p34 bra BB0_48;

cvta.to.global.u64 %rd115, %rd15;
bra.uni BB0_49;

BB0_48:
setp.eq.s64	%p35, %rd18, 0;
selp.b64	%rd107, %rd16, %rd18, %p35;
cvta.to.global.u64 %rd115, %rd107;

BB0_49:
add.s32 %r196, %r34, 2147483647;
shl.b32 %r197, %r196, 1;
cvt.u64.u32	%rd10, %r197;
setp.gt.u32	%p36, %r207, 1;
@%p36 bra BB0_51;

BB0_50:
cvt.u64.u32	%rd108, %r207;
add.s64 %rd109, %rd108, %rd10;
shl.b64 %rd110, %rd109, 2;
add.s64 %rd112, %rd20, %rd110;
ld.shared.u32 %r198, [%rd112];
mul.wide.u32 %rd113, %r207, 4;
add.s64 %rd114, %rd115, %rd113;
st.global.u32 [%rd114], %r198;
add.s32 %r207, %r207, %r34;
setp.lt.u32	%p37, %r207, 2;
@%p37 bra BB0_50;

BB0_51:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm1_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm1_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT__param_0[128]
)
{
.local .align 1 .b8 __local_depot1[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<107>;
.reg .b16 %rs<4>;
.reg .b32 %r<387>;
.reg .f64 %fd<68>;
.reg .b64 %rd<268>;


mov.u64 %rd267, __local_depot1;
cvta.local.u64 %SP, %rd267;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm1_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT__param_0;
ld.param.u64 %rd110, [%rd1+104];
cvta.to.global.u64 %rd2, %rd110;
ld.param.u32 %r1, [%rd1];
shl.b32 %r87, %r1, 1;
and.b32 %r2, %r87, 1073741822;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB1_3;

mov.u32 %r89, %tid.y;
mul.lo.s32 %r92, %r89, %r2;
mul.wide.u32 %rd111, %r92, 4;
mov.u64 %rd112, sh;
add.s64 %rd240, %rd112, %rd111;
mov.u32 %r352, 0;

BB1_2:
mov.u64 %rd113, 0;
st.shared.u64 [%rd240], %rd113;
add.s64 %rd240, %rd240, 8;
add.s32 %r352, %r352, 1;
setp.lt.s32	%p3, %r352, %r1;
@%p3 bra BB1_2;

BB1_3:
mov.u32 %r5, %nctaid.x;
setp.eq.s32	%p4, %r5, 0;
mov.u32 %r354, 0;
mov.u32 %r353, %r354;
@%p4 bra BB1_5;

ld.param.v2.u32 {%r95, %r96}, [%rd1+64];
ld.param.u32 %r99, [%rd1+76];
mov.u32 %r100, %ctaid.x;
not.b32 %r101, %r95;
add.s32 %r102, %r96, %r101;
add.s32 %r103, %r102, %r5;
div.s32 %r104, %r103, %r5;
add.s32 %r105, %r104, %r99;
not.b32 %r106, %r99;
and.b32 %r107, %r105, %r106;
mad.lo.s32 %r108, %r107, %r100, %r95;
add.s32 %r109, %r108, %r107;
min.s32 %r353, %r96, %r108;
min.s32 %r354, %r96, %r109;

BB1_5:
mov.u32 %r369, %tid.y;
add.s32 %r355, %r353, %r369;
setp.ge.s32	%p5, %r355, %r354;
@%p5 bra BB1_10;

ld.param.u64 %rd114, [%rd1+16];
cvta.to.global.u64 %rd6, %rd114;
ld.param.u64 %rd115, [%rd1+40];
mov.u32 %r112, %tid.y;
add.s32 %r11, %r112, %r353;
shl.b64 %rd7, %rd115, 3;
mov.u32 %r111, 0;
mov.u32 %r358, %r111;

BB1_7:
mul.lo.s32 %r117, %r112, %r2;
mul.wide.u32 %rd116, %r117, 4;
mov.u64 %rd117, sh;
add.s64 %rd241, %rd117, %rd116;
mov.u32 %r118, %ntid.y;
mad.lo.s32 %r119, %r118, %r358, %r11;
mul.wide.s32 %rd118, %r119, 8;
add.s64 %rd242, %rd6, %rd118;
mov.u32 %r357, %r111;
@%p2 bra BB1_9;

BB1_8:
mov.u32 %r14, %r357;
ld.global.f64 %fd1, [%rd242];
abs.f64 %fd2, %fd1;
ld.shared.f64 %fd3, [%rd241];
add.f64 %fd4, %fd2, %fd3;
st.shared.f64 [%rd241], %fd4;
add.s64 %rd242, %rd242, %rd7;
add.s64 %rd241, %rd241, 8;
add.s32 %r15, %r14, 1;
setp.lt.s32	%p7, %r15, %r1;
mov.u32 %r357, %r15;
@%p7 bra BB1_8;

BB1_9:
add.s32 %r355, %r118, %r355;
setp.lt.s32	%p8, %r355, %r354;
add.s32 %r358, %r358, 1;
@%p8 bra BB1_7;

BB1_10:
mov.u32 %r121, %ntid.y;
neg.s32 %r122, %r121;
and.b32 %r123, %r121, %r122;
clz.b32 %r18, %r123;
add.s32 %r19, %r121, -1;
and.b32 %r124, %r19, %r121;
setp.eq.s32	%p9, %r124, 0;
@%p9 bra BB1_12;

add.u64 %rd119, %SP, 0;
cvta.to.local.u64 %rd120, %rd119;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd120], %rs1;
mov.u64 %rd121, $str1;
cvta.global.u64 %rd122, %rd121;
mov.u32 %r125, 0;
mov.u64 %rd123, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd122;
.param .b64 param1;
st.param.b64	[param1+0], %rd119;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd119;
.param .b64 param4;
st.param.b64	[param4+0], %rd123;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd120], %rs1;
mov.u64 %rd124, $str2;
cvta.global.u64 %rd125, %rd124;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd125;
.param .b64 param1;
st.param.b64	[param1+0], %rd119;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd119;
.param .b64 param4;
st.param.b64	[param4+0], %rd123;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_12:
xor.b32 %r20, %r19, %r369;
membar.cta;
and.b32 %r127, %r369, 1;
setp.eq.b32	%p10, %r127, 1;
and.b32 %r128, %r19, 1;
setp.eq.b32	%p11, %r128, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB1_16;

@%p2 bra BB1_16;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd126, %r131, 8;
mov.u64 %rd127, sh;
add.s64 %rd243, %rd127, %rd126;
mul.wide.u32 %rd128, %r1, 8;
neg.s64 %rd15, %rd128;
mov.u32 %r359, 0;

BB1_15:
add.s64 %rd129, %rd243, %rd15;
ld.volatile.shared.f64 %fd5, [%rd243];
ld.volatile.shared.f64 %fd6, [%rd129];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd243], %fd7;
add.s64 %rd243, %rd243, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p14, %r359, %r1;
@%p14 bra BB1_15;

BB1_16:
membar.cta;
and.b32 %r132, %r20, 3;
setp.ne.s32	%p15, %r132, 0;
@%p15 bra BB1_20;

@%p2 bra BB1_20;

mov.u32 %r134, %tid.y;
mul.lo.s32 %r135, %r1, %r134;
mul.wide.u32 %rd130, %r135, 8;
mov.u64 %rd131, sh;
add.s64 %rd244, %rd131, %rd130;
mul.wide.u32 %rd132, %r87, 8;
neg.s64 %rd19, %rd132;
mov.u32 %r360, 0;

BB1_19:
add.s64 %rd133, %rd244, %rd19;
ld.volatile.shared.f64 %fd8, [%rd244];
ld.volatile.shared.f64 %fd9, [%rd133];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd244], %fd10;
add.s64 %rd244, %rd244, 8;
add.s32 %r360, %r360, 1;
setp.lt.s32	%p17, %r360, %r1;
@%p17 bra BB1_19;

BB1_20:
membar.cta;
and.b32 %r137, %r20, 7;
setp.ne.s32	%p18, %r137, 0;
@%p18 bra BB1_24;

@%p2 bra BB1_24;

mov.u32 %r139, %tid.y;
mul.lo.s32 %r140, %r1, %r139;
mul.wide.u32 %rd134, %r140, 8;
mov.u64 %rd135, sh;
add.s64 %rd245, %rd135, %rd134;
shl.b32 %r141, %r1, 2;
mul.wide.u32 %rd136, %r141, 8;
neg.s64 %rd23, %rd136;
mov.u32 %r361, 0;

BB1_23:
add.s64 %rd137, %rd245, %rd23;
ld.volatile.shared.f64 %fd11, [%rd245];
ld.volatile.shared.f64 %fd12, [%rd137];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd245], %fd13;
add.s64 %rd245, %rd245, 8;
add.s32 %r361, %r361, 1;
setp.lt.s32	%p20, %r361, %r1;
@%p20 bra BB1_23;

BB1_24:
membar.cta;
and.b32 %r142, %r20, 15;
setp.ne.s32	%p21, %r142, 0;
@%p21 bra BB1_28;

@%p2 bra BB1_28;

mov.u32 %r144, %tid.y;
mul.lo.s32 %r145, %r1, %r144;
mul.wide.u32 %rd138, %r145, 8;
mov.u64 %rd139, sh;
add.s64 %rd246, %rd139, %rd138;
shl.b32 %r146, %r1, 3;
mul.wide.u32 %rd140, %r146, 8;
neg.s64 %rd27, %rd140;
mov.u32 %r362, 0;

BB1_27:
add.s64 %rd141, %rd246, %rd27;
ld.volatile.shared.f64 %fd14, [%rd246];
ld.volatile.shared.f64 %fd15, [%rd141];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd246], %fd16;
add.s64 %rd246, %rd246, 8;
add.s32 %r362, %r362, 1;
setp.lt.s32	%p23, %r362, %r1;
@%p23 bra BB1_27;

BB1_28:
membar.cta;
and.b32 %r147, %r20, 31;
setp.ne.s32	%p24, %r147, 0;
@%p24 bra BB1_32;

@%p2 bra BB1_32;

mov.u32 %r149, %tid.y;
mul.lo.s32 %r150, %r1, %r149;
mul.wide.u32 %rd142, %r150, 8;
mov.u64 %rd143, sh;
add.s64 %rd247, %rd143, %rd142;
shl.b32 %r151, %r1, 4;
mul.wide.u32 %rd144, %r151, 8;
neg.s64 %rd31, %rd144;
mov.u32 %r363, 0;

BB1_31:
add.s64 %rd145, %rd247, %rd31;
ld.volatile.shared.f64 %fd17, [%rd247];
ld.volatile.shared.f64 %fd18, [%rd145];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd247], %fd19;
add.s64 %rd247, %rd247, 8;
add.s32 %r363, %r363, 1;
setp.lt.s32	%p26, %r363, %r1;
@%p26 bra BB1_31;

BB1_32:
membar.cta;
bar.sync 0;
shl.b32 %r31, %r20, 5;
setp.ge.u32	%p27, %r31, %r121;
@%p27 bra BB1_58;

setp.lt.u32	%p28, %r19, 33;
@%p28 bra BB1_38;

mov.u32 %r156, %tid.y;
membar.cta;
and.b32 %r157, %r156, 1;
setp.eq.b32	%p29, %r157, 1;
setp.eq.b32	%p30, %r128, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB1_38;

@%p2 bra BB1_38;

xor.b32 %r160, %r31, %r19;
mul.lo.s32 %r161, %r1, %r160;
mul.wide.u32 %rd146, %r161, 8;
mov.u64 %rd147, sh;
add.s64 %rd248, %rd147, %rd146;
shl.b32 %r162, %r1, 5;
mul.wide.u32 %rd148, %r162, 8;
neg.s64 %rd35, %rd148;
mov.u32 %r364, 0;

BB1_37:
add.s64 %rd149, %rd248, %rd35;
ld.volatile.shared.f64 %fd20, [%rd248];
ld.volatile.shared.f64 %fd21, [%rd149];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd248], %fd22;
add.s64 %rd248, %rd248, 8;
add.s32 %r364, %r364, 1;
setp.lt.s32	%p33, %r364, %r1;
@%p33 bra BB1_37;

BB1_38:
setp.lt.u32	%p34, %r19, 65;
@%p34 bra BB1_43;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r19, %r167;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p35, %r169, 0;
@%p35 bra BB1_43;

@%p2 bra BB1_43;

xor.b32 %r173, %r31, %r19;
mul.lo.s32 %r174, %r1, %r173;
mul.wide.u32 %rd150, %r174, 8;
mov.u64 %rd151, sh;
add.s64 %rd249, %rd151, %rd150;
shl.b32 %r175, %r1, 6;
mul.wide.u32 %rd152, %r175, 8;
neg.s64 %rd39, %rd152;
mov.u32 %r365, 0;

BB1_42:
add.s64 %rd153, %rd249, %rd39;
ld.volatile.shared.f64 %fd23, [%rd249];
ld.volatile.shared.f64 %fd24, [%rd153];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd249], %fd25;
add.s64 %rd249, %rd249, 8;
add.s32 %r365, %r365, 1;
setp.lt.s32	%p37, %r365, %r1;
@%p37 bra BB1_42;

BB1_43:
setp.lt.u32	%p38, %r19, 129;
@%p38 bra BB1_48;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r19, %r180;
and.b32 %r182, %r181, 7;
membar.cta;
setp.ne.s32	%p39, %r182, 0;
@%p39 bra BB1_48;

@%p2 bra BB1_48;

xor.b32 %r186, %r31, %r19;
mul.lo.s32 %r187, %r1, %r186;
mul.wide.u32 %rd154, %r187, 8;
mov.u64 %rd155, sh;
add.s64 %rd250, %rd155, %rd154;
shl.b32 %r188, %r1, 7;
mul.wide.u32 %rd156, %r188, 8;
neg.s64 %rd43, %rd156;
mov.u32 %r366, 0;

BB1_47:
add.s64 %rd157, %rd250, %rd43;
ld.volatile.shared.f64 %fd26, [%rd250];
ld.volatile.shared.f64 %fd27, [%rd157];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd250], %fd28;
add.s64 %rd250, %rd250, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p41, %r366, %r1;
@%p41 bra BB1_47;

BB1_48:
setp.lt.u32	%p42, %r19, 257;
@%p42 bra BB1_53;

mov.u32 %r193, %tid.y;
xor.b32 %r194, %r19, %r193;
and.b32 %r195, %r194, 15;
membar.cta;
setp.ne.s32	%p43, %r195, 0;
@%p43 bra BB1_53;

@%p2 bra BB1_53;

xor.b32 %r199, %r31, %r19;
mul.lo.s32 %r200, %r1, %r199;
mul.wide.u32 %rd158, %r200, 8;
mov.u64 %rd159, sh;
add.s64 %rd251, %rd159, %rd158;
shl.b32 %r201, %r1, 8;
mul.wide.u32 %rd160, %r201, 8;
neg.s64 %rd47, %rd160;
mov.u32 %r367, 0;

BB1_52:
add.s64 %rd161, %rd251, %rd47;
ld.volatile.shared.f64 %fd29, [%rd251];
ld.volatile.shared.f64 %fd30, [%rd161];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd251], %fd31;
add.s64 %rd251, %rd251, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p45, %r367, %r1;
@%p45 bra BB1_52;

BB1_53:
setp.lt.u32	%p46, %r19, 513;
@%p46 bra BB1_58;

mov.u32 %r206, %tid.y;
xor.b32 %r207, %r19, %r206;
and.b32 %r208, %r207, 31;
membar.cta;
setp.ne.s32	%p47, %r208, 0;
@%p47 bra BB1_58;

@%p2 bra BB1_58;

xor.b32 %r212, %r31, %r19;
mul.lo.s32 %r213, %r1, %r212;
mul.wide.u32 %rd162, %r213, 8;
mov.u64 %rd163, sh;
add.s64 %rd252, %rd163, %rd162;
shl.b32 %r214, %r1, 9;
mul.wide.u32 %rd164, %r214, 8;
neg.s64 %rd51, %rd164;
mov.u32 %r368, 0;

BB1_57:
add.s64 %rd165, %rd252, %rd51;
ld.volatile.shared.f64 %fd32, [%rd252];
ld.volatile.shared.f64 %fd33, [%rd165];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd252], %fd34;
add.s64 %rd252, %rd252, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p49, %r368, %r1;
@%p49 bra BB1_57;

BB1_58:
bar.sync 0;
mul.lo.s32 %r44, %r19, %r2;
cvt.u64.u32	%rd54, %r44;
mov.u32 %r216, %ctaid.x;
mul.lo.s32 %r217, %r216, %r2;
cvt.u64.u32	%rd55, %r217;
setp.ge.s32	%p50, %r369, %r2;
@%p50 bra BB1_60;

BB1_59:
cvt.s64.s32	%rd166, %r369;
add.s64 %rd167, %rd166, %rd54;
shl.b64 %rd168, %rd167, 2;
mov.u64 %rd169, sh;
add.s64 %rd170, %rd169, %rd168;
ld.shared.u32 %r218, [%rd170];
add.s64 %rd171, %rd166, %rd55;
shl.b64 %rd172, %rd171, 2;
add.s64 %rd173, %rd2, %rd172;
st.global.u32 [%rd173], %r218;
add.s32 %r369, %r369, %r121;
setp.lt.s32	%p51, %r369, %r2;
@%p51 bra BB1_59;

BB1_60:
mov.u32 %r386, %tid.y;
mov.u32 %r370, 0;
setp.ne.s32	%p52, %r386, 0;
@%p52 bra BB1_62;

ld.param.u64 %rd174, [%rd1+112];
cvta.to.global.u64 %rd175, %rd174;
add.s32 %r222, %r5, -1;
atom.global.inc.u32 %r223, [%rd175], %r222;
add.s32 %r224, %r223, 1;
setp.lt.u32	%p53, %r224, %r5;
selp.u32	%r370, 1, 0, %p53;

BB1_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r370, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r50, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r50, 0;
@%p54 bra BB1_120;

mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r18;
mov.u32 %r228, %tid.y;
mul.wide.u32 %rd176, %r5, %r228;
shr.u64 %rd56, %rd176, %r226;
cvt.u32.u64	%r372, %rd56;
add.s32 %r229, %r228, 1;
mul.wide.u32 %rd177, %r5, %r229;
shr.u64 %rd178, %rd177, %r226;
cvt.u32.u64	%r52, %rd178;
@%p2 bra BB1_66;

mul.lo.s32 %r234, %r228, %r2;
mul.wide.u32 %rd179, %r234, 4;
mov.u64 %rd180, sh;
add.s64 %rd253, %rd180, %rd179;
mov.u32 %r371, 0;

BB1_65:
mov.u64 %rd181, 0;
st.shared.u64 [%rd253], %rd181;
add.s64 %rd253, %rd253, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p56, %r371, %r1;
@%p56 bra BB1_65;

BB1_66:
setp.ge.u32	%p57, %r372, %r52;
@%p57 bra BB1_71;

cvt.u32.u64	%r238, %rd56;
mul.lo.s32 %r55, %r2, %r238;
mov.u32 %r235, 0;
mov.u32 %r375, %r235;

BB1_68:
mul.lo.s32 %r243, %r228, %r2;
mul.wide.u32 %rd182, %r243, 4;
mov.u64 %rd183, sh;
add.s64 %rd255, %rd183, %rd182;
mad.lo.s32 %r244, %r2, %r375, %r55;
mul.wide.u32 %rd184, %r244, 4;
add.s64 %rd254, %rd2, %rd184;
mov.u32 %r374, %r235;
@%p2 bra BB1_70;

BB1_69:
mov.u32 %r58, %r374;
ld.volatile.shared.f64 %fd35, [%rd255];
ld.volatile.global.f64 %fd36, [%rd254];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd255], %fd37;
add.s64 %rd255, %rd255, 8;
add.s64 %rd254, %rd254, 8;
add.s32 %r59, %r58, 1;
setp.lt.s32	%p59, %r59, %r1;
mov.u32 %r374, %r59;
@%p59 bra BB1_69;

BB1_70:
add.s32 %r372, %r372, 1;
setp.lt.u32	%p60, %r372, %r52;
add.s32 %r375, %r375, 1;
@%p60 bra BB1_68;

BB1_71:
@%p9 bra BB1_73;

add.u64 %rd185, %SP, 0;
cvta.to.local.u64 %rd186, %rd185;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd186], %rs2;
mov.u64 %rd187, $str2;
cvta.global.u64 %rd188, %rd187;
mov.u32 %r248, 0;
mov.u64 %rd189, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd188;
.param .b64 param1;
st.param.b64	[param1+0], %rd185;
.param .b32 param2;
st.param.b32	[param2+0], %r248;
.param .b64 param3;
st.param.b64	[param3+0], %rd185;
.param .b64 param4;
st.param.b64	[param4+0], %rd189;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_73:
membar.cta;
and.b32 %r252, %r228, 1;
setp.eq.b32	%p62, %r252, 1;
setp.eq.b32	%p63, %r128, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB1_77;

@%p2 bra BB1_77;

mul.lo.s32 %r256, %r1, %r228;
mul.wide.u32 %rd190, %r256, 8;
mov.u64 %rd191, sh;
add.s64 %rd256, %rd191, %rd190;
mul.wide.u32 %rd192, %r1, 8;
neg.s64 %rd67, %rd192;
mov.u32 %r376, 0;

BB1_76:
add.s64 %rd193, %rd256, %rd67;
ld.volatile.shared.f64 %fd38, [%rd256];
ld.volatile.shared.f64 %fd39, [%rd193];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd256], %fd40;
add.s64 %rd256, %rd256, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p66, %r376, %r1;
@%p66 bra BB1_76;

BB1_77:
xor.b32 %r260, %r19, %r228;
and.b32 %r261, %r260, 3;
membar.cta;
setp.ne.s32	%p67, %r261, 0;
@%p67 bra BB1_81;

@%p2 bra BB1_81;

mul.lo.s32 %r264, %r1, %r228;
mul.wide.u32 %rd194, %r264, 8;
mov.u64 %rd195, sh;
add.s64 %rd257, %rd195, %rd194;
mul.wide.u32 %rd196, %r87, 8;
neg.s64 %rd71, %rd196;
mov.u32 %r377, 0;

BB1_80:
add.s64 %rd197, %rd257, %rd71;
ld.volatile.shared.f64 %fd41, [%rd257];
ld.volatile.shared.f64 %fd42, [%rd197];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd257], %fd43;
add.s64 %rd257, %rd257, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p69, %r377, %r1;
@%p69 bra BB1_80;

BB1_81:
and.b32 %r270, %r260, 7;
membar.cta;
setp.ne.s32	%p70, %r270, 0;
@%p70 bra BB1_85;

@%p2 bra BB1_85;

mul.lo.s32 %r273, %r1, %r228;
mul.wide.u32 %rd198, %r273, 8;
mov.u64 %rd199, sh;
add.s64 %rd258, %rd199, %rd198;
shl.b32 %r274, %r1, 2;
mul.wide.u32 %rd200, %r274, 8;
neg.s64 %rd75, %rd200;
mov.u32 %r378, 0;

BB1_84:
add.s64 %rd201, %rd258, %rd75;
ld.volatile.shared.f64 %fd44, [%rd258];
ld.volatile.shared.f64 %fd45, [%rd201];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd258], %fd46;
add.s64 %rd258, %rd258, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p72, %r378, %r1;
@%p72 bra BB1_84;

BB1_85:
and.b32 %r279, %r260, 15;
membar.cta;
setp.ne.s32	%p73, %r279, 0;
@%p73 bra BB1_89;

@%p2 bra BB1_89;

mul.lo.s32 %r282, %r1, %r228;
mul.wide.u32 %rd202, %r282, 8;
mov.u64 %rd203, sh;
add.s64 %rd259, %rd203, %rd202;
shl.b32 %r283, %r1, 3;
mul.wide.u32 %rd204, %r283, 8;
neg.s64 %rd79, %rd204;
mov.u32 %r379, 0;

BB1_88:
add.s64 %rd205, %rd259, %rd79;
ld.volatile.shared.f64 %fd47, [%rd259];
ld.volatile.shared.f64 %fd48, [%rd205];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd259], %fd49;
add.s64 %rd259, %rd259, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p75, %r379, %r1;
@%p75 bra BB1_88;

BB1_89:
and.b32 %r288, %r260, 31;
membar.cta;
setp.ne.s32	%p76, %r288, 0;
@%p76 bra BB1_93;

@%p2 bra BB1_93;

mul.lo.s32 %r291, %r1, %r228;
mul.wide.u32 %rd206, %r291, 8;
mov.u64 %rd207, sh;
add.s64 %rd260, %rd207, %rd206;
shl.b32 %r292, %r1, 4;
mul.wide.u32 %rd208, %r292, 8;
neg.s64 %rd83, %rd208;
mov.u32 %r380, 0;

BB1_92:
add.s64 %rd209, %rd260, %rd83;
ld.volatile.shared.f64 %fd50, [%rd260];
ld.volatile.shared.f64 %fd51, [%rd209];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd260], %fd52;
add.s64 %rd260, %rd260, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p78, %r380, %r1;
@%p78 bra BB1_92;

BB1_93:
shl.b32 %r297, %r260, 5;
setp.lt.u32	%p1, %r297, %r121;
membar.cta;
bar.sync 0;
@!%p1 bra BB1_119;
bra.uni BB1_94;

BB1_94:
xor.b32 %r72, %r297, %r19;
setp.lt.u32	%p79, %r19, 33;
@%p79 bra BB1_99;

membar.cta;
setp.eq.b32	%p80, %r252, 1;
setp.eq.b32	%p81, %r128, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB1_99;

@%p2 bra BB1_99;

mul.lo.s32 %r309, %r1, %r72;
mul.wide.u32 %rd210, %r309, 8;
mov.u64 %rd211, sh;
add.s64 %rd261, %rd211, %rd210;
shl.b32 %r310, %r1, 5;
mul.wide.u32 %rd212, %r310, 8;
neg.s64 %rd87, %rd212;
mov.u32 %r381, 0;

BB1_98:
add.s64 %rd213, %rd261, %rd87;
ld.volatile.shared.f64 %fd53, [%rd261];
ld.volatile.shared.f64 %fd54, [%rd213];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd261], %fd55;
add.s64 %rd261, %rd261, 8;
add.s32 %r381, %r381, 1;
setp.lt.s32	%p84, %r381, %r1;
@%p84 bra BB1_98;

BB1_99:
setp.lt.u32	%p85, %r19, 65;
@%p85 bra BB1_104;

membar.cta;
@%p67 bra BB1_104;

@%p2 bra BB1_104;

mul.lo.s32 %r319, %r1, %r72;
mul.wide.u32 %rd214, %r319, 8;
mov.u64 %rd215, sh;
add.s64 %rd262, %rd215, %rd214;
shl.b32 %r320, %r1, 6;
mul.wide.u32 %rd216, %r320, 8;
neg.s64 %rd91, %rd216;
mov.u32 %r382, 0;

BB1_103:
add.s64 %rd217, %rd262, %rd91;
ld.volatile.shared.f64 %fd56, [%rd262];
ld.volatile.shared.f64 %fd57, [%rd217];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd262], %fd58;
add.s64 %rd262, %rd262, 8;
add.s32 %r382, %r382, 1;
setp.lt.s32	%p88, %r382, %r1;
@%p88 bra BB1_103;

BB1_104:
setp.lt.u32	%p89, %r19, 129;
@%p89 bra BB1_109;

membar.cta;
@%p70 bra BB1_109;

@%p2 bra BB1_109;

mul.lo.s32 %r329, %r1, %r72;
mul.wide.u32 %rd218, %r329, 8;
mov.u64 %rd219, sh;
add.s64 %rd263, %rd219, %rd218;
shl.b32 %r330, %r1, 7;
mul.wide.u32 %rd220, %r330, 8;
neg.s64 %rd95, %rd220;
mov.u32 %r383, 0;

BB1_108:
add.s64 %rd221, %rd263, %rd95;
ld.volatile.shared.f64 %fd59, [%rd263];
ld.volatile.shared.f64 %fd60, [%rd221];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd263], %fd61;
add.s64 %rd263, %rd263, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p92, %r383, %r1;
@%p92 bra BB1_108;

BB1_109:
setp.lt.u32	%p93, %r19, 257;
@%p93 bra BB1_114;

membar.cta;
@%p73 bra BB1_114;

@%p2 bra BB1_114;

mul.lo.s32 %r339, %r1, %r72;
mul.wide.u32 %rd222, %r339, 8;
mov.u64 %rd223, sh;
add.s64 %rd264, %rd223, %rd222;
shl.b32 %r340, %r1, 8;
mul.wide.u32 %rd224, %r340, 8;
neg.s64 %rd99, %rd224;
mov.u32 %r384, 0;

BB1_113:
add.s64 %rd225, %rd264, %rd99;
ld.volatile.shared.f64 %fd62, [%rd264];
ld.volatile.shared.f64 %fd63, [%rd225];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd264], %fd64;
add.s64 %rd264, %rd264, 8;
add.s32 %r384, %r384, 1;
setp.lt.s32	%p96, %r384, %r1;
@%p96 bra BB1_113;

BB1_114:
setp.lt.u32	%p97, %r19, 513;
@%p97 bra BB1_119;

membar.cta;
@%p76 bra BB1_119;

@%p2 bra BB1_119;

mul.lo.s32 %r349, %r1, %r72;
mul.wide.u32 %rd226, %r349, 8;
mov.u64 %rd227, sh;
add.s64 %rd265, %rd227, %rd226;
shl.b32 %r350, %r1, 9;
mul.wide.u32 %rd228, %r350, 8;
neg.s64 %rd103, %rd228;
mov.u32 %r385, 0;

BB1_118:
add.s64 %rd229, %rd265, %rd103;
ld.volatile.shared.f64 %fd65, [%rd265];
ld.volatile.shared.f64 %fd66, [%rd229];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd265], %fd67;
add.s64 %rd265, %rd265, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p100, %r385, %r1;
@%p100 bra BB1_118;

BB1_119:
bar.sync 0;

BB1_120:
@%p54 bra BB1_128;

ld.param.u8 %rs3, [%rd1+96];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB1_123;

ld.param.u64 %rd230, [%rd1+88];
cvta.to.global.u64 %rd266, %rd230;
bra.uni BB1_124;

BB1_123:
ld.param.u64 %rd231, [%rd1+120];
setp.eq.s64	%p103, %rd231, 0;
cvta.to.global.u64 %rd232, %rd231;
selp.b64	%rd266, %rd2, %rd232, %p103;

BB1_124:
setp.lt.u32	%p104, %r2, 33;
@%p104 bra BB1_126;

bar.sync 0;

BB1_126:
setp.ge.u32	%p105, %r386, %r2;
@%p105 bra BB1_128;

BB1_127:
cvt.u64.u32	%rd233, %r386;
add.s64 %rd234, %rd233, %rd54;
shl.b64 %rd235, %rd234, 2;
mov.u64 %rd236, sh;
add.s64 %rd237, %rd236, %rd235;
ld.shared.u32 %r351, [%rd237];
mul.wide.u32 %rd238, %r386, 4;
add.s64 %rd239, %rd266, %rd238;
st.global.u32 [%rd239], %r351;
add.s32 %r386, %r386, %r121;
setp.lt.u32	%p106, %r386, %r2;
@%p106 bra BB1_127;

BB1_128:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0[120]
)
{
.local .align 8 .b8 __local_depot2[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<40>;
.reg .b16 %rs<4>;
.reg .b32 %r<186>;
.reg .f64 %fd<47>;
.reg .b64 %rd<160>;


mov.u64 %rd159, __local_depot2;
cvta.local.u64 %SP, %rd159;
ld.param.u64 %rd35, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+112];
ld.param.u64 %rd33, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+96];
ld.param.u64 %rd32, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+80];
ld.param.u64 %rd31, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+64];
ld.param.u64 %rd29, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+48];
ld.param.u64 %rd28, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+40];
ld.param.u64 %rd25, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+8];
ld.param.u64 %rd34, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+104];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm1_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0+88];
cvta.to.global.u64 %rd1, %rd34;
mov.u32 %r185, %tid.y;
shl.b32 %r32, %r185, 1;
mul.wide.u32 %rd38, %r32, 4;
mov.u64 %rd39, sh;
add.s64 %rd40, %rd39, %rd38;
mov.u64 %rd156, 0;
st.shared.u64 [%rd40], %rd156;
mov.u32 %r33, %nctaid.x;
setp.eq.s32	%p3, %r33, 0;
mov.u64 %rd155, %rd156;
@%p3 bra BB2_5;

sub.s64 %rd41, %rd29, %rd28;
add.s32 %r35, %r33, -1;
cvt.s64.s32	%rd42, %r35;
add.s64 %rd43, %rd41, %rd42;
cvt.s64.s32	%rd44, %r33;
or.b64 %rd45, %rd43, %rd44;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p4, %rd46, 0;
@%p4 bra BB2_3;

div.s64 %rd154, %rd43, %rd44;
bra.uni BB2_4;

BB2_3:
cvt.u64.u32	%rd51, %r35;
add.s64 %rd53, %rd41, %rd51;
cvt.u32.u64	%r40, %rd53;
div.u32 %r41, %r40, %r33;
cvt.u64.u32	%rd154, %r41;

BB2_4:
not.b64 %rd54, %rd31;
add.s64 %rd55, %rd154, %rd31;
and.b64 %rd56, %rd55, %rd54;
mov.u32 %r42, %ctaid.x;
cvt.s64.s32	%rd57, %r42;
mul.lo.s64 %rd58, %rd56, %rd57;
add.s64 %rd59, %rd58, %rd28;
add.s64 %rd60, %rd59, %rd56;
min.s64 %rd155, %rd29, %rd59;
min.s64 %rd156, %rd29, %rd60;

BB2_5:
cvt.u64.u32	%rd61, %r185;
add.s64 %rd157, %rd155, %rd61;
mov.f64 %fd45, 0d0000000000000000;
setp.ge.s64	%p5, %rd157, %rd156;
@%p5 bra BB2_9;

cvta.to.global.u64 %rd12, %rd25;
mov.u32 %r44, %ntid.y;
cvt.u64.u32	%rd13, %r44;
mov.f64 %fd45, 0d0000000000000000;

BB2_7:
shl.b64 %rd62, %rd157, 3;
add.s64 %rd63, %rd12, %rd62;
ld.global.f64 %fd8, [%rd63];
abs.f64 %fd9, %fd8;
add.f64 %fd45, %fd9, %fd45;
add.s64 %rd157, %rd13, %rd157;
setp.lt.s64	%p6, %rd157, %rd156;
@%p6 bra BB2_7;

mov.u32 %r45, %tid.y;
shl.b32 %r46, %r45, 1;
mul.wide.u32 %rd64, %r46, 4;
add.s64 %rd66, %rd39, %rd64;
st.shared.f64 [%rd66], %fd45;

BB2_9:
add.u64 %rd67, %SP, 0;
cvta.to.local.u64 %rd68, %rd67;
st.local.f64 [%rd68], %fd45;
bar.sync 0;
mov.u32 %r1, %ntid.x;
mul.lo.s32 %r2, %r1, %r185;
cvt.u64.u32	%rd69, %r2;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd70, %r3;
add.s64 %rd71, %rd69, %rd70;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd16, %rd39, %rd72;
st.shared.f64 [%rd16], %fd45;
setp.gt.s32	%p7, %r1, 31;
@%p7 bra BB2_14;

mov.u32 %r180, %r1;

BB2_11:
mov.u32 %r4, %r180;
mad.lo.s32 %r51, %r1, %r185, %r3;
and.b32 %r52, %r51, 31;
add.s32 %r53, %r4, %r52;
setp.gt.s32	%p8, %r53, 31;
@%p8 bra BB2_13;

cvt.s64.s32	%rd74, %r4;
mov.u32 %r55, %ntid.x;
mul.lo.s32 %r56, %r55, %r185;
cvt.u64.u32	%rd75, %r56;
add.s64 %rd77, %rd75, %rd70;
add.s64 %rd78, %rd74, %rd77;
shl.b64 %rd79, %rd78, 3;
add.s64 %rd81, %rd39, %rd79;
ld.volatile.shared.f64 %fd10, [%rd16];
ld.volatile.shared.f64 %fd11, [%rd81];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd16], %fd12;

BB2_13:
membar.cta;
shl.b32 %r5, %r4, 1;
setp.lt.s32	%p9, %r5, 32;
mov.u32 %r180, %r5;
@%p9 bra BB2_11;

BB2_14:
mov.u32 %r58, %ntid.x;
mul.lo.s32 %r59, %r58, %r185;
add.s32 %r61, %r59, %r3;
and.b32 %r62, %r61, 31;
neg.s32 %r63, %r62;
cvt.s64.s32	%rd82, %r63;
cvt.u64.u32	%rd83, %r59;
add.s64 %rd85, %rd83, %rd70;
add.s64 %rd86, %rd82, %rd85;
shl.b64 %rd87, %rd86, 3;
add.s64 %rd89, %rd39, %rd87;
ld.shared.f64 %fd13, [%rd89];
st.shared.f64 [%rd16], %fd13;
bar.sync 0;
setp.gt.u32	%p10, %r59, 31;
@%p10 bra BB2_23;

add.s32 %r7, %r2, %r3;
mov.u32 %r67, %tid.y;
mad.lo.s32 %r69, %r58, %r67, %r3;
shl.b32 %r70, %r69, 5;
mov.u32 %r71, %ntid.y;
mul.lo.s32 %r72, %r71, %r58;
setp.ge.u32	%p11, %r70, %r72;
@%p11 bra BB2_17;

mul.wide.u32 %rd90, %r70, 8;
add.s64 %rd92, %rd39, %rd90;
ld.shared.f64 %fd14, [%rd92];
st.shared.f64 [%rd16], %fd14;

BB2_17:
membar.cta;
and.b32 %r8, %r7, 31;
mov.u32 %r181, 1;
setp.lt.u32	%p12, %r72, 64;
@%p12 bra BB2_21;

BB2_18:
add.s32 %r82, %r181, %r8;
setp.gt.s32	%p13, %r82, 31;
@%p13 bra BB2_20;

cvt.s64.s32	%rd93, %r181;
mul.lo.s32 %r85, %r58, %r67;
cvt.u64.u32	%rd94, %r85;
add.s64 %rd96, %rd94, %rd70;
add.s64 %rd97, %rd93, %rd96;
shl.b64 %rd98, %rd97, 3;
add.s64 %rd100, %rd39, %rd98;
ld.volatile.shared.f64 %fd15, [%rd16];
ld.volatile.shared.f64 %fd16, [%rd100];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd16], %fd17;

BB2_20:
membar.cta;
shr.u32 %r90, %r72, 5;
shl.b32 %r181, %r181, 1;
setp.lt.s32	%p14, %r181, %r90;
@%p14 bra BB2_18;

BB2_21:
mul.lo.s32 %r94, %r58, %r67;
add.s32 %r95, %r94, %r3;
and.b32 %r96, %r95, 31;
neg.s32 %r97, %r96;
cvt.s64.s32	%rd101, %r97;
cvt.u64.u32	%rd102, %r94;
add.s64 %rd104, %rd102, %rd70;
add.s64 %rd105, %rd101, %rd104;
shl.b64 %rd106, %rd105, 3;
add.s64 %rd108, %rd39, %rd106;
ld.shared.f64 %fd18, [%rd108];
st.shared.f64 [%rd16], %fd18;
neg.s32 %r98, %r67;
setp.ne.s32	%p15, %r3, %r98;
@%p15 bra BB2_23;

ld.shared.f64 %fd19, [sh];
mov.u32 %r99, %ctaid.x;
cvta.to.global.u64 %rd109, %rd33;
mul.wide.u32 %rd110, %r99, 8;
add.s64 %rd111, %rd109, %rd110;
st.global.f64 [%rd111], %fd19;

BB2_23:
neg.s32 %r11, %r185;
bar.sync 0;
mov.u32 %r182, 0;
setp.ne.s32	%p16, %r3, %r11;
@%p16 bra BB2_25;

membar.gl;
atom.global.add.u32 %r103, [%rd1], 1;
add.s32 %r182, %r103, 1;

BB2_25:
setp.eq.s32	%p17, %r182, %r33;
selp.u32	%r15, 1, 0, %p17;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r15, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r16, 1, 0, %p2; 
}
setp.eq.s32	%p19, %r16, 0;
mov.pred %p39, -1;
@%p19 bra BB2_48;

mov.u32 %r104, 0;
st.global.u32 [%rd1], %r104;
mov.u64 %rd113, 0;
st.local.u64 [%rd68], %rd113;
mad.lo.s32 %r108, %r58, %r185, %r3;
mov.f64 %fd46, 0d0000000000000000;
setp.ge.s32	%p20, %r108, %r33;
@%p20 bra BB2_29;

mov.u32 %r111, %ntid.y;
mul.lo.s32 %r17, %r111, %r58;
cvta.to.global.u64 %rd19, %rd33;
mov.u32 %r183, %r108;

BB2_28:
mov.u32 %r19, %r183;
mul.wide.s32 %rd114, %r19, 8;
add.s64 %rd115, %rd19, %rd114;
ld.local.f64 %fd21, [%rd68];
ld.volatile.global.f64 %fd22, [%rd115];
add.f64 %fd46, %fd22, %fd21;
st.local.f64 [%rd68], %fd46;
add.s32 %r20, %r17, %r19;
setp.lt.s32	%p21, %r20, %r33;
mov.u32 %r183, %r20;
@%p21 bra BB2_28;

BB2_29:
st.shared.f64 [%rd16], %fd46;
and.b32 %r21, %r108, 31;
add.s32 %r118, %r21, 1;
setp.gt.u32	%p22, %r118, 31;
@%p22 bra BB2_31;

ld.volatile.shared.f64 %fd23, [%rd16];
ld.volatile.shared.f64 %fd24, [%rd16+8];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd16], %fd25;

BB2_31:
membar.cta;
add.s32 %r124, %r21, 2;
setp.gt.u32	%p23, %r124, 31;
@%p23 bra BB2_33;

ld.volatile.shared.f64 %fd26, [%rd16];
ld.volatile.shared.f64 %fd27, [%rd16+16];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd16], %fd28;

BB2_33:
membar.cta;
add.s32 %r130, %r21, 4;
setp.gt.u32	%p24, %r130, 31;
@%p24 bra BB2_35;

ld.volatile.shared.f64 %fd29, [%rd16];
ld.volatile.shared.f64 %fd30, [%rd16+32];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd16], %fd31;

BB2_35:
membar.cta;
add.s32 %r136, %r21, 8;
setp.gt.u32	%p25, %r136, 31;
@%p25 bra BB2_37;

ld.volatile.shared.f64 %fd32, [%rd16];
ld.volatile.shared.f64 %fd33, [%rd16+64];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd16], %fd34;

BB2_37:
membar.cta;
add.s32 %r142, %r21, 16;
setp.gt.u32	%p26, %r142, 31;
@%p26 bra BB2_39;

ld.volatile.shared.f64 %fd35, [%rd16];
ld.volatile.shared.f64 %fd36, [%rd16+128];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd16], %fd37;

BB2_39:
setp.lt.u32	%p1, %r59, 32;
membar.cta;
ld.shared.f64 %fd38, [%rd89];
st.shared.f64 [%rd16], %fd38;
bar.sync 0;
mov.pred %p39, 0;
@!%p1 bra BB2_48;
bra.uni BB2_40;

BB2_40:
mov.u32 %r151, %ntid.y;
mul.lo.s32 %r22, %r151, %r58;
shl.b32 %r155, %r108, 5;
setp.ge.u32	%p28, %r155, %r22;
@%p28 bra BB2_42;

mul.wide.u32 %rd124, %r155, 8;
add.s64 %rd126, %rd39, %rd124;
ld.shared.f64 %fd39, [%rd126];
st.shared.f64 [%rd16], %fd39;

BB2_42:
membar.cta;
shr.u32 %r23, %r22, 5;
mov.u32 %r184, 1;
setp.lt.u32	%p29, %r22, 64;
@%p29 bra BB2_46;

BB2_43:
add.s32 %r162, %r184, %r21;
setp.gt.s32	%p30, %r162, 31;
@%p30 bra BB2_45;

cvt.s64.s32	%rd127, %r184;
add.s64 %rd131, %rd127, %rd85;
shl.b64 %rd132, %rd131, 3;
add.s64 %rd134, %rd39, %rd132;
ld.volatile.shared.f64 %fd40, [%rd16];
ld.volatile.shared.f64 %fd41, [%rd134];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd16], %fd42;

BB2_45:
membar.cta;
shl.b32 %r184, %r184, 1;
setp.lt.s32	%p31, %r184, %r23;
@%p31 bra BB2_43;

BB2_46:
ld.shared.f64 %fd43, [%rd89];
st.shared.f64 [%rd16], %fd43;
@%p16 bra BB2_48;

add.s32 %r176, %r151, -1;
mul.wide.u32 %rd143, %r176, 8;
add.s64 %rd145, %rd39, %rd143;
ld.shared.f64 %fd44, [sh];
st.shared.f64 [%rd145], %fd44;

BB2_48:
@%p39 bra BB2_54;

mov.u32 %r26, %ntid.y;
setp.eq.s16	%p35, %rs2, 0;
@%p35 bra BB2_51;

cvta.to.global.u64 %rd158, %rd32;
bra.uni BB2_52;

BB2_51:
setp.eq.s64	%p36, %rd35, 0;
selp.b64	%rd146, %rd33, %rd35, %p36;
cvta.to.global.u64 %rd158, %rd146;

BB2_52:
add.s32 %r177, %r26, 2147483647;
shl.b32 %r178, %r177, 1;
cvt.u64.u32	%rd23, %r178;
setp.gt.u32	%p37, %r185, 1;
@%p37 bra BB2_54;

BB2_53:
cvt.u64.u32	%rd147, %r185;
add.s64 %rd148, %rd147, %rd23;
shl.b64 %rd149, %rd148, 2;
add.s64 %rd151, %rd39, %rd149;
ld.shared.u32 %r179, [%rd151];
mul.wide.u32 %rd152, %r185, 4;
add.s64 %rd153, %rd158, %rd152;
st.global.u32 [%rd153], %r179;
add.s32 %r185, %r185, %r26;
setp.lt.u32	%p38, %r185, 2;
@%p38 bra BB2_53;

BB2_54:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm1_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm1_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT__param_0[144]
)
{
.local .align 1 .b8 __local_depot3[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<5>;
.reg .b32 %r<256>;
.reg .f64 %fd<68>;
.reg .b64 %rd<534>;


mov.u64 %rd533, __local_depot3;
cvta.local.u64 %SP, %rd533;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm1_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT__param_0;
ld.param.u64 %rd218, [%rd1+120];
cvta.to.global.u64 %rd2, %rd218;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd219, %rd3, 536870911;
shl.b64 %rd220, %rd219, 1;
cvt.u32.u64	%r1, %rd220;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB3_3;

mov.u32 %r28, %tid.y;
cvt.u32.u64	%r29, %rd3;
and.b32 %r30, %r29, 536870911;
mul.lo.s32 %r31, %r28, %r30;
shl.b32 %r32, %r31, 1;
mul.wide.u32 %rd222, %r32, 4;
mov.u64 %rd223, sh;
add.s64 %rd456, %rd223, %rd222;
mov.u64 %rd221, 0;
mov.u64 %rd457, %rd221;

BB3_2:
mov.u64 %rd6, %rd457;
st.shared.u64 [%rd456], %rd221;
add.s64 %rd456, %rd456, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd457, %rd8;
@%p3 bra BB3_2;

BB3_3:
mov.u32 %r2, %nctaid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd460, 0;
mov.u64 %rd459, %rd460;
@%p4 bra BB3_8;

ld.param.u64 %rd9, [%rd1+64];
ld.param.u64 %rd10, [%rd1+72];
add.s32 %r33, %r2, -1;
cvt.s64.s32	%rd227, %r33;
sub.s64 %rd228, %rd10, %rd9;
add.s64 %rd11, %rd228, %rd227;
cvt.s64.s32	%rd12, %r2;
or.b64 %rd229, %rd11, %rd12;
and.b64 %rd230, %rd229, -4294967296;
setp.eq.s64	%p5, %rd230, 0;
@%p5 bra BB3_6;

div.s64 %rd458, %rd11, %rd12;
bra.uni BB3_7;

BB3_6:
cvt.u32.u64	%r34, %rd12;
cvt.u32.u64	%r35, %rd11;
div.u32 %r36, %r35, %r34;
cvt.u64.u32	%rd458, %r36;

BB3_7:
ld.param.u64 %rd231, [%rd1+88];
mov.u32 %r37, %ctaid.x;
not.b64 %rd232, %rd231;
add.s64 %rd233, %rd458, %rd231;
and.b64 %rd234, %rd233, %rd232;
cvt.s64.s32	%rd235, %r37;
mul.lo.s64 %rd236, %rd234, %rd235;
add.s64 %rd237, %rd236, %rd9;
add.s64 %rd238, %rd237, %rd234;
min.s64 %rd459, %rd10, %rd237;
min.s64 %rd460, %rd10, %rd238;

BB3_8:
mov.u32 %r251, %tid.y;
cvt.u64.u32	%rd239, %r251;
add.s64 %rd461, %rd459, %rd239;
setp.ge.s64	%p6, %rd461, %rd460;
@%p6 bra BB3_13;

ld.param.u64 %rd241, [%rd1+16];
cvta.to.global.u64 %rd21, %rd241;
ld.param.u64 %rd242, [%rd1+40];
mov.u32 %r39, %ntid.y;
cvt.u64.u32	%rd22, %r39;
cvt.u32.u64	%r40, %rd3;
and.b32 %r41, %r40, 536870911;
mov.u32 %r42, %tid.y;
mul.lo.s32 %r43, %r42, %r41;
shl.b32 %r44, %r43, 1;
mul.wide.u32 %rd243, %r44, 4;
mov.u64 %rd244, sh;
add.s64 %rd23, %rd244, %rd243;
cvt.u64.u32	%rd245, %r42;
add.s64 %rd24, %rd459, %rd245;
shl.b64 %rd25, %rd242, 3;
mov.u64 %rd240, 0;
mov.u64 %rd466, %rd240;

BB3_10:
mov.u64 %rd463, %rd23;
mul.lo.s64 %rd247, %rd22, %rd466;
add.s64 %rd248, %rd24, %rd247;
shl.b64 %rd249, %rd248, 3;
add.s64 %rd462, %rd21, %rd249;
mov.u64 %rd465, %rd240;
@%p2 bra BB3_12;

BB3_11:
mov.u64 %rd32, %rd465;
ld.global.f64 %fd1, [%rd462];
abs.f64 %fd2, %fd1;
ld.shared.f64 %fd3, [%rd463];
add.f64 %fd4, %fd2, %fd3;
st.shared.f64 [%rd463], %fd4;
add.s64 %rd463, %rd463, 8;
add.s64 %rd462, %rd462, %rd25;
add.s64 %rd35, %rd32, 1;
setp.lt.s64	%p8, %rd35, %rd3;
mov.u64 %rd465, %rd35;
@%p8 bra BB3_11;

BB3_12:
add.s64 %rd461, %rd22, %rd461;
setp.lt.s64	%p9, %rd461, %rd460;
add.s64 %rd466, %rd466, 1;
@%p9 bra BB3_10;

BB3_13:
mov.u32 %r45, %ntid.y;
neg.s32 %r46, %r45;
and.b32 %r47, %r45, %r46;
clz.b32 %r3, %r47;
add.s32 %r4, %r45, -1;
and.b32 %r5, %r4, %r45;
setp.eq.s32	%p10, %r5, 0;
@%p10 bra BB3_15;

add.u64 %rd250, %SP, 0;
cvta.to.local.u64 %rd251, %rd250;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd251], %rs1;
mov.u64 %rd252, $str1;
cvta.global.u64 %rd253, %rd252;
mov.u32 %r48, 0;
mov.u64 %rd254, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd253;
.param .b64 param1;
st.param.b64	[param1+0], %rd250;
.param .b32 param2;
st.param.b32	[param2+0], %r48;
.param .b64 param3;
st.param.b64	[param3+0], %rd250;
.param .b64 param4;
st.param.b64	[param4+0], %rd254;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_15:
@%p10 bra BB3_17;

add.u64 %rd255, %SP, 0;
cvta.to.local.u64 %rd256, %rd255;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd256], %rs2;
mov.u64 %rd257, $str2;
cvta.global.u64 %rd258, %rd257;
mov.u32 %r49, 0;
mov.u64 %rd259, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd258;
.param .b64 param1;
st.param.b64	[param1+0], %rd255;
.param .b32 param2;
st.param.b32	[param2+0], %r49;
.param .b64 param3;
st.param.b64	[param3+0], %rd255;
.param .b64 param4;
st.param.b64	[param4+0], %rd259;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_17:
xor.b32 %r6, %r4, %r251;
membar.cta;
and.b32 %r51, %r251, 1;
setp.eq.b32	%p12, %r51, 1;
and.b32 %r52, %r4, 1;
setp.eq.b32	%p13, %r52, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB3_21;

@%p2 bra BB3_21;

cvt.u32.u64	%r53, %rd3;
mov.u32 %r54, %tid.y;
mul.lo.s32 %r55, %r54, %r53;
mul.wide.u32 %rd261, %r55, 2;
and.b64 %rd262, %rd3, 4294967295;
shl.b64 %rd263, %rd262, 1;
sub.s64 %rd264, %rd261, %rd263;
shl.b64 %rd265, %rd264, 2;
mov.u64 %rd266, sh;
add.s64 %rd468, %rd266, %rd265;
mul.wide.u32 %rd267, %r55, 8;
add.s64 %rd467, %rd266, %rd267;
mov.u64 %rd469, 0;

BB3_20:
ld.volatile.shared.f64 %fd5, [%rd467];
ld.volatile.shared.f64 %fd6, [%rd468];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd467], %fd7;
add.s64 %rd468, %rd468, 8;
add.s64 %rd467, %rd467, 8;
add.s64 %rd469, %rd469, 1;
setp.lt.s64	%p16, %rd469, %rd3;
@%p16 bra BB3_20;

BB3_21:
membar.cta;
and.b32 %r56, %r6, 3;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB3_25;

@%p2 bra BB3_25;

cvt.u32.u64	%r57, %rd3;
mov.u32 %r58, %tid.y;
mul.lo.s32 %r59, %r58, %r57;
mul.wide.u32 %rd269, %r59, 2;
shl.b64 %rd270, %rd3, 2;
and.b64 %rd271, %rd270, 8589934588;
sub.s64 %rd272, %rd269, %rd271;
shl.b64 %rd273, %rd272, 2;
mov.u64 %rd274, sh;
add.s64 %rd471, %rd274, %rd273;
mul.wide.u32 %rd275, %r59, 8;
add.s64 %rd470, %rd274, %rd275;
mov.u64 %rd472, 0;

BB3_24:
ld.volatile.shared.f64 %fd8, [%rd470];
ld.volatile.shared.f64 %fd9, [%rd471];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd470], %fd10;
add.s64 %rd471, %rd471, 8;
add.s64 %rd470, %rd470, 8;
add.s64 %rd472, %rd472, 1;
setp.lt.s64	%p19, %rd472, %rd3;
@%p19 bra BB3_24;

BB3_25:
membar.cta;
and.b32 %r60, %r6, 7;
setp.ne.s32	%p20, %r60, 0;
@%p20 bra BB3_29;

@%p2 bra BB3_29;

cvt.u32.u64	%r61, %rd3;
mov.u32 %r62, %tid.y;
mul.lo.s32 %r63, %r62, %r61;
mul.wide.u32 %rd277, %r63, 2;
shl.b64 %rd278, %rd3, 3;
and.b64 %rd279, %rd278, 8589934584;
sub.s64 %rd280, %rd277, %rd279;
shl.b64 %rd281, %rd280, 2;
mov.u64 %rd282, sh;
add.s64 %rd474, %rd282, %rd281;
mul.wide.u32 %rd283, %r63, 8;
add.s64 %rd473, %rd282, %rd283;
mov.u64 %rd475, 0;

BB3_28:
ld.volatile.shared.f64 %fd11, [%rd473];
ld.volatile.shared.f64 %fd12, [%rd474];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd473], %fd13;
add.s64 %rd474, %rd474, 8;
add.s64 %rd473, %rd473, 8;
add.s64 %rd475, %rd475, 1;
setp.lt.s64	%p22, %rd475, %rd3;
@%p22 bra BB3_28;

BB3_29:
membar.cta;
and.b32 %r64, %r6, 15;
setp.ne.s32	%p23, %r64, 0;
@%p23 bra BB3_33;

@%p2 bra BB3_33;

cvt.u32.u64	%r65, %rd3;
mov.u32 %r66, %tid.y;
mul.lo.s32 %r67, %r66, %r65;
mul.wide.u32 %rd285, %r67, 2;
shl.b64 %rd286, %rd3, 4;
and.b64 %rd287, %rd286, 8589934576;
sub.s64 %rd288, %rd285, %rd287;
shl.b64 %rd289, %rd288, 2;
mov.u64 %rd290, sh;
add.s64 %rd477, %rd290, %rd289;
mul.wide.u32 %rd291, %r67, 8;
add.s64 %rd476, %rd290, %rd291;
mov.u64 %rd478, 0;

BB3_32:
ld.volatile.shared.f64 %fd14, [%rd476];
ld.volatile.shared.f64 %fd15, [%rd477];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd476], %fd16;
add.s64 %rd477, %rd477, 8;
add.s64 %rd476, %rd476, 8;
add.s64 %rd478, %rd478, 1;
setp.lt.s64	%p25, %rd478, %rd3;
@%p25 bra BB3_32;

BB3_33:
membar.cta;
and.b32 %r68, %r6, 31;
setp.ne.s32	%p26, %r68, 0;
@%p26 bra BB3_37;

@%p2 bra BB3_37;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd293, %r71, 2;
shl.b64 %rd294, %rd3, 5;
and.b64 %rd295, %rd294, 8589934560;
sub.s64 %rd296, %rd293, %rd295;
shl.b64 %rd297, %rd296, 2;
mov.u64 %rd298, sh;
add.s64 %rd480, %rd298, %rd297;
mul.wide.u32 %rd299, %r71, 8;
add.s64 %rd479, %rd298, %rd299;
mov.u64 %rd481, 0;

BB3_36:
ld.volatile.shared.f64 %fd17, [%rd479];
ld.volatile.shared.f64 %fd18, [%rd480];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd479], %fd19;
add.s64 %rd480, %rd480, 8;
add.s64 %rd479, %rd479, 8;
add.s64 %rd481, %rd481, 1;
setp.lt.s64	%p28, %rd481, %rd3;
@%p28 bra BB3_36;

BB3_37:
membar.cta;
bar.sync 0;
shl.b32 %r7, %r6, 5;
setp.ge.u32	%p29, %r7, %r45;
@%p29 bra BB3_63;

xor.b32 %r8, %r7, %r4;
setp.lt.u32	%p30, %r4, 33;
@%p30 bra BB3_43;

mov.u32 %r77, %tid.y;
membar.cta;
and.b32 %r78, %r77, 1;
setp.eq.b32	%p31, %r78, 1;
setp.eq.b32	%p32, %r52, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB3_43;

@%p2 bra BB3_43;

cvt.u32.u64	%r80, %rd3;
mul.lo.s32 %r81, %r8, %r80;
mul.wide.u32 %rd301, %r81, 2;
shl.b64 %rd302, %rd3, 6;
and.b64 %rd303, %rd302, 8589934528;
sub.s64 %rd304, %rd301, %rd303;
shl.b64 %rd305, %rd304, 2;
mov.u64 %rd306, sh;
add.s64 %rd483, %rd306, %rd305;
mul.wide.u32 %rd307, %r81, 8;
add.s64 %rd482, %rd306, %rd307;
mov.u64 %rd484, 0;

BB3_42:
ld.volatile.shared.f64 %fd20, [%rd482];
ld.volatile.shared.f64 %fd21, [%rd483];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd482], %fd22;
add.s64 %rd483, %rd483, 8;
add.s64 %rd482, %rd482, 8;
add.s64 %rd484, %rd484, 1;
setp.lt.s64	%p35, %rd484, %rd3;
@%p35 bra BB3_42;

BB3_43:
setp.lt.u32	%p36, %r4, 65;
@%p36 bra BB3_48;

mov.u32 %r86, %tid.y;
xor.b32 %r87, %r4, %r86;
and.b32 %r88, %r87, 3;
membar.cta;
setp.ne.s32	%p37, %r88, 0;
@%p37 bra BB3_48;

@%p2 bra BB3_48;

cvt.u32.u64	%r89, %rd3;
mul.lo.s32 %r90, %r8, %r89;
mul.wide.u32 %rd309, %r90, 2;
shl.b64 %rd310, %rd3, 7;
and.b64 %rd311, %rd310, 8589934464;
sub.s64 %rd312, %rd309, %rd311;
shl.b64 %rd313, %rd312, 2;
mov.u64 %rd314, sh;
add.s64 %rd486, %rd314, %rd313;
mul.wide.u32 %rd315, %r90, 8;
add.s64 %rd485, %rd314, %rd315;
mov.u64 %rd487, 0;

BB3_47:
ld.volatile.shared.f64 %fd23, [%rd485];
ld.volatile.shared.f64 %fd24, [%rd486];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd485], %fd25;
add.s64 %rd486, %rd486, 8;
add.s64 %rd485, %rd485, 8;
add.s64 %rd487, %rd487, 1;
setp.lt.s64	%p39, %rd487, %rd3;
@%p39 bra BB3_47;

BB3_48:
setp.lt.u32	%p40, %r4, 129;
@%p40 bra BB3_53;

mov.u32 %r95, %tid.y;
xor.b32 %r96, %r4, %r95;
and.b32 %r97, %r96, 7;
membar.cta;
setp.ne.s32	%p41, %r97, 0;
@%p41 bra BB3_53;

@%p2 bra BB3_53;

cvt.u32.u64	%r98, %rd3;
mul.lo.s32 %r99, %r8, %r98;
mul.wide.u32 %rd317, %r99, 2;
shl.b64 %rd318, %rd3, 8;
and.b64 %rd319, %rd318, 8589934336;
sub.s64 %rd320, %rd317, %rd319;
shl.b64 %rd321, %rd320, 2;
mov.u64 %rd322, sh;
add.s64 %rd489, %rd322, %rd321;
mul.wide.u32 %rd323, %r99, 8;
add.s64 %rd488, %rd322, %rd323;
mov.u64 %rd490, 0;

BB3_52:
ld.volatile.shared.f64 %fd26, [%rd488];
ld.volatile.shared.f64 %fd27, [%rd489];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd488], %fd28;
add.s64 %rd489, %rd489, 8;
add.s64 %rd488, %rd488, 8;
add.s64 %rd490, %rd490, 1;
setp.lt.s64	%p43, %rd490, %rd3;
@%p43 bra BB3_52;

BB3_53:
setp.lt.u32	%p44, %r4, 257;
@%p44 bra BB3_58;

mov.u32 %r104, %tid.y;
xor.b32 %r105, %r4, %r104;
and.b32 %r106, %r105, 15;
membar.cta;
setp.ne.s32	%p45, %r106, 0;
@%p45 bra BB3_58;

@%p2 bra BB3_58;

cvt.u32.u64	%r107, %rd3;
mul.lo.s32 %r108, %r8, %r107;
mul.wide.u32 %rd325, %r108, 2;
shl.b64 %rd326, %rd3, 9;
and.b64 %rd327, %rd326, 8589934080;
sub.s64 %rd328, %rd325, %rd327;
shl.b64 %rd329, %rd328, 2;
mov.u64 %rd330, sh;
add.s64 %rd492, %rd330, %rd329;
mul.wide.u32 %rd331, %r108, 8;
add.s64 %rd491, %rd330, %rd331;
mov.u64 %rd493, 0;

BB3_57:
ld.volatile.shared.f64 %fd29, [%rd491];
ld.volatile.shared.f64 %fd30, [%rd492];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd491], %fd31;
add.s64 %rd492, %rd492, 8;
add.s64 %rd491, %rd491, 8;
add.s64 %rd493, %rd493, 1;
setp.lt.s64	%p47, %rd493, %rd3;
@%p47 bra BB3_57;

BB3_58:
setp.lt.u32	%p48, %r4, 513;
@%p48 bra BB3_63;

mov.u32 %r113, %tid.y;
xor.b32 %r114, %r4, %r113;
and.b32 %r115, %r114, 31;
membar.cta;
setp.ne.s32	%p49, %r115, 0;
@%p49 bra BB3_63;

@%p2 bra BB3_63;

cvt.u32.u64	%r116, %rd3;
mul.lo.s32 %r117, %r8, %r116;
mul.wide.u32 %rd333, %r117, 2;
shl.b64 %rd334, %rd3, 10;
and.b64 %rd335, %rd334, 8589933568;
sub.s64 %rd336, %rd333, %rd335;
shl.b64 %rd337, %rd336, 2;
mov.u64 %rd338, sh;
add.s64 %rd495, %rd338, %rd337;
mul.wide.u32 %rd339, %r117, 8;
add.s64 %rd494, %rd338, %rd339;
mov.u64 %rd496, 0;

BB3_62:
ld.volatile.shared.f64 %fd32, [%rd494];
ld.volatile.shared.f64 %fd33, [%rd495];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd494], %fd34;
add.s64 %rd495, %rd495, 8;
add.s64 %rd494, %rd494, 8;
add.s64 %rd496, %rd496, 1;
setp.lt.s64	%p51, %rd496, %rd3;
@%p51 bra BB3_62;

BB3_63:
bar.sync 0;
mul.lo.s32 %r9, %r4, %r1;
cvt.u64.u32	%rd118, %r9;
mov.u32 %r120, %ctaid.x;
mul.lo.s32 %r121, %r120, %r1;
cvt.u64.u32	%rd119, %r121;
setp.ge.s32	%p52, %r251, %r1;
@%p52 bra BB3_65;

BB3_64:
cvt.s64.s32	%rd340, %r251;
add.s64 %rd341, %rd340, %rd118;
shl.b64 %rd342, %rd341, 2;
mov.u64 %rd343, sh;
add.s64 %rd344, %rd343, %rd342;
ld.shared.u32 %r122, [%rd344];
add.s64 %rd345, %rd340, %rd119;
shl.b64 %rd346, %rd345, 2;
add.s64 %rd347, %rd2, %rd346;
st.global.u32 [%rd347], %r122;
add.s32 %r251, %r251, %r45;
setp.lt.s32	%p53, %r251, %r1;
@%p53 bra BB3_64;

BB3_65:
mov.u32 %r255, %tid.y;
mov.u32 %r252, 0;
setp.ne.s32	%p54, %r255, 0;
@%p54 bra BB3_67;

ld.param.u64 %rd348, [%rd1+128];
cvta.to.global.u64 %rd349, %rd348;
add.s32 %r127, %r2, -1;
atom.global.inc.u32 %r128, [%rd349], %r127;
add.s32 %r129, %r128, 1;
setp.lt.u32	%p55, %r129, %r2;
selp.u32	%r252, 1, 0, %p55;

BB3_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r252, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r15, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r15, 0;
@%p56 bra BB3_125;

mov.u32 %r130, 31;
sub.s32 %r131, %r130, %r3;
mov.u32 %r133, %tid.y;
mul.wide.u32 %rd350, %r2, %r133;
shr.u64 %rd120, %rd350, %r131;
cvt.u32.u64	%r254, %rd120;
add.s32 %r134, %r133, 1;
mul.wide.u32 %rd351, %r2, %r134;
shr.u64 %rd352, %rd351, %r131;
cvt.u32.u64	%r17, %rd352;
@%p2 bra BB3_71;

cvt.u32.u64	%r135, %rd3;
and.b32 %r136, %r135, 536870911;
mul.lo.s32 %r138, %r133, %r136;
shl.b32 %r139, %r138, 1;
mul.wide.u32 %rd354, %r139, 4;
mov.u64 %rd355, sh;
add.s64 %rd497, %rd355, %rd354;
mov.u64 %rd353, 0;
mov.u64 %rd498, %rd353;

BB3_70:
mov.u64 %rd123, %rd498;
st.shared.u64 [%rd497], %rd353;
add.s64 %rd497, %rd497, 8;
add.s64 %rd125, %rd123, 1;
setp.lt.s64	%p58, %rd125, %rd3;
mov.u64 %rd498, %rd125;
@%p58 bra BB3_70;

BB3_71:
setp.ge.u32	%p59, %r254, %r17;
@%p59 bra BB3_76;

cvt.u32.u64	%r141, %rd3;
and.b32 %r142, %r141, 536870911;
cvt.u32.u64	%r143, %rd120;
mul.lo.s32 %r144, %r142, %r143;
shl.b32 %r18, %r144, 1;
mov.u32 %r253, 0;

BB3_73:
mul.lo.s32 %r148, %r133, %r142;
shl.b32 %r149, %r148, 1;
mul.wide.u32 %rd358, %r149, 4;
mov.u64 %rd359, sh;
add.s64 %rd499, %rd359, %rd358;
shl.b32 %r150, %r141, 1;
and.b32 %r151, %r150, 1073741822;
mad.lo.s32 %r152, %r151, %r253, %r18;
mul.wide.u32 %rd360, %r152, 4;
add.s64 %rd500, %rd2, %rd360;
mov.u64 %rd501, 0;
@%p2 bra BB3_75;

BB3_74:
ld.volatile.shared.f64 %fd35, [%rd499];
ld.volatile.global.f64 %fd36, [%rd500];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd499], %fd37;
add.s64 %rd500, %rd500, 8;
add.s64 %rd499, %rd499, 8;
add.s64 %rd501, %rd501, 1;
setp.lt.s64	%p61, %rd501, %rd3;
@%p61 bra BB3_74;

BB3_75:
add.s32 %r254, %r254, 1;
setp.lt.u32	%p62, %r254, %r17;
add.s32 %r253, %r253, 1;
@%p62 bra BB3_73;

BB3_76:
@%p10 bra BB3_78;

add.u64 %rd361, %SP, 0;
cvta.to.local.u64 %rd362, %rd361;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd362], %rs3;
mov.u64 %rd363, $str2;
cvta.global.u64 %rd364, %rd363;
mov.u32 %r156, 0;
mov.u64 %rd365, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd364;
.param .b64 param1;
st.param.b64	[param1+0], %rd361;
.param .b32 param2;
st.param.b32	[param2+0], %r156;
.param .b64 param3;
st.param.b64	[param3+0], %rd361;
.param .b64 param4;
st.param.b64	[param4+0], %rd365;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_78:
membar.cta;
and.b32 %r160, %r133, 1;
setp.eq.b32	%p64, %r160, 1;
setp.eq.b32	%p65, %r52, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB3_82;

@%p2 bra BB3_82;

cvt.u32.u64	%r162, %rd3;
mul.lo.s32 %r164, %r133, %r162;
mul.wide.u32 %rd367, %r164, 2;
and.b64 %rd368, %rd3, 4294967295;
shl.b64 %rd369, %rd368, 1;
sub.s64 %rd370, %rd367, %rd369;
shl.b64 %rd371, %rd370, 2;
mov.u64 %rd372, sh;
add.s64 %rd503, %rd372, %rd371;
mul.wide.u32 %rd373, %r164, 8;
add.s64 %rd502, %rd372, %rd373;
mov.u64 %rd504, 0;

BB3_81:
ld.volatile.shared.f64 %fd38, [%rd502];
ld.volatile.shared.f64 %fd39, [%rd503];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd502], %fd40;
add.s64 %rd503, %rd503, 8;
add.s64 %rd502, %rd502, 8;
add.s64 %rd504, %rd504, 1;
setp.lt.s64	%p68, %rd504, %rd3;
@%p68 bra BB3_81;

BB3_82:
xor.b32 %r168, %r4, %r133;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p69, %r169, 0;
@%p69 bra BB3_86;

@%p2 bra BB3_86;

cvt.u32.u64	%r170, %rd3;
mul.lo.s32 %r172, %r133, %r170;
mul.wide.u32 %rd375, %r172, 2;
shl.b64 %rd376, %rd3, 2;
and.b64 %rd377, %rd376, 8589934588;
sub.s64 %rd378, %rd375, %rd377;
shl.b64 %rd379, %rd378, 2;
mov.u64 %rd380, sh;
add.s64 %rd506, %rd380, %rd379;
mul.wide.u32 %rd381, %r172, 8;
add.s64 %rd505, %rd380, %rd381;
mov.u64 %rd507, 0;

BB3_85:
ld.volatile.shared.f64 %fd41, [%rd505];
ld.volatile.shared.f64 %fd42, [%rd506];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd505], %fd43;
add.s64 %rd506, %rd506, 8;
add.s64 %rd505, %rd505, 8;
add.s64 %rd507, %rd507, 1;
setp.lt.s64	%p71, %rd507, %rd3;
@%p71 bra BB3_85;

BB3_86:
and.b32 %r177, %r168, 7;
membar.cta;
setp.ne.s32	%p72, %r177, 0;
@%p72 bra BB3_90;

@%p2 bra BB3_90;

cvt.u32.u64	%r178, %rd3;
mul.lo.s32 %r180, %r133, %r178;
mul.wide.u32 %rd383, %r180, 2;
shl.b64 %rd384, %rd3, 3;
and.b64 %rd385, %rd384, 8589934584;
sub.s64 %rd386, %rd383, %rd385;
shl.b64 %rd387, %rd386, 2;
mov.u64 %rd388, sh;
add.s64 %rd509, %rd388, %rd387;
mul.wide.u32 %rd389, %r180, 8;
add.s64 %rd508, %rd388, %rd389;
mov.u64 %rd510, 0;

BB3_89:
ld.volatile.shared.f64 %fd44, [%rd508];
ld.volatile.shared.f64 %fd45, [%rd509];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd508], %fd46;
add.s64 %rd509, %rd509, 8;
add.s64 %rd508, %rd508, 8;
add.s64 %rd510, %rd510, 1;
setp.lt.s64	%p74, %rd510, %rd3;
@%p74 bra BB3_89;

BB3_90:
and.b32 %r185, %r168, 15;
membar.cta;
setp.ne.s32	%p75, %r185, 0;
@%p75 bra BB3_94;

@%p2 bra BB3_94;

cvt.u32.u64	%r186, %rd3;
mul.lo.s32 %r188, %r133, %r186;
mul.wide.u32 %rd391, %r188, 2;
shl.b64 %rd392, %rd3, 4;
and.b64 %rd393, %rd392, 8589934576;
sub.s64 %rd394, %rd391, %rd393;
shl.b64 %rd395, %rd394, 2;
mov.u64 %rd396, sh;
add.s64 %rd512, %rd396, %rd395;
mul.wide.u32 %rd397, %r188, 8;
add.s64 %rd511, %rd396, %rd397;
mov.u64 %rd513, 0;

BB3_93:
ld.volatile.shared.f64 %fd47, [%rd511];
ld.volatile.shared.f64 %fd48, [%rd512];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd511], %fd49;
add.s64 %rd512, %rd512, 8;
add.s64 %rd511, %rd511, 8;
add.s64 %rd513, %rd513, 1;
setp.lt.s64	%p77, %rd513, %rd3;
@%p77 bra BB3_93;

BB3_94:
and.b32 %r193, %r168, 31;
membar.cta;
setp.ne.s32	%p78, %r193, 0;
@%p78 bra BB3_98;

@%p2 bra BB3_98;

cvt.u32.u64	%r194, %rd3;
mul.lo.s32 %r196, %r133, %r194;
mul.wide.u32 %rd399, %r196, 2;
shl.b64 %rd400, %rd3, 5;
and.b64 %rd401, %rd400, 8589934560;
sub.s64 %rd402, %rd399, %rd401;
shl.b64 %rd403, %rd402, 2;
mov.u64 %rd404, sh;
add.s64 %rd515, %rd404, %rd403;
mul.wide.u32 %rd405, %r196, 8;
add.s64 %rd514, %rd404, %rd405;
mov.u64 %rd516, 0;

BB3_97:
ld.volatile.shared.f64 %fd50, [%rd514];
ld.volatile.shared.f64 %fd51, [%rd515];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd514], %fd52;
add.s64 %rd515, %rd515, 8;
add.s64 %rd514, %rd514, 8;
add.s64 %rd516, %rd516, 1;
setp.lt.s64	%p80, %rd516, %rd3;
@%p80 bra BB3_97;

BB3_98:
shl.b32 %r201, %r168, 5;
setp.lt.u32	%p1, %r201, %r45;
membar.cta;
bar.sync 0;
@!%p1 bra BB3_124;
bra.uni BB3_99;

BB3_99:
xor.b32 %r23, %r201, %r4;
setp.lt.u32	%p81, %r4, 33;
@%p81 bra BB3_104;

membar.cta;
setp.eq.b32	%p82, %r160, 1;
setp.eq.b32	%p83, %r52, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB3_104;

@%p2 bra BB3_104;

cvt.u32.u64	%r212, %rd3;
mul.lo.s32 %r213, %r23, %r212;
mul.wide.u32 %rd407, %r213, 2;
shl.b64 %rd408, %rd3, 6;
and.b64 %rd409, %rd408, 8589934528;
sub.s64 %rd410, %rd407, %rd409;
shl.b64 %rd411, %rd410, 2;
mov.u64 %rd412, sh;
add.s64 %rd518, %rd412, %rd411;
mul.wide.u32 %rd413, %r213, 8;
add.s64 %rd517, %rd412, %rd413;
mov.u64 %rd519, 0;

BB3_103:
ld.volatile.shared.f64 %fd53, [%rd517];
ld.volatile.shared.f64 %fd54, [%rd518];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd517], %fd55;
add.s64 %rd518, %rd518, 8;
add.s64 %rd517, %rd517, 8;
add.s64 %rd519, %rd519, 1;
setp.lt.s64	%p86, %rd519, %rd3;
@%p86 bra BB3_103;

BB3_104:
setp.lt.u32	%p87, %r4, 65;
@%p87 bra BB3_109;

membar.cta;
@%p69 bra BB3_109;

@%p2 bra BB3_109;

cvt.u32.u64	%r221, %rd3;
mul.lo.s32 %r222, %r23, %r221;
mul.wide.u32 %rd415, %r222, 2;
shl.b64 %rd416, %rd3, 7;
and.b64 %rd417, %rd416, 8589934464;
sub.s64 %rd418, %rd415, %rd417;
shl.b64 %rd419, %rd418, 2;
mov.u64 %rd420, sh;
add.s64 %rd521, %rd420, %rd419;
mul.wide.u32 %rd421, %r222, 8;
add.s64 %rd520, %rd420, %rd421;
mov.u64 %rd522, 0;

BB3_108:
ld.volatile.shared.f64 %fd56, [%rd520];
ld.volatile.shared.f64 %fd57, [%rd521];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd520], %fd58;
add.s64 %rd521, %rd521, 8;
add.s64 %rd520, %rd520, 8;
add.s64 %rd522, %rd522, 1;
setp.lt.s64	%p90, %rd522, %rd3;
@%p90 bra BB3_108;

BB3_109:
setp.lt.u32	%p91, %r4, 129;
@%p91 bra BB3_114;

membar.cta;
@%p72 bra BB3_114;

@%p2 bra BB3_114;

cvt.u32.u64	%r230, %rd3;
mul.lo.s32 %r231, %r23, %r230;
mul.wide.u32 %rd423, %r231, 2;
shl.b64 %rd424, %rd3, 8;
and.b64 %rd425, %rd424, 8589934336;
sub.s64 %rd426, %rd423, %rd425;
shl.b64 %rd427, %rd426, 2;
mov.u64 %rd428, sh;
add.s64 %rd524, %rd428, %rd427;
mul.wide.u32 %rd429, %r231, 8;
add.s64 %rd523, %rd428, %rd429;
mov.u64 %rd525, 0;

BB3_113:
ld.volatile.shared.f64 %fd59, [%rd523];
ld.volatile.shared.f64 %fd60, [%rd524];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd523], %fd61;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p94, %rd525, %rd3;
@%p94 bra BB3_113;

BB3_114:
setp.lt.u32	%p95, %r4, 257;
@%p95 bra BB3_119;

membar.cta;
@%p75 bra BB3_119;

@%p2 bra BB3_119;

cvt.u32.u64	%r239, %rd3;
mul.lo.s32 %r240, %r23, %r239;
mul.wide.u32 %rd431, %r240, 2;
shl.b64 %rd432, %rd3, 9;
and.b64 %rd433, %rd432, 8589934080;
sub.s64 %rd434, %rd431, %rd433;
shl.b64 %rd435, %rd434, 2;
mov.u64 %rd436, sh;
add.s64 %rd527, %rd436, %rd435;
mul.wide.u32 %rd437, %r240, 8;
add.s64 %rd526, %rd436, %rd437;
mov.u64 %rd528, 0;

BB3_118:
ld.volatile.shared.f64 %fd62, [%rd526];
ld.volatile.shared.f64 %fd63, [%rd527];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd526], %fd64;
add.s64 %rd527, %rd527, 8;
add.s64 %rd526, %rd526, 8;
add.s64 %rd528, %rd528, 1;
setp.lt.s64	%p98, %rd528, %rd3;
@%p98 bra BB3_118;

BB3_119:
setp.lt.u32	%p99, %r4, 513;
@%p99 bra BB3_124;

membar.cta;
@%p78 bra BB3_124;

@%p2 bra BB3_124;

cvt.u32.u64	%r248, %rd3;
mul.lo.s32 %r249, %r23, %r248;
mul.wide.u32 %rd439, %r249, 2;
shl.b64 %rd440, %rd3, 10;
and.b64 %rd441, %rd440, 8589933568;
sub.s64 %rd442, %rd439, %rd441;
shl.b64 %rd443, %rd442, 2;
mov.u64 %rd444, sh;
add.s64 %rd530, %rd444, %rd443;
mul.wide.u32 %rd445, %r249, 8;
add.s64 %rd529, %rd444, %rd445;
mov.u64 %rd531, 0;

BB3_123:
ld.volatile.shared.f64 %fd65, [%rd529];
ld.volatile.shared.f64 %fd66, [%rd530];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd529], %fd67;
add.s64 %rd530, %rd530, 8;
add.s64 %rd529, %rd529, 8;
add.s64 %rd531, %rd531, 1;
setp.lt.s64	%p102, %rd531, %rd3;
@%p102 bra BB3_123;

BB3_124:
bar.sync 0;

BB3_125:
@%p56 bra BB3_133;

ld.param.u8 %rs4, [%rd1+112];
setp.eq.s16	%p104, %rs4, 0;
@%p104 bra BB3_128;

ld.param.u64 %rd446, [%rd1+104];
cvta.to.global.u64 %rd532, %rd446;
bra.uni BB3_129;

BB3_128:
ld.param.u64 %rd447, [%rd1+136];
setp.eq.s64	%p105, %rd447, 0;
cvta.to.global.u64 %rd448, %rd447;
selp.b64	%rd532, %rd2, %rd448, %p105;

BB3_129:
setp.lt.u32	%p106, %r1, 33;
@%p106 bra BB3_131;

bar.sync 0;

BB3_131:
setp.ge.u32	%p107, %r255, %r1;
@%p107 bra BB3_133;

BB3_132:
cvt.u64.u32	%rd449, %r255;
add.s64 %rd450, %rd449, %rd118;
shl.b64 %rd451, %rd450, 2;
mov.u64 %rd452, sh;
add.s64 %rd453, %rd452, %rd451;
ld.shared.u32 %r250, [%rd453];
mul.wide.u32 %rd454, %r255, 4;
add.s64 %rd455, %rd532, %rd454;
st.global.u32 [%rd455], %r250;
add.s32 %r255, %r255, %r45;
setp.lt.u32	%p108, %r255, %r1;
@%p108 bra BB3_132;

BB3_133:
ret;
}


