git clone --depth 1 --no-tags https://github.com/LBL-BIDS/peripheral-drivers.git f:/verilog_sva_gh_scraper/data/full_repos/154774354
git clone --depth 1 --no-tags https://github.com/LBL-BIDS/fpga-family.git f:/verilog_sva_gh_scraper/data/full_repos/154774540
git clone --depth 1 --no-tags https://github.com/pkashyap95/SHA256.git f:/verilog_sva_gh_scraper/data/full_repos/154448000
git clone --depth 1 --no-tags https://github.com/dadecker/Computer_Systems_Design.git f:/verilog_sva_gh_scraper/data/full_repos/154415381
git clone --depth 1 --no-tags https://github.com/manchii/Proyecto_VF.git f:/verilog_sva_gh_scraper/data/full_repos/153385718
git clone --depth 1 --no-tags https://github.com/deekshithkrishnegowda/EE271--Implementation-and-Analyzing-64-bit-Conditional-Sum-and-Carry-Select-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/152834869
git clone --depth 1 --no-tags https://github.com/MuradAkh/fpga-lightbike.git f:/verilog_sva_gh_scraper/data/full_repos/155631141
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tpf-team-6.git f:/verilog_sva_gh_scraper/data/full_repos/155922787
git clone --depth 1 --no-tags https://github.com/FrancoisRem/SpaceInvadersElec.git f:/verilog_sva_gh_scraper/data/full_repos/154456056
git clone --depth 1 --no-tags https://github.com/alirahman17/VNES.git f:/verilog_sva_gh_scraper/data/full_repos/157269747
git clone --depth 1 --no-tags https://github.com/MNourbakhsh75/cad_ca1.git f:/verilog_sva_gh_scraper/data/full_repos/155234938
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/UART.git f:/verilog_sva_gh_scraper/data/full_repos/155035214
git clone --depth 1 --no-tags https://github.com/anontruck/TheVendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/157015531
git clone --depth 1 --no-tags https://github.com/akhileshsreedharan/5-stage-piplined-RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/156494765
git clone --depth 1 --no-tags https://github.com/ExperimentalPhysics/FpgaCourse.git f:/verilog_sva_gh_scraper/data/full_repos/157587577
git clone --depth 1 --no-tags https://github.com/SWUSTlzp/FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/152932821
git clone --depth 1 --no-tags https://github.com/ericwu13/chisel_project.git f:/verilog_sva_gh_scraper/data/full_repos/154152970
git clone --depth 1 --no-tags https://github.com/roo16kie/Dividor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/154160608
git clone --depth 1 --no-tags https://github.com/ZhipengLi-98/Simple-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/153073138
git clone --depth 1 --no-tags https://github.com/cwchenwang/THCOMIPS32e.git f:/verilog_sva_gh_scraper/data/full_repos/153609498
git clone --depth 1 --no-tags https://github.com/fenrir300/Intel-Cyclone-10GX-helloworld.git f:/verilog_sva_gh_scraper/data/full_repos/155186414
git clone --depth 1 --no-tags https://github.com/succulentxb/decoder_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/155406237
git clone --depth 1 --no-tags https://github.com/Billijk/THCO-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/156129873
git clone --depth 1 --no-tags https://github.com/PaulKMandal/PingPong.git f:/verilog_sva_gh_scraper/data/full_repos/154253601
git clone --depth 1 --no-tags https://github.com/sff1019/verilog-kenpuro.git f:/verilog_sva_gh_scraper/data/full_repos/155820905
git clone --depth 1 --no-tags https://github.com/QCheng5453/Ring_NoC.git f:/verilog_sva_gh_scraper/data/full_repos/154769004
git clone --depth 1 --no-tags https://github.com/eanchlia/carry_sum_adder.git f:/verilog_sva_gh_scraper/data/full_repos/155631219
git clone --depth 1 --no-tags https://github.com/alivanz/verilog-vlsi-ann.git f:/verilog_sva_gh_scraper/data/full_repos/156744876
git clone --depth 1 --no-tags https://github.com/Arthuresm/mesi-cache-coherence.git f:/verilog_sva_gh_scraper/data/full_repos/157358253
git clone --depth 1 --no-tags https://github.com/nirosed/Serial-port-data-transmit.git f:/verilog_sva_gh_scraper/data/full_repos/154804262
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-S7-25-Pmod-I2S2.git f:/verilog_sva_gh_scraper/data/full_repos/154738735
git clone --depth 1 --no-tags https://github.com/AliAbyaneh/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/156671869
git clone --depth 1 --no-tags https://github.com/Jesusiteso/Anguiano_Valadez_Practica_2.git f:/verilog_sva_gh_scraper/data/full_repos/153812445
git clone --depth 1 --no-tags https://github.com/nqHITSZ/Graduation.git f:/verilog_sva_gh_scraper/data/full_repos/153754913
git clone --depth 1 --no-tags https://github.com/COMEXP2018/COMEXP.git f:/verilog_sva_gh_scraper/data/full_repos/153468805
git clone --depth 1 --no-tags https://github.com/anontruck/TheTrafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/157013298
git clone --depth 1 --no-tags https://github.com/PengShanshan99/ALU16bitFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/155432401
git clone --depth 1 --no-tags https://github.com/harshalmittal4/24-bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/153027238
git clone --depth 1 --no-tags https://github.com/Martinhinnerson/TSEA44.git f:/verilog_sva_gh_scraper/data/full_repos/156601434
git clone --depth 1 --no-tags https://github.com/tba109/verilib.git f:/verilog_sva_gh_scraper/data/full_repos/157454982
git clone --depth 1 --no-tags https://github.com/shetritr/Digital-Logic-Design-and-Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/157247567
git clone --depth 1 --no-tags https://github.com/cpu2018-1/core.git f:/verilog_sva_gh_scraper/data/full_repos/154008303
git clone --depth 1 --no-tags https://github.com/Yidien/aes128-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/154449543
git clone --depth 1 --no-tags https://github.com/ynskog/bv5k_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/152956667
git clone --depth 1 --no-tags https://github.com/nqHITSZ/Graduation_Rectify.git f:/verilog_sva_gh_scraper/data/full_repos/156375886
git clone --depth 1 --no-tags https://github.com/totonunez/FPGAVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/157031902
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/156635401
git clone --depth 1 --no-tags https://github.com/BA3CE/OAI_All_In_One_for_BA3CE.git f:/verilog_sva_gh_scraper/data/full_repos/156326964
git clone --depth 1 --no-tags https://github.com/Fysek/Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/156400580
git clone --depth 1 --no-tags https://github.com/nlpark/simon.git f:/verilog_sva_gh_scraper/data/full_repos/157277485
git clone --depth 1 --no-tags https://github.com/tba109/de0_pulse_gen.git f:/verilog_sva_gh_scraper/data/full_repos/157400636
git clone --depth 1 --no-tags https://github.com/tai/fpga2i-max-chargen-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/155033238
git clone --depth 1 --no-tags https://github.com/michoemad/Digital-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/154221288
git clone --depth 1 --no-tags https://github.com/profchi/RAM-BIST.git f:/verilog_sva_gh_scraper/data/full_repos/152919393
git clone --depth 1 --no-tags https://github.com/grahamsider/photonic-harp.git f:/verilog_sva_gh_scraper/data/full_repos/157253481
git clone --depth 1 --no-tags https://github.com/gsoosk/DecompressorCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/155664310
git clone --depth 1 --no-tags https://github.com/hiyouga/digiC-experiment.git f:/verilog_sva_gh_scraper/data/full_repos/157436936
git clone --depth 1 --no-tags https://github.com/shinyblink/ledstream.git f:/verilog_sva_gh_scraper/data/full_repos/157588658
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/P2_MRC.git f:/verilog_sva_gh_scraper/data/full_repos/153378251
git clone --depth 1 --no-tags https://github.com/riusupov/rebecca.git f:/verilog_sva_gh_scraper/data/full_repos/153146093
git clone --depth 1 --no-tags https://github.com/AbdulRahmanAlHamali/vnlp.git f:/verilog_sva_gh_scraper/data/full_repos/154553572
git clone --depth 1 --no-tags https://github.com/S3rg7o/dma_controller.git f:/verilog_sva_gh_scraper/data/full_repos/153147290
git clone --depth 1 --no-tags https://github.com/lincw6666/Introduction_to_HW-SW_Codesign.git f:/verilog_sva_gh_scraper/data/full_repos/152938078
git clone --depth 1 --no-tags https://github.com/DefUs3r/GCD-in-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/155604622
git clone --depth 1 --no-tags https://github.com/DefUs3r/Adder-in-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/155604266
git clone --depth 1 --no-tags https://github.com/funannoka/256-POINT-FFT-DIT-SoC-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/156461502
git clone --depth 1 --no-tags https://github.com/erdemuysalx/fpga_applications.git f:/verilog_sva_gh_scraper/data/full_repos/156415315
git clone --depth 1 --no-tags https://github.com/CathyLuo/vlsi-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/157608247
git clone --depth 1 --no-tags https://github.com/hmmo-O/simulation-of-radix-2-fast-fourier-transform-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/155308229
git clone --depth 1 --no-tags https://github.com/roo16kie/FPGA_RGB_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/153806190
git clone --depth 1 --no-tags https://github.com/BaoAdrian/32bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/155001754
git clone --depth 1 --no-tags https://github.com/wd5gnr/bootcamp6-uartrx.git f:/verilog_sva_gh_scraper/data/full_repos/155115723
git clone --depth 1 --no-tags https://github.com/LBL-BIDS/common-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/154774100
git clone --depth 1 --no-tags https://github.com/Digilent/Nexys-A7-50T-Keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/155786428
git clone --depth 1 --no-tags https://github.com/VivadoProjectLab/thinpad_project_2.git f:/verilog_sva_gh_scraper/data/full_repos/153289695
git clone --depth 1 --no-tags https://github.com/Brook1711/VerilogHDL_demos.git f:/verilog_sva_gh_scraper/data/full_repos/156704621
git clone --depth 1 --no-tags https://github.com/BelleL/6.111.git f:/verilog_sva_gh_scraper/data/full_repos/152806104
git clone --depth 1 --no-tags https://github.com/aragorn2101/Digilent_Arty_A7-35_LiteX.git f:/verilog_sva_gh_scraper/data/full_repos/152734320
git clone --depth 1 --no-tags https://github.com/Rajath-S/registers_simulation_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/153340708
git clone --depth 1 --no-tags https://github.com/LCTY/CVSD.git f:/verilog_sva_gh_scraper/data/full_repos/153571042
git clone --depth 1 --no-tags https://github.com/Hashah1/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/153204671
git clone --depth 1 --no-tags https://github.com/interoberlin/sentient-light-fpga-firmware-led-actor.git f:/verilog_sva_gh_scraper/data/full_repos/155085421
git clone --depth 1 --no-tags https://github.com/mushrifshahreyar/LD_new.git f:/verilog_sva_gh_scraper/data/full_repos/155063955
git clone --depth 1 --no-tags https://github.com/vivienyuwenchen/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/156302684
git clone --depth 1 --no-tags https://github.com/TheozZeng/241finalProject.git f:/verilog_sva_gh_scraper/data/full_repos/156242218
git clone --depth 1 --no-tags https://github.com/Louis-He/241finalProject.git f:/verilog_sva_gh_scraper/data/full_repos/156241705
git clone --depth 1 --no-tags https://github.com/vaioboy/simple_image_process.git f:/verilog_sva_gh_scraper/data/full_repos/155832138
git clone --depth 1 --no-tags https://github.com/kamaboko123/fpga-test.git f:/verilog_sva_gh_scraper/data/full_repos/155397509
git clone --depth 1 --no-tags https://github.com/Hrfisher-97/CSE-EE-371.git f:/verilog_sva_gh_scraper/data/full_repos/155484578
git clone --depth 1 --no-tags https://github.com/yasser26/Proyecto2_IE0523_II-2018.git f:/verilog_sva_gh_scraper/data/full_repos/156609923
git clone --depth 1 --no-tags https://github.com/LJungHyun/Digital-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/154021807
git clone --depth 1 --no-tags https://github.com/magicwyzh/MoPU_Power_Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/155338185
git clone --depth 1 --no-tags https://github.com/Nick-Chapman/mojo-bf.git f:/verilog_sva_gh_scraper/data/full_repos/154968509
git clone --depth 1 --no-tags https://github.com/apducimo/EC700K02018_Project.git f:/verilog_sva_gh_scraper/data/full_repos/155649793
git clone --depth 1 --no-tags https://github.com/wnstner92/PNULOGICDESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/154664848
git clone --depth 1 --no-tags https://github.com/tristanseifert/lichtenstein_spi_mux.git f:/verilog_sva_gh_scraper/data/full_repos/154913782
git clone --depth 1 --no-tags https://github.com/Digilent/Cmod-S7-25-Pmod-I2S2.git f:/verilog_sva_gh_scraper/data/full_repos/154738743
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-07S-Pmod-I2S2.git f:/verilog_sva_gh_scraper/data/full_repos/154738746
git clone --depth 1 --no-tags https://github.com/pikamonvvs/ManycoreFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/156561495
git clone --depth 1 --no-tags https://github.com/Crazy-wishes/FPGA-sram.git f:/verilog_sva_gh_scraper/data/full_repos/156709261
