// generated by newgenasym  Fri Jun 28 12:37:59 2013


module adt1_1wt (pri, pri_dot, sec, sec_ct, sec_dot);
    inout pri;
    inout pri_dot;
    inout sec;
    inout sec_ct;
    inout sec_dot;


    initial
        begin
        end

endmodule
