ARM GAS  /tmp/ccmpGAeh.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_ll_utils.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_RCC_HSE_EnableBypass,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	LL_RCC_HSE_EnableBypass:
  24              	.LFB66:
  25              		.file 1 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h"
   1:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @file    stm32f1xx_ll_rcc.h
   4:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
   9:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
  12:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  13:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * the root directory of this software component.
  14:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   ******************************************************************************
  16:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  17:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  18:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  19:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #ifndef __STM32F1xx_LL_RCC_H
  20:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __STM32F1xx_LL_RCC_H
  21:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  22:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #ifdef __cplusplus
  23:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** extern "C" {
  24:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif
  25:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  26:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  27:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #include "stm32f1xx.h"
  28:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  29:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @addtogroup STM32F1xx_LL_Driver
  30:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  31:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  32:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  33:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC)
ARM GAS  /tmp/ccmpGAeh.s 			page 2


  34:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  35:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  36:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  37:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  38:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  39:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  40:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  41:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  42:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  43:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  44:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  45:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  46:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  47:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
  48:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
  49:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  50:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  51:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  52:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  54:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  55:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  56:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  57:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  58:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  59:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  60:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  61:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
  62:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  63:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  64:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** typedef struct
  65:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
  66:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  67:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  68:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  69:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  70:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  71:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  72:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
  73:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
  74:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  75:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  76:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
  77:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
  78:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  79:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  80:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  81:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  82:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  83:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  84:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  85:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  86:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
  87:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
  88:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
  89:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *           HW set-up.
  90:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccmpGAeh.s 			page 3


  91:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  92:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
  93:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define HSE_VALUE    8000000U  /*!< Value of the HSE oscillator in Hz */
  94:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* HSE_VALUE */
  95:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  96:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
  97:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define HSI_VALUE    8000000U  /*!< Value of the HSI oscillator in Hz */
  98:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* HSI_VALUE */
  99:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LSE_VALUE    32768U    /*!< Value of the LSE oscillator in Hz */
 102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* LSE_VALUE */
 103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LSI_VALUE    40000U    /*!< Value of the LSI oscillator in Hz */
 106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* LSI_VALUE */
 107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL3RDYC               RCC_CIR_PLL3RDYC    /*!< PLL3(PLLI2S) Ready Interrupt Cle
 121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL2RDYC               RCC_CIR_PLL2RDYC    /*!< PLL2 Ready Interrupt Clear */
 122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL3RDYF               RCC_CIR_PLL3RDYF    /*!< PLL3(PLLI2S) Ready Interrupt fla
 137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL2RDYF               RCC_CIR_PLL2RDYF    /*!< PLL2 Ready Interrupt flag */
 138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        /*!< Clock Security System Interrupt 
 139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF     /*!< PIN reset flag */
 140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF     /*!< POR/PDR reset flag */
 141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF     /*!< Software Reset flag */
 142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF    /*!< Independent Watchdog reset flag 
 143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF    /*!< Window watchdog reset flag */
 144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF    /*!< Low-Power reset flag */
 145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccmpGAeh.s 			page 4


 148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL3RDYIE              RCC_CIR_PLL3RDYIE     /*!< PLL3(PLLI2S) Ready Interrupt E
 159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL2RDYIE              RCC_CIR_PLL2RDYIE     /*!< PLL2 Ready Interrupt Enable */
 160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV2)
 165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_PREDIV2_DIV HSE PREDIV2 Division factor
 166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_1           RCC_CFGR2_PREDIV2_DIV1   /*!< PREDIV2 input clock not di
 169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_2           RCC_CFGR2_PREDIV2_DIV2   /*!< PREDIV2 input clock divide
 170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_3           RCC_CFGR2_PREDIV2_DIV3   /*!< PREDIV2 input clock divide
 171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_4           RCC_CFGR2_PREDIV2_DIV4   /*!< PREDIV2 input clock divide
 172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_5           RCC_CFGR2_PREDIV2_DIV5   /*!< PREDIV2 input clock divide
 173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_6           RCC_CFGR2_PREDIV2_DIV6   /*!< PREDIV2 input clock divide
 174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_7           RCC_CFGR2_PREDIV2_DIV7   /*!< PREDIV2 input clock divide
 175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_8           RCC_CFGR2_PREDIV2_DIV8   /*!< PREDIV2 input clock divide
 176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_9           RCC_CFGR2_PREDIV2_DIV9   /*!< PREDIV2 input clock divide
 177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_10          RCC_CFGR2_PREDIV2_DIV10  /*!< PREDIV2 input clock divide
 178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_11          RCC_CFGR2_PREDIV2_DIV11  /*!< PREDIV2 input clock divide
 179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_12          RCC_CFGR2_PREDIV2_DIV12  /*!< PREDIV2 input clock divide
 180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_13          RCC_CFGR2_PREDIV2_DIV13  /*!< PREDIV2 input clock divide
 181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_14          RCC_CFGR2_PREDIV2_DIV14  /*!< PREDIV2 input clock divide
 182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_15          RCC_CFGR2_PREDIV2_DIV15  /*!< PREDIV2 input clock divide
 183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_16          RCC_CFGR2_PREDIV2_DIV16  /*!< PREDIV2 input clock divide
 184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_PREDIV2 */
 189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
ARM GAS  /tmp/ccmpGAeh.s 			page 5


 205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 226:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 227:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 228:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 229:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 230:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 231:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 232:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 233:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 234:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 235:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 236:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 237:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 238:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 239:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 240:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 241:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 242:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 243:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 244:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 245:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 246:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 247:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 248:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 249:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 250:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 251:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 252:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 253:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCO_NOCLOCK      /*!< MCO output disabled, no c
 254:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCO_SYSCLK       /*!< SYSCLK selection as MCO s
 255:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCO_HSI          /*!< HSI selection as MCO sour
 256:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCO_HSE          /*!< HSE selection as MCO sour
 257:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCO_PLLCLK_DIV2  /*!< PLL clock divided by 2*/
 258:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO_PLL2CLK)
 259:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLL2CLK          RCC_CFGR_MCO_PLL2CLK      /*!< PLL2 clock selected as MC
 260:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO_PLL2CLK */
 261:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO_PLL3CLK_DIV2)
ARM GAS  /tmp/ccmpGAeh.s 			page 6


 262:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLI2SCLK_DIV2   RCC_CFGR_MCO_PLL3CLK_DIV2 /*!< PLLI2S clock divided by 2
 263:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO_PLL3CLK_DIV2 */
 264:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO_EXT_HSE)
 265:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_EXT_HSE          RCC_CFGR_MCO_EXT_HSE      /*!< XT1 external 3-25 MHz osc
 266:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO_EXT_HSE */
 267:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO_PLL3CLK)
 268:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLI2SCLK        RCC_CFGR_MCO_PLL3CLK      /*!< PLLI2S clock selected as 
 269:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO_PLL3CLK */
 270:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 271:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 272:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 273:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 274:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 275:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 276:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 277:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 278:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 279:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 280:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 281:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 282:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 283:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 284:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 285:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_I2S2SRC)
 286:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S2CLKSOURCE Peripheral I2S clock source selection
 287:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 288:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 289:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_SYSCLK        RCC_CFGR2_I2S2SRC                                      
 290:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO    (uint32_t)(RCC_CFGR2_I2S2SRC | (RCC_CFGR2_I2S2SRC >> 16
 291:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S3_CLKSOURCE_SYSCLK        RCC_CFGR2_I2S3SRC                                      
 292:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO    (uint32_t)(RCC_CFGR2_I2S3SRC | (RCC_CFGR2_I2S3SRC >> 16
 293:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 294:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 295:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 296:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_I2S2SRC */
 297:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 298:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
 299:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection
 300:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 301:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 302:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_USBPRE)
 303:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL             RCC_CFGR_USBPRE        /*!< PLL clock is not divided *
 304:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5     0x00000000U            /*!< PLL clock is divided by 1.
 305:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_USBPRE*/
 306:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_OTGFSPRE)
 307:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_2       RCC_CFGR_OTGFSPRE      /*!< PLL clock is divided by 2 
 308:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_3       0x00000000U            /*!< PLL clock is divided by 3 
 309:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_OTGFSPRE*/
 310:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 311:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 312:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 313:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
 314:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 315:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE_PCLK2 Peripheral ADC clock source selection
 316:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 317:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 318:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2 /*ADC prescaler PCLK2 divided by 2*/
ARM GAS  /tmp/ccmpGAeh.s 			page 7


 319:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4 /*ADC prescaler PCLK2 divided by 4*/
 320:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6 /*ADC prescaler PCLK2 divided by 6*/
 321:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8 /*ADC prescaler PCLK2 divided by 8*/
 322:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 323:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 324:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 325:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 326:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_I2S2SRC)
 327:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S2 Peripheral I2S get clock source
 328:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 329:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 330:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE              RCC_CFGR2_I2S2SRC       /*!< I2S2 Clock source selection
 331:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S3_CLKSOURCE              RCC_CFGR2_I2S3SRC       /*!< I2S3 Clock source selection
 332:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 333:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 334:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 335:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 336:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_I2S2SRC */
 337:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 338:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
 339:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source
 340:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 341:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 342:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               0x00400000U     /*!< USB Clock source selection */
 343:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 344:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 345:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 346:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 347:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
 348:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 349:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
 350:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 351:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 352:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CFGR_ADCPRE /*!< ADC Clock source selection */
 353:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 354:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 355:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 356:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 357:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 358:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 359:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 360:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U             /*!< No clock used as RTC clock 
 361:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 362:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 363:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV128    RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 364:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 365:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 366:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 367:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 368:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 369:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 370:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 371:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLMULL2)
 372:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMULL2  /*!< PLL input clock*2 */
 373:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_PLLMULL2*/
 374:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLMULL3)
 375:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMULL3  /*!< PLL input clock*3 */
ARM GAS  /tmp/ccmpGAeh.s 			page 8


 376:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_PLLMULL3*/
 377:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMULL4  /*!< PLL input clock*4 */
 378:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMULL5  /*!< PLL input clock*5 */
 379:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMULL6  /*!< PLL input clock*6 */
 380:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMULL7  /*!< PLL input clock*7 */
 381:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMULL8  /*!< PLL input clock*8 */
 382:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMULL9  /*!< PLL input clock*9 */
 383:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLMULL6_5)
 384:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6_5                 RCC_CFGR_PLLMULL6_5 /*!< PLL input clock*6 */
 385:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
 386:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMULL10  /*!< PLL input clock*10 */
 387:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMULL11  /*!< PLL input clock*11 */
 388:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMULL12  /*!< PLL input clock*12 */
 389:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMULL13  /*!< PLL input clock*13 */
 390:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMULL14  /*!< PLL input clock*14 */
 391:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMULL15  /*!< PLL input clock*15 */
 392:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMULL16  /*!< PLL input clock*16 */
 393:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_PLLMULL6_5*/
 394:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 395:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 396:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 397:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 398:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 399:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 400:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 401:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2         0x00000000U                                    /*!< HSI 
 402:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC                                /*!< HSE/
 403:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1SRC)
 404:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2              (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1SRC << 4U) /*!< PLL2
 405:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 406:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 407:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1)
 408:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1)    /*!< HSE/1
 409:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2)    /*!< HSE/2
 410:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3)    /*!< HSE/3
 411:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4)    /*!< HSE/4
 412:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5)    /*!< HSE/5
 413:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6)    /*!< HSE/6
 414:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7)    /*!< HSE/7
 415:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8)    /*!< HSE/8
 416:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9)    /*!< HSE/9
 417:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10)   /*!< HSE/1
 418:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11)   /*!< HSE/1
 419:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12)   /*!< HSE/1
 420:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13)   /*!< HSE/1
 421:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14)   /*!< HSE/1
 422:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15)   /*!< HSE/1
 423:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16)   /*!< HSE/1
 424:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1SRC)
 425:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_1        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1 | RCC_CFGR2_PR
 426:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_2        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2 | RCC_CFGR2_PR
 427:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_3        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3 | RCC_CFGR2_PR
 428:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_4        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4 | RCC_CFGR2_PR
 429:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_5        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5 | RCC_CFGR2_PR
 430:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_6        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6 | RCC_CFGR2_PR
 431:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_7        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7 | RCC_CFGR2_PR
 432:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_8        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8 | RCC_CFGR2_PR
ARM GAS  /tmp/ccmpGAeh.s 			page 9


 433:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_9        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9 | RCC_CFGR2_PR
 434:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_10       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10 | RCC_CFGR2_P
 435:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_11       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11 | RCC_CFGR2_P
 436:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_12       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12 | RCC_CFGR2_P
 437:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_13       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13 | RCC_CFGR2_P
 438:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_14       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14 | RCC_CFGR2_P
 439:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_15       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15 | RCC_CFGR2_P
 440:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_16       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16 | RCC_CFGR2_P
 441:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 442:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
 443:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC | 0x00000000U)               /*!< HSE/1
 444:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE)         /*!< HSE/2
 445:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1*/
 446:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 447:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 448:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 449:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 450:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor
 451:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 452:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 453:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1)
 454:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV1_DIV1   /*!< PREDIV1 input clock not di
 455:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV1_DIV2   /*!< PREDIV1 input clock divide
 456:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV1_DIV3   /*!< PREDIV1 input clock divide
 457:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV1_DIV4   /*!< PREDIV1 input clock divide
 458:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV1_DIV5   /*!< PREDIV1 input clock divide
 459:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV1_DIV6   /*!< PREDIV1 input clock divide
 460:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV1_DIV7   /*!< PREDIV1 input clock divide
 461:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV1_DIV8   /*!< PREDIV1 input clock divide
 462:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV1_DIV9   /*!< PREDIV1 input clock divide
 463:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV1_DIV10  /*!< PREDIV1 input clock divide
 464:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV1_DIV11  /*!< PREDIV1 input clock divide
 465:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV1_DIV12  /*!< PREDIV1 input clock divide
 466:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV1_DIV13  /*!< PREDIV1 input clock divide
 467:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV1_DIV14  /*!< PREDIV1 input clock divide
 468:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV1_DIV15  /*!< PREDIV1 input clock divide
 469:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV1_DIV16  /*!< PREDIV1 input clock divide
 470:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
 471:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1                0x00000000U              /*!< HSE divider clock clock no
 472:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2                RCC_CFGR_PLLXTPRE        /*!< HSE divider clock divided 
 473:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1*/
 474:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 475:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 476:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 477:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 478:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 479:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2S_MUL PLLI2S MUL
 480:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 481:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 482:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_8                RCC_CFGR2_PLL3MUL8   /*!< PLLI2S input clock * 8 */
 483:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_9                RCC_CFGR2_PLL3MUL9   /*!< PLLI2S input clock * 9 */
 484:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_10               RCC_CFGR2_PLL3MUL10  /*!< PLLI2S input clock * 10 */
 485:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_11               RCC_CFGR2_PLL3MUL11  /*!< PLLI2S input clock * 11 */
 486:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_12               RCC_CFGR2_PLL3MUL12  /*!< PLLI2S input clock * 12 */
 487:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_13               RCC_CFGR2_PLL3MUL13  /*!< PLLI2S input clock * 13 */
 488:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_14               RCC_CFGR2_PLL3MUL14  /*!< PLLI2S input clock * 14 */
 489:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_16               RCC_CFGR2_PLL3MUL16  /*!< PLLI2S input clock * 16 */
ARM GAS  /tmp/ccmpGAeh.s 			page 10


 490:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_20               RCC_CFGR2_PLL3MUL20  /*!< PLLI2S input clock * 20 */
 491:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 492:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 493:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 494:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 495:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 496:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 497:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_PLL2_SUPPORT)
 498:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL2_MUL PLL2 MUL
 499:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 500:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 501:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_8                  RCC_CFGR2_PLL2MUL8   /*!< PLL2 input clock * 8 */
 502:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_9                  RCC_CFGR2_PLL2MUL9   /*!< PLL2 input clock * 9 */
 503:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_10                 RCC_CFGR2_PLL2MUL10  /*!< PLL2 input clock * 10 */
 504:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_11                 RCC_CFGR2_PLL2MUL11  /*!< PLL2 input clock * 11 */
 505:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_12                 RCC_CFGR2_PLL2MUL12  /*!< PLL2 input clock * 12 */
 506:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_13                 RCC_CFGR2_PLL2MUL13  /*!< PLL2 input clock * 13 */
 507:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_14                 RCC_CFGR2_PLL2MUL14  /*!< PLL2 input clock * 14 */
 508:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_16                 RCC_CFGR2_PLL2MUL16  /*!< PLL2 input clock * 16 */
 509:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_20                 RCC_CFGR2_PLL2MUL20  /*!< PLL2 input clock * 20 */
 510:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 511:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 512:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 513:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 514:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_PLL2_SUPPORT */
 515:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 516:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 517:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 518:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 519:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 520:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 521:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 522:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 523:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 524:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 525:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 526:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 527:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 528:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 529:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 530:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 531:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 532:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 533:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 534:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 535:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 536:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 537:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 538:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 539:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 540:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Register value
 541:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 542:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 543:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 544:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 545:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 546:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
ARM GAS  /tmp/ccmpGAeh.s 			page 11


 547:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 548:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 549:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 550:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 551:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLMULL6_5)
 552:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 553:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 554:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref 
 555:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv1 / HSI div 2 / PLL2 div Pred
 556:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLLMUL__: This parameter can be one of the following values:
 557:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 558:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 559:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 560:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 561:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 562:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 563:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6_5
 564:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 565:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 566:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \
 567:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****           (((__PLLMUL__) != RCC_CFGR_PLLMULL6_5) ? \
 568:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****               ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos) + 2U)
 569:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****               (((__INPUTFREQ__) * 13U) / 2U))
 570:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 571:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
 572:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 573:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 574:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref 
 575:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv1 or div 2 / HSI div 2)
 576:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLLMUL__: This parameter can be one of the following values:
 577:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 578:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 579:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 580:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 581:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 582:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 583:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 584:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 585:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 586:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 587:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 588:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 589:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 590:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 591:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 592:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 593:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 594:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) ((__INPUTFREQ__) * (((__PLLMUL__) >> R
 595:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLMULL6_5 */
 596:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 597:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 598:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 599:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency
 600:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2SCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLLI2S_GetMultiplicator (),
 601:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLLI2S Input frequency (based on HSE value)
 602:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLLI2SMUL__: This parameter can be one of the following values:
 603:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_8
ARM GAS  /tmp/ccmpGAeh.s 			page 12


 604:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_9
 605:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_10
 606:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_11
 607:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_12
 608:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_13
 609:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_14
 610:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_16
 611:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_20
 612:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLLI2SDIV__: This parameter can be one of the following values:
 613:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_1
 614:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_2
 615:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_3
 616:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_4
 617:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_5
 618:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_6
 619:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_7
 620:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_8
 621:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_9
 622:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_10
 623:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_11
 624:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_12
 625:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_13
 626:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_14
 627:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_15
 628:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_16
 629:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
 630:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 631:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2SCLK_FREQ(__INPUTFREQ__, __PLLI2SMUL__, __PLLI2SDIV__) (((__INPUTFREQ__)
 632:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 633:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 634:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_PLL2_SUPPORT)
 635:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 636:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLL2 frequency
 637:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLL2CLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL2_GetMultiplicator (), @re
 638:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL2 Input frequency (based on HSE value)
 639:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLL2MUL__: This parameter can be one of the following values:
 640:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_8
 641:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_9
 642:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_10
 643:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_11
 644:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_12
 645:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_13
 646:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_14
 647:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_16
 648:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_20
 649:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLL2DIV__: This parameter can be one of the following values:
 650:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_1
 651:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_2
 652:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_3
 653:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_4
 654:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_5
 655:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_6
 656:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_7
 657:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_8
 658:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_9
 659:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_10
 660:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_11
ARM GAS  /tmp/ccmpGAeh.s 			page 13


 661:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_12
 662:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_13
 663:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_14
 664:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_15
 665:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_16
 666:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PLL2 clock frequency (in Hz)
 667:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 668:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLL2CLK_FREQ(__INPUTFREQ__, __PLL2MUL__, __PLL2DIV__) (((__INPUTFREQ__) * (((
 669:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_PLL2_SUPPORT */
 670:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 671:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 672:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 673:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 674:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 675:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 676:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __AHBPRESCALER__: This parameter can be one of the following values:
 677:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 678:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 679:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 680:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 681:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 682:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 683:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 684:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 685:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 686:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 687:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 688:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 689:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 690:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 691:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 692:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 693:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 694:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 695:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __APB1PRESCALER__: This parameter can be one of the following values:
 696:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 697:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 698:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 699:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 700:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 701:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 702:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 703:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 704:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 705:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 706:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 707:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 708:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 709:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 710:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __APB2PRESCALER__: This parameter can be one of the following values:
 711:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 712:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 713:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 714:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 715:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 716:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 717:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccmpGAeh.s 			page 14


 718:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 719:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 720:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 721:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 722:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 723:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 724:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 725:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 726:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 727:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 728:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 729:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 730:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 731:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 732:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 733:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 734:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 735:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 736:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 737:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 738:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 739:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 740:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 741:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 742:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 743:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 744:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 745:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 746:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 747:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 748:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 749:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 750:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 751:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 752:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 753:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
  26              		.loc 1 753 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              	.LCFI1:
  37              		.cfi_def_cfa_register 7
 754:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
  38              		.loc 1 754 3
  39 0004 044B     		ldr	r3, .L2
  40 0006 1B68     		ldr	r3, [r3]
  41 0008 034A     		ldr	r2, .L2
  42 000a 43F48023 		orr	r3, r3, #262144
  43 000e 1360     		str	r3, [r2]
 755:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
  44              		.loc 1 755 1
ARM GAS  /tmp/ccmpGAeh.s 			page 15


  45 0010 00BF     		nop
  46 0012 BD46     		mov	sp, r7
  47              	.LCFI2:
  48              		.cfi_def_cfa_register 13
  49              		@ sp needed
  50 0014 80BC     		pop	{r7}
  51              	.LCFI3:
  52              		.cfi_restore 7
  53              		.cfi_def_cfa_offset 0
  54 0016 7047     		bx	lr
  55              	.L3:
  56              		.align	2
  57              	.L2:
  58 0018 00100240 		.word	1073876992
  59              		.cfi_endproc
  60              	.LFE66:
  62              		.section	.text.LL_RCC_HSE_DisableBypass,"ax",%progbits
  63              		.align	1
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  68              	LL_RCC_HSE_DisableBypass:
  69              	.LFB67:
 756:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 757:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 758:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 759:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 760:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 761:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 762:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 763:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
  70              		.loc 1 763 1
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 1, uses_anonymous_args = 0
  74              		@ link register save eliminated.
  75 0000 80B4     		push	{r7}
  76              	.LCFI4:
  77              		.cfi_def_cfa_offset 4
  78              		.cfi_offset 7, -4
  79 0002 00AF     		add	r7, sp, #0
  80              	.LCFI5:
  81              		.cfi_def_cfa_register 7
 764:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
  82              		.loc 1 764 3
  83 0004 044B     		ldr	r3, .L5
  84 0006 1B68     		ldr	r3, [r3]
  85 0008 034A     		ldr	r2, .L5
  86 000a 23F48023 		bic	r3, r3, #262144
  87 000e 1360     		str	r3, [r2]
 765:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
  88              		.loc 1 765 1
  89 0010 00BF     		nop
  90 0012 BD46     		mov	sp, r7
  91              	.LCFI6:
  92              		.cfi_def_cfa_register 13
  93              		@ sp needed
ARM GAS  /tmp/ccmpGAeh.s 			page 16


  94 0014 80BC     		pop	{r7}
  95              	.LCFI7:
  96              		.cfi_restore 7
  97              		.cfi_def_cfa_offset 0
  98 0016 7047     		bx	lr
  99              	.L6:
 100              		.align	2
 101              	.L5:
 102 0018 00100240 		.word	1073876992
 103              		.cfi_endproc
 104              	.LFE67:
 106              		.section	.text.LL_RCC_HSE_Enable,"ax",%progbits
 107              		.align	1
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	LL_RCC_HSE_Enable:
 113              	.LFB68:
 766:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 767:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 768:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 769:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 770:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 771:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 772:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 773:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 114              		.loc 1 773 1
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118              		@ link register save eliminated.
 119 0000 80B4     		push	{r7}
 120              	.LCFI8:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 7, -4
 123 0002 00AF     		add	r7, sp, #0
 124              	.LCFI9:
 125              		.cfi_def_cfa_register 7
 774:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 126              		.loc 1 774 3
 127 0004 044B     		ldr	r3, .L8
 128 0006 1B68     		ldr	r3, [r3]
 129 0008 034A     		ldr	r2, .L8
 130 000a 43F48033 		orr	r3, r3, #65536
 131 000e 1360     		str	r3, [r2]
 775:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 132              		.loc 1 775 1
 133 0010 00BF     		nop
 134 0012 BD46     		mov	sp, r7
 135              	.LCFI10:
 136              		.cfi_def_cfa_register 13
 137              		@ sp needed
 138 0014 80BC     		pop	{r7}
 139              	.LCFI11:
 140              		.cfi_restore 7
 141              		.cfi_def_cfa_offset 0
 142 0016 7047     		bx	lr
ARM GAS  /tmp/ccmpGAeh.s 			page 17


 143              	.L9:
 144              		.align	2
 145              	.L8:
 146 0018 00100240 		.word	1073876992
 147              		.cfi_endproc
 148              	.LFE68:
 150              		.section	.text.LL_RCC_HSE_IsReady,"ax",%progbits
 151              		.align	1
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	LL_RCC_HSE_IsReady:
 157              	.LFB70:
 776:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 777:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 778:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 779:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 780:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 781:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 782:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 783:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 784:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 785:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 786:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 787:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 788:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 789:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 790:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 791:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 792:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 793:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 158              		.loc 1 793 1
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 1, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 163 0000 80B4     		push	{r7}
 164              	.LCFI12:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 7, -4
 167 0002 00AF     		add	r7, sp, #0
 168              	.LCFI13:
 169              		.cfi_def_cfa_register 7
 794:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 170              		.loc 1 794 11
 171 0004 064B     		ldr	r3, .L12
 172 0006 1B68     		ldr	r3, [r3]
 173 0008 03F40033 		and	r3, r3, #131072
 174              		.loc 1 794 44
 175 000c B3F5003F 		cmp	r3, #131072
 176 0010 0CBF     		ite	eq
 177 0012 0123     		moveq	r3, #1
 178 0014 0023     		movne	r3, #0
 179 0016 DBB2     		uxtb	r3, r3
 795:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 180              		.loc 1 795 1
 181 0018 1846     		mov	r0, r3
ARM GAS  /tmp/ccmpGAeh.s 			page 18


 182 001a BD46     		mov	sp, r7
 183              	.LCFI14:
 184              		.cfi_def_cfa_register 13
 185              		@ sp needed
 186 001c 80BC     		pop	{r7}
 187              	.LCFI15:
 188              		.cfi_restore 7
 189              		.cfi_def_cfa_offset 0
 190 001e 7047     		bx	lr
 191              	.L13:
 192              		.align	2
 193              	.L12:
 194 0020 00100240 		.word	1073876992
 195              		.cfi_endproc
 196              	.LFE70:
 198              		.section	.text.LL_RCC_HSI_Enable,"ax",%progbits
 199              		.align	1
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 204              	LL_RCC_HSI_Enable:
 205              	.LFB71:
 796:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 797:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV2)
 798:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 799:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get PREDIV2 division factor
 800:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR2        PREDIV2       LL_RCC_HSE_GetPrediv2
 801:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 802:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_1
 803:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_2
 804:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_3
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_4
 806:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_5
 807:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_6
 808:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_7
 809:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_8
 810:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_9
 811:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_10
 812:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_11
 813:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_12
 814:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_13
 815:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_14
 816:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_15
 817:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_16
 818:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 819:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetPrediv2(void)
 820:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 821:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV2));
 822:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 823:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_PREDIV2 */
 824:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 825:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 826:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 827:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 828:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 829:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 830:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccmpGAeh.s 			page 19


 831:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 832:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 833:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 834:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
 835:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
 836:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 837:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 838:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 839:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 206              		.loc 1 839 1
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 1, uses_anonymous_args = 0
 210              		@ link register save eliminated.
 211 0000 80B4     		push	{r7}
 212              	.LCFI16:
 213              		.cfi_def_cfa_offset 4
 214              		.cfi_offset 7, -4
 215 0002 00AF     		add	r7, sp, #0
 216              	.LCFI17:
 217              		.cfi_def_cfa_register 7
 840:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 218              		.loc 1 840 3
 219 0004 044B     		ldr	r3, .L15
 220 0006 1B68     		ldr	r3, [r3]
 221 0008 034A     		ldr	r2, .L15
 222 000a 43F00103 		orr	r3, r3, #1
 223 000e 1360     		str	r3, [r2]
 841:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 224              		.loc 1 841 1
 225 0010 00BF     		nop
 226 0012 BD46     		mov	sp, r7
 227              	.LCFI18:
 228              		.cfi_def_cfa_register 13
 229              		@ sp needed
 230 0014 80BC     		pop	{r7}
 231              	.LCFI19:
 232              		.cfi_restore 7
 233              		.cfi_def_cfa_offset 0
 234 0016 7047     		bx	lr
 235              	.L16:
 236              		.align	2
 237              	.L15:
 238 0018 00100240 		.word	1073876992
 239              		.cfi_endproc
 240              	.LFE71:
 242              		.section	.text.LL_RCC_HSI_IsReady,"ax",%progbits
 243              		.align	1
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	LL_RCC_HSI_IsReady:
 249              	.LFB73:
 842:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 843:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 844:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
 845:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
ARM GAS  /tmp/ccmpGAeh.s 			page 20


 846:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 847:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 848:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
 849:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 850:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 851:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 852:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 853:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 854:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
 855:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 856:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 857:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 858:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 859:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 250              		.loc 1 859 1
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 1, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 255 0000 80B4     		push	{r7}
 256              	.LCFI20:
 257              		.cfi_def_cfa_offset 4
 258              		.cfi_offset 7, -4
 259 0002 00AF     		add	r7, sp, #0
 260              	.LCFI21:
 261              		.cfi_def_cfa_register 7
 860:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 262              		.loc 1 860 11
 263 0004 064B     		ldr	r3, .L19
 264 0006 1B68     		ldr	r3, [r3]
 265 0008 03F00203 		and	r3, r3, #2
 266              		.loc 1 860 44
 267 000c 022B     		cmp	r3, #2
 268 000e 0CBF     		ite	eq
 269 0010 0123     		moveq	r3, #1
 270 0012 0023     		movne	r3, #0
 271 0014 DBB2     		uxtb	r3, r3
 861:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 272              		.loc 1 861 1
 273 0016 1846     		mov	r0, r3
 274 0018 BD46     		mov	sp, r7
 275              	.LCFI22:
 276              		.cfi_def_cfa_register 13
 277              		@ sp needed
 278 001a 80BC     		pop	{r7}
 279              	.LCFI23:
 280              		.cfi_restore 7
 281              		.cfi_def_cfa_offset 0
 282 001c 7047     		bx	lr
 283              	.L20:
 284 001e 00BF     		.align	2
 285              	.L19:
 286 0020 00100240 		.word	1073876992
 287              		.cfi_endproc
 288              	.LFE73:
 290              		.section	.text.LL_RCC_SetSysClkSource,"ax",%progbits
 291              		.align	1
ARM GAS  /tmp/ccmpGAeh.s 			page 21


 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 296              	LL_RCC_SetSysClkSource:
 297              	.LFB85:
 862:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 863:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 864:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
 865:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
 866:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
 867:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
 868:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 869:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 870:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
 871:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 872:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
 873:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 874:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 875:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 876:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
 877:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
 878:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
 879:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
 880:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
 881:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
 882:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 883:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 884:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 885:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 886:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 887:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 888:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 889:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 890:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
 891:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
 892:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
 893:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 894:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
 895:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 896:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 897:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 898:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 899:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 900:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 901:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 902:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 903:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
 904:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 905:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 906:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 907:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 908:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
 909:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
 910:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 911:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 912:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
 913:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
ARM GAS  /tmp/ccmpGAeh.s 			page 22


 914:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 915:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 916:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 917:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 918:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
 919:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
 920:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 921:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 922:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
 923:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 924:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 925:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 926:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 927:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 928:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
 929:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
 930:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 931:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 932:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
 933:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 934:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 935:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 936:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 937:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 938:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
 939:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
 940:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 941:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 942:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
 943:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 944:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 945:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 946:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 947:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 948:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
 949:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
 950:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 951:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 952:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
 953:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 954:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 955:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 956:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 957:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 958:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 959:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 960:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 961:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
 962:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 963:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 964:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 965:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 966:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
 967:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
 968:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 969:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 970:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
ARM GAS  /tmp/ccmpGAeh.s 			page 23


 971:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 972:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
 973:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 974:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 975:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 976:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
 977:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
 978:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 979:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 980:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
 981:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 982:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 983:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 984:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 985:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 986:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
 987:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
 988:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 989:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 990:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
 991:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 992:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 993:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 994:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 995:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 996:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 997:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 998:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 999:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1000:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1001:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1002:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1003:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1004:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure the system clock source
1005:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1006:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1007:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1008:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1009:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1010:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1011:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1012:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1013:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 298              		.loc 1 1013 1
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 8
 301              		@ frame_needed = 1, uses_anonymous_args = 0
 302              		@ link register save eliminated.
 303 0000 80B4     		push	{r7}
 304              	.LCFI24:
 305              		.cfi_def_cfa_offset 4
 306              		.cfi_offset 7, -4
 307 0002 83B0     		sub	sp, sp, #12
 308              	.LCFI25:
 309              		.cfi_def_cfa_offset 16
 310 0004 00AF     		add	r7, sp, #0
 311              	.LCFI26:
ARM GAS  /tmp/ccmpGAeh.s 			page 24


 312              		.cfi_def_cfa_register 7
 313 0006 7860     		str	r0, [r7, #4]
1014:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 314              		.loc 1 1014 3
 315 0008 064B     		ldr	r3, .L22
 316 000a 5B68     		ldr	r3, [r3, #4]
 317 000c 23F00302 		bic	r2, r3, #3
 318 0010 0449     		ldr	r1, .L22
 319 0012 7B68     		ldr	r3, [r7, #4]
 320 0014 1343     		orrs	r3, r3, r2
 321 0016 4B60     		str	r3, [r1, #4]
1015:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 322              		.loc 1 1015 1
 323 0018 00BF     		nop
 324 001a 0C37     		adds	r7, r7, #12
 325              	.LCFI27:
 326              		.cfi_def_cfa_offset 4
 327 001c BD46     		mov	sp, r7
 328              	.LCFI28:
 329              		.cfi_def_cfa_register 13
 330              		@ sp needed
 331 001e 80BC     		pop	{r7}
 332              	.LCFI29:
 333              		.cfi_restore 7
 334              		.cfi_def_cfa_offset 0
 335 0020 7047     		bx	lr
 336              	.L23:
 337 0022 00BF     		.align	2
 338              	.L22:
 339 0024 00100240 		.word	1073876992
 340              		.cfi_endproc
 341              	.LFE85:
 343              		.section	.text.LL_RCC_GetSysClkSource,"ax",%progbits
 344              		.align	1
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	LL_RCC_GetSysClkSource:
 350              	.LFB86:
1016:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1017:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1018:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get the system clock source
1019:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1020:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1021:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1022:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1023:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1024:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1025:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1026:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 351              		.loc 1 1026 1
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 1, uses_anonymous_args = 0
 355              		@ link register save eliminated.
 356 0000 80B4     		push	{r7}
 357              	.LCFI30:
ARM GAS  /tmp/ccmpGAeh.s 			page 25


 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 7, -4
 360 0002 00AF     		add	r7, sp, #0
 361              	.LCFI31:
 362              		.cfi_def_cfa_register 7
1027:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 363              		.loc 1 1027 21
 364 0004 034B     		ldr	r3, .L26
 365 0006 5B68     		ldr	r3, [r3, #4]
 366              		.loc 1 1027 10
 367 0008 03F00C03 		and	r3, r3, #12
1028:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 368              		.loc 1 1028 1
 369 000c 1846     		mov	r0, r3
 370 000e BD46     		mov	sp, r7
 371              	.LCFI32:
 372              		.cfi_def_cfa_register 13
 373              		@ sp needed
 374 0010 80BC     		pop	{r7}
 375              	.LCFI33:
 376              		.cfi_restore 7
 377              		.cfi_def_cfa_offset 0
 378 0012 7047     		bx	lr
 379              	.L27:
 380              		.align	2
 381              	.L26:
 382 0014 00100240 		.word	1073876992
 383              		.cfi_endproc
 384              	.LFE86:
 386              		.section	.text.LL_RCC_SetAHBPrescaler,"ax",%progbits
 387              		.align	1
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	LL_RCC_SetAHBPrescaler:
 393              	.LFB87:
1029:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1030:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1031:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1032:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1033:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1034:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1035:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1036:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1037:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1038:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1039:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1040:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1041:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1042:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1043:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1044:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1045:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1046:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 394              		.loc 1 1046 1
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccmpGAeh.s 			page 26


 397              		@ frame_needed = 1, uses_anonymous_args = 0
 398              		@ link register save eliminated.
 399 0000 80B4     		push	{r7}
 400              	.LCFI34:
 401              		.cfi_def_cfa_offset 4
 402              		.cfi_offset 7, -4
 403 0002 83B0     		sub	sp, sp, #12
 404              	.LCFI35:
 405              		.cfi_def_cfa_offset 16
 406 0004 00AF     		add	r7, sp, #0
 407              	.LCFI36:
 408              		.cfi_def_cfa_register 7
 409 0006 7860     		str	r0, [r7, #4]
1047:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 410              		.loc 1 1047 3
 411 0008 064B     		ldr	r3, .L29
 412 000a 5B68     		ldr	r3, [r3, #4]
 413 000c 23F0F002 		bic	r2, r3, #240
 414 0010 0449     		ldr	r1, .L29
 415 0012 7B68     		ldr	r3, [r7, #4]
 416 0014 1343     		orrs	r3, r3, r2
 417 0016 4B60     		str	r3, [r1, #4]
1048:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 418              		.loc 1 1048 1
 419 0018 00BF     		nop
 420 001a 0C37     		adds	r7, r7, #12
 421              	.LCFI37:
 422              		.cfi_def_cfa_offset 4
 423 001c BD46     		mov	sp, r7
 424              	.LCFI38:
 425              		.cfi_def_cfa_register 13
 426              		@ sp needed
 427 001e 80BC     		pop	{r7}
 428              	.LCFI39:
 429              		.cfi_restore 7
 430              		.cfi_def_cfa_offset 0
 431 0020 7047     		bx	lr
 432              	.L30:
 433 0022 00BF     		.align	2
 434              	.L29:
 435 0024 00100240 		.word	1073876992
 436              		.cfi_endproc
 437              	.LFE87:
 439              		.section	.text.LL_RCC_SetAPB1Prescaler,"ax",%progbits
 440              		.align	1
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	LL_RCC_SetAPB1Prescaler:
 446              	.LFB88:
1049:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1050:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1051:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1052:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1053:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1054:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1055:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
ARM GAS  /tmp/ccmpGAeh.s 			page 27


1056:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1057:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1058:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1059:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1060:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1061:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1062:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 447              		.loc 1 1062 1
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 8
 450              		@ frame_needed = 1, uses_anonymous_args = 0
 451              		@ link register save eliminated.
 452 0000 80B4     		push	{r7}
 453              	.LCFI40:
 454              		.cfi_def_cfa_offset 4
 455              		.cfi_offset 7, -4
 456 0002 83B0     		sub	sp, sp, #12
 457              	.LCFI41:
 458              		.cfi_def_cfa_offset 16
 459 0004 00AF     		add	r7, sp, #0
 460              	.LCFI42:
 461              		.cfi_def_cfa_register 7
 462 0006 7860     		str	r0, [r7, #4]
1063:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 463              		.loc 1 1063 3
 464 0008 064B     		ldr	r3, .L32
 465 000a 5B68     		ldr	r3, [r3, #4]
 466 000c 23F4E062 		bic	r2, r3, #1792
 467 0010 0449     		ldr	r1, .L32
 468 0012 7B68     		ldr	r3, [r7, #4]
 469 0014 1343     		orrs	r3, r3, r2
 470 0016 4B60     		str	r3, [r1, #4]
1064:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 471              		.loc 1 1064 1
 472 0018 00BF     		nop
 473 001a 0C37     		adds	r7, r7, #12
 474              	.LCFI43:
 475              		.cfi_def_cfa_offset 4
 476 001c BD46     		mov	sp, r7
 477              	.LCFI44:
 478              		.cfi_def_cfa_register 13
 479              		@ sp needed
 480 001e 80BC     		pop	{r7}
 481              	.LCFI45:
 482              		.cfi_restore 7
 483              		.cfi_def_cfa_offset 0
 484 0020 7047     		bx	lr
 485              	.L33:
 486 0022 00BF     		.align	2
 487              	.L32:
 488 0024 00100240 		.word	1073876992
 489              		.cfi_endproc
 490              	.LFE88:
 492              		.section	.text.LL_RCC_SetAPB2Prescaler,"ax",%progbits
 493              		.align	1
 494              		.syntax unified
 495              		.thumb
ARM GAS  /tmp/ccmpGAeh.s 			page 28


 496              		.thumb_func
 498              	LL_RCC_SetAPB2Prescaler:
 499              	.LFB89:
1065:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1066:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1067:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1068:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1069:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1070:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1071:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1072:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1073:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1074:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1075:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1076:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1077:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1078:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 500              		.loc 1 1078 1
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 8
 503              		@ frame_needed = 1, uses_anonymous_args = 0
 504              		@ link register save eliminated.
 505 0000 80B4     		push	{r7}
 506              	.LCFI46:
 507              		.cfi_def_cfa_offset 4
 508              		.cfi_offset 7, -4
 509 0002 83B0     		sub	sp, sp, #12
 510              	.LCFI47:
 511              		.cfi_def_cfa_offset 16
 512 0004 00AF     		add	r7, sp, #0
 513              	.LCFI48:
 514              		.cfi_def_cfa_register 7
 515 0006 7860     		str	r0, [r7, #4]
1079:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 516              		.loc 1 1079 3
 517 0008 064B     		ldr	r3, .L35
 518 000a 5B68     		ldr	r3, [r3, #4]
 519 000c 23F46052 		bic	r2, r3, #14336
 520 0010 0449     		ldr	r1, .L35
 521 0012 7B68     		ldr	r3, [r7, #4]
 522 0014 1343     		orrs	r3, r3, r2
 523 0016 4B60     		str	r3, [r1, #4]
1080:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 524              		.loc 1 1080 1
 525 0018 00BF     		nop
 526 001a 0C37     		adds	r7, r7, #12
 527              	.LCFI49:
 528              		.cfi_def_cfa_offset 4
 529 001c BD46     		mov	sp, r7
 530              	.LCFI50:
 531              		.cfi_def_cfa_register 13
 532              		@ sp needed
 533 001e 80BC     		pop	{r7}
 534              	.LCFI51:
 535              		.cfi_restore 7
 536              		.cfi_def_cfa_offset 0
 537 0020 7047     		bx	lr
ARM GAS  /tmp/ccmpGAeh.s 			page 29


 538              	.L36:
 539 0022 00BF     		.align	2
 540              	.L35:
 541 0024 00100240 		.word	1073876992
 542              		.cfi_endproc
 543              	.LFE89:
 545              		.section	.text.LL_RCC_GetAHBPrescaler,"ax",%progbits
 546              		.align	1
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	LL_RCC_GetAHBPrescaler:
 552              	.LFB90:
1081:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1082:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1083:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1084:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1085:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1086:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1087:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1088:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1089:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1090:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1091:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1092:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1093:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1094:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1095:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1096:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1097:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 553              		.loc 1 1097 1
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 0
 556              		@ frame_needed = 1, uses_anonymous_args = 0
 557              		@ link register save eliminated.
 558 0000 80B4     		push	{r7}
 559              	.LCFI52:
 560              		.cfi_def_cfa_offset 4
 561              		.cfi_offset 7, -4
 562 0002 00AF     		add	r7, sp, #0
 563              	.LCFI53:
 564              		.cfi_def_cfa_register 7
1098:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 565              		.loc 1 1098 21
 566 0004 034B     		ldr	r3, .L39
 567 0006 5B68     		ldr	r3, [r3, #4]
 568              		.loc 1 1098 10
 569 0008 03F0F003 		and	r3, r3, #240
1099:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 570              		.loc 1 1099 1
 571 000c 1846     		mov	r0, r3
 572 000e BD46     		mov	sp, r7
 573              	.LCFI54:
 574              		.cfi_def_cfa_register 13
 575              		@ sp needed
 576 0010 80BC     		pop	{r7}
 577              	.LCFI55:
ARM GAS  /tmp/ccmpGAeh.s 			page 30


 578              		.cfi_restore 7
 579              		.cfi_def_cfa_offset 0
 580 0012 7047     		bx	lr
 581              	.L40:
 582              		.align	2
 583              	.L39:
 584 0014 00100240 		.word	1073876992
 585              		.cfi_endproc
 586              	.LFE90:
 588              		.section	.text.LL_RCC_PLL_Enable,"ax",%progbits
 589              		.align	1
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 594              	LL_RCC_PLL_Enable:
 595              	.LFB105:
1100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
1133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure MCOx
ARM GAS  /tmp/ccmpGAeh.s 			page 31


1141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         MCO           LL_RCC_ConfigMCO
1142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2
1148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLL2CLK (*)
1149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLI2SCLK_DIV2 (*)
1150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_EXT_HSE (*)
1151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLI2SCLK (*)
1152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource)
1157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource);
1159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
1163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_I2S2SRC)
1170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure I2Sx clock source
1172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR2        I2S2SRC       LL_RCC_SetI2SClockSource\n
1173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR2        I2S3SRC       LL_RCC_SetI2SClockSource
1174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_SYSCLK
1176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO
1177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE_SYSCLK
1178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO
1179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, (I2SxSource & 0xFFFF0000U), (I2SxSource << 16U));
1184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_I2S2SRC */
1186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
1188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure USB clock source
1190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         OTGFSPRE      LL_RCC_SetUSBClockSource\n
1191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR         USBPRE        LL_RCC_SetUSBClockSource
1192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL (*)
1194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 (*)
1195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_2 (*)
1196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_3 (*)
1197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
ARM GAS  /tmp/ccmpGAeh.s 			page 32


1198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_USBPRE)
1204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, USBxSource);
1205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else /*RCC_CFGR_OTGFSPRE*/
1206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_OTGFSPRE, USBxSource);
1207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_USBPRE*/
1208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
1210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_SetADCClockSource
1214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
1224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1226:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_I2S2SRC)
1227:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1228:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1229:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR2        I2S2SRC       LL_RCC_GetI2SClockSource\n
1230:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR2        I2S3SRC       LL_RCC_GetI2SClockSource
1231:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1232:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE
1233:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE
1234:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1235:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_SYSCLK
1236:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO
1237:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE_SYSCLK
1238:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO
1239:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1240:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1241:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1242:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, I2Sx) >> 16U | I2Sx);
1243:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1244:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_I2S2SRC */
1245:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1246:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
1247:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1248:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get USBx clock source
1249:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         OTGFSPRE      LL_RCC_GetUSBClockSource\n
1250:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR         USBPRE        LL_RCC_GetUSBClockSource
1251:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1252:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1253:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1254:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL (*)
ARM GAS  /tmp/ccmpGAeh.s 			page 33


1255:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 (*)
1256:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_2 (*)
1257:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_3 (*)
1258:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1259:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1260:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1261:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1262:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1263:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, USBx));
1264:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1265:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
1266:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1267:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1268:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1269:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_GetADCClockSource
1270:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1271:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
1272:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1273:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1274:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1275:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1276:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1277:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1278:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1279:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1280:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, ADCx));
1281:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1282:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1283:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1284:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
1285:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1286:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1287:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1288:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1289:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1290:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1291:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1292:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1293:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
1294:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *       the Backup domain is reset. The BDRST bit can be used to reset them.
1295:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
1296:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1297:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1298:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1299:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1300:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV128
1301:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1302:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1303:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1304:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1305:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
1306:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1307:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1308:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1309:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1310:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
1311:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /tmp/ccmpGAeh.s 			page 34


1312:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1313:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1314:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1315:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV128
1316:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1317:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1318:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1319:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
1320:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1321:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1322:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1323:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable RTC
1324:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
1325:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1326:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1327:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1328:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1329:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1330:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1331:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1332:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1333:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable RTC
1334:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
1335:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1336:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1337:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
1338:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1339:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1340:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1341:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1342:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1343:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
1344:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
1345:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1346:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1347:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
1348:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1349:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
1350:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1351:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1352:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1353:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
1354:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
1355:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1356:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1357:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
1358:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1359:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
1360:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1361:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1362:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1363:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
1364:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
1365:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1366:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1367:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
1368:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
ARM GAS  /tmp/ccmpGAeh.s 			page 35


1369:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
1370:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1371:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1372:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1373:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
1374:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1375:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1376:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
1377:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1378:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1379:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1380:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1381:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable PLL
1382:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
1383:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1384:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1385:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
1386:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 596              		.loc 1 1386 1
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 0
 599              		@ frame_needed = 1, uses_anonymous_args = 0
 600              		@ link register save eliminated.
 601 0000 80B4     		push	{r7}
 602              	.LCFI56:
 603              		.cfi_def_cfa_offset 4
 604              		.cfi_offset 7, -4
 605 0002 00AF     		add	r7, sp, #0
 606              	.LCFI57:
 607              		.cfi_def_cfa_register 7
1387:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
 608              		.loc 1 1387 3
 609 0004 044B     		ldr	r3, .L42
 610 0006 1B68     		ldr	r3, [r3]
 611 0008 034A     		ldr	r2, .L42
 612 000a 43F08073 		orr	r3, r3, #16777216
 613 000e 1360     		str	r3, [r2]
1388:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 614              		.loc 1 1388 1
 615 0010 00BF     		nop
 616 0012 BD46     		mov	sp, r7
 617              	.LCFI58:
 618              		.cfi_def_cfa_register 13
 619              		@ sp needed
 620 0014 80BC     		pop	{r7}
 621              	.LCFI59:
 622              		.cfi_restore 7
 623              		.cfi_def_cfa_offset 0
 624 0016 7047     		bx	lr
 625              	.L43:
 626              		.align	2
 627              	.L42:
 628 0018 00100240 		.word	1073876992
 629              		.cfi_endproc
 630              	.LFE105:
 632              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 633              		.align	1
ARM GAS  /tmp/ccmpGAeh.s 			page 36


 634              		.syntax unified
 635              		.thumb
 636              		.thumb_func
 638              	LL_RCC_PLL_IsReady:
 639              	.LFB107:
1389:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1390:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1391:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable PLL
1392:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
1393:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
1394:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1395:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1396:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
1397:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1398:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
1399:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1400:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1401:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1402:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if PLL Ready
1403:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
1404:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1405:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1406:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
1407:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 640              		.loc 1 1407 1
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 1, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 645 0000 80B4     		push	{r7}
 646              	.LCFI60:
 647              		.cfi_def_cfa_offset 4
 648              		.cfi_offset 7, -4
 649 0002 00AF     		add	r7, sp, #0
 650              	.LCFI61:
 651              		.cfi_def_cfa_register 7
1408:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 652              		.loc 1 1408 11
 653 0004 064B     		ldr	r3, .L46
 654 0006 1B68     		ldr	r3, [r3]
 655 0008 03F00073 		and	r3, r3, #33554432
 656              		.loc 1 1408 44
 657 000c B3F1007F 		cmp	r3, #33554432
 658 0010 0CBF     		ite	eq
 659 0012 0123     		moveq	r3, #1
 660 0014 0023     		movne	r3, #0
 661 0016 DBB2     		uxtb	r3, r3
1409:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 662              		.loc 1 1409 1
 663 0018 1846     		mov	r0, r3
 664 001a BD46     		mov	sp, r7
 665              	.LCFI62:
 666              		.cfi_def_cfa_register 13
 667              		@ sp needed
 668 001c 80BC     		pop	{r7}
 669              	.LCFI63:
 670              		.cfi_restore 7
ARM GAS  /tmp/ccmpGAeh.s 			page 37


 671              		.cfi_def_cfa_offset 0
 672 001e 7047     		bx	lr
 673              	.L47:
 674              		.align	2
 675              	.L46:
 676 0020 00100240 		.word	1073876992
 677              		.cfi_endproc
 678              	.LFE107:
 680              		.section	.text.LL_RCC_PLL_ConfigDomain_SYS,"ax",%progbits
 681              		.align	1
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 686              	LL_RCC_PLL_ConfigDomain_SYS:
 687              	.LFB108:
1410:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1411:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1412:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
1413:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
1414:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR         PLLXTPRE      LL_RCC_PLL_ConfigDomain_SYS\n
1415:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR         PLLMULL       LL_RCC_PLL_ConfigDomain_SYS\n
1416:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR2        PREDIV1       LL_RCC_PLL_ConfigDomain_SYS\n
1417:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR2        PREDIV1SRC    LL_RCC_PLL_ConfigDomain_SYS
1418:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1419:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2
1420:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_1
1421:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_2 (*)
1422:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_3 (*)
1423:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_4 (*)
1424:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_5 (*)
1425:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_6 (*)
1426:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_7 (*)
1427:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_8 (*)
1428:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_9 (*)
1429:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_10 (*)
1430:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_11 (*)
1431:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_12 (*)
1432:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_13 (*)
1433:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_14 (*)
1434:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_15 (*)
1435:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_16 (*)
1436:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_1 (*)
1437:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_2 (*)
1438:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_3 (*)
1439:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_4 (*)
1440:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_5 (*)
1441:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_6 (*)
1442:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_7 (*)
1443:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_8 (*)
1444:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_9 (*)
1445:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_10 (*)
1446:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_11 (*)
1447:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_12 (*)
1448:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_13 (*)
1449:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_14 (*)
1450:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_15 (*)
1451:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_16 (*)
ARM GAS  /tmp/ccmpGAeh.s 			page 38


1452:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1453:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1454:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
1455:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2 (*)
1456:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3 (*)
1457:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
1458:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
1459:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
1460:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
1461:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
1462:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
1463:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6_5 (*)
1464:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10 (*)
1465:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11 (*)
1466:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12 (*)
1467:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13 (*)
1468:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14 (*)
1469:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15 (*)
1470:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16 (*)
1471:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1472:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1473:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1474:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1475:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
1476:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 688              		.loc 1 1476 1
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 8
 691              		@ frame_needed = 1, uses_anonymous_args = 0
 692              		@ link register save eliminated.
 693 0000 80B4     		push	{r7}
 694              	.LCFI64:
 695              		.cfi_def_cfa_offset 4
 696              		.cfi_offset 7, -4
 697 0002 83B0     		sub	sp, sp, #12
 698              	.LCFI65:
 699              		.cfi_def_cfa_offset 16
 700 0004 00AF     		add	r7, sp, #0
 701              	.LCFI66:
 702              		.cfi_def_cfa_register 7
 703 0006 7860     		str	r0, [r7, #4]
 704 0008 3960     		str	r1, [r7]
1477:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 705              		.loc 1 1477 3
 706 000a 084B     		ldr	r3, .L49
 707 000c 5B68     		ldr	r3, [r3, #4]
 708 000e 23F47C12 		bic	r2, r3, #4128768
 709 0012 7B68     		ldr	r3, [r7, #4]
 710 0014 03F44031 		and	r1, r3, #196608
 711 0018 3B68     		ldr	r3, [r7]
 712 001a 0B43     		orrs	r3, r3, r1
 713 001c 0349     		ldr	r1, .L49
 714 001e 1343     		orrs	r3, r3, r2
 715 0020 4B60     		str	r3, [r1, #4]
1478:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****              (Source & (RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE)) | PLLMul);
1479:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1)
1480:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1SRC)
ARM GAS  /tmp/ccmpGAeh.s 			page 39


1481:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, (RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC),
1482:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****              (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
1483:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
1484:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
1485:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1486:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1*/
1487:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 716              		.loc 1 1487 1
 717 0022 00BF     		nop
 718 0024 0C37     		adds	r7, r7, #12
 719              	.LCFI67:
 720              		.cfi_def_cfa_offset 4
 721 0026 BD46     		mov	sp, r7
 722              	.LCFI68:
 723              		.cfi_def_cfa_register 13
 724              		@ sp needed
 725 0028 80BC     		pop	{r7}
 726              	.LCFI69:
 727              		.cfi_restore 7
 728              		.cfi_def_cfa_offset 0
 729 002a 7047     		bx	lr
 730              	.L50:
 731              		.align	2
 732              	.L49:
 733 002c 00100240 		.word	1073876992
 734              		.cfi_endproc
 735              	.LFE108:
 737              		.section	.text.LL_InitTick,"ax",%progbits
 738              		.align	1
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 743              	LL_InitTick:
 744              	.LFB151:
 745              		.file 2 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h"
   1:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @file    stm32f1xx_ll_utils.h
   4:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief   Header file of UTILS LL module.
   6:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ******************************************************************************
   7:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @attention
   8:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *
   9:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * All rights reserved.
  11:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *
  12:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * in the root directory of this software component.
  14:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *
  16:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ******************************************************************************
  17:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   @verbatim
  18:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ==============================================================================
  19:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                      ##### How to use this driver #####
  20:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ==============================================================================
  21:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****     [..]
  22:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****     The LL UTILS driver contains a set of generic APIs that can be
ARM GAS  /tmp/ccmpGAeh.s 			page 40


  23:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****     used by user:
  24:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****       (+) Device electronic signature
  25:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****       (+) Timing functions
  26:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****       (+) PLL configuration functions
  27:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  28:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   @endverbatim
  29:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ******************************************************************************
  30:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  31:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  32:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #ifndef __STM32F1xx_LL_UTILS_H
  34:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define __STM32F1xx_LL_UTILS_H
  35:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  36:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #ifdef __cplusplus
  37:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** extern "C" {
  38:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #endif
  39:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  40:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Includes ------------------------------------------------------------------*/
  41:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #include "stm32f1xx.h"
  42:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  43:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @addtogroup STM32F1xx_LL_Driver
  44:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  45:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  46:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  47:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL UTILS
  48:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  49:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  50:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  51:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Private types -------------------------------------------------------------*/
  52:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Private variables ---------------------------------------------------------*/
  53:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  54:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Private constants ---------------------------------------------------------*/
  55:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_Private_Constants UTILS Private Constants
  56:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  57:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  58:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  59:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Max delay can be used in LL_mDelay */
  60:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define LL_MAX_DELAY                  0xFFFFFFFFU
  61:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  62:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  63:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****  * @brief Unique device ID register base address
  64:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****  */
  65:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define UID_BASE_ADDRESS              UID_BASE
  66:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  67:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  68:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****  * @brief Flash size data register base address
  69:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****  */
  70:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define FLASHSIZE_BASE_ADDRESS        FLASHSIZE_BASE
  71:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  72:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  73:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
  74:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  75:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  76:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Private macros ------------------------------------------------------------*/
  77:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_Private_Macros UTILS Private Macros
  78:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  79:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
ARM GAS  /tmp/ccmpGAeh.s 			page 41


  80:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  81:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
  82:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  83:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Exported types ------------------------------------------------------------*/
  84:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_ES_INIT UTILS Exported structures
  85:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  86:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  87:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  88:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  UTILS PLL structure definition
  89:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  90:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** typedef struct
  91:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
  92:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t PLLMul;   /*!< Multiplication factor for PLL VCO input clock.
  93:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           This parameter can be a value of @ref RCC_LL_EC_PLL_MUL
  94:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  95:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           This feature can be modified afterwards using unitary function
  96:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           @ref LL_RCC_PLL_ConfigDomain_SYS(). */
  97:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  98:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t Prediv;   /*!< Division factor for HSE used as PLL clock source.
  99:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           This parameter can be a value of @ref RCC_LL_EC_PREDIV_DIV
 100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           This feature can be modified afterwards using unitary function
 102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           @ref LL_RCC_PLL_ConfigDomain_SYS(). */
 103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** } LL_UTILS_PLLInitTypeDef;
 104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  UTILS System, AHB and APB buses clock configuration structure definition
 107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** typedef struct
 109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the
 111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV
 112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
 114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        @ref LL_RCC_SetAHBPrescaler(). */
 115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from t
 117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_APB1_DIV
 118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
 120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        @ref LL_RCC_SetAPB1Prescaler(). */
 121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from t
 123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_APB2_DIV
 124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
 126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        @ref LL_RCC_SetAPB2Prescaler(). */
 127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** } LL_UTILS_ClkInitTypeDef;
 129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
 132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Exported constants --------------------------------------------------------*/
 135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants
 136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
ARM GAS  /tmp/ccmpGAeh.s 			page 42


 137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation
 140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define LL_UTILS_HSEBYPASS_OFF        0x00000000U       /*!< HSE Bypass is not enabled             
 143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define LL_UTILS_HSEBYPASS_ON         0x00000001U       /*!< HSE Bypass is enabled                 
 144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
 146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
 150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Exported macro ------------------------------------------------------------*/
 153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Exported functions --------------------------------------------------------*/
 155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions
 156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE
 160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  Get Word0 of the unique device identifier (UID based on 96 bits)
 165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval UID[31:0]
 166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word0(void)
 168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS)));
 170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  Get Word1 of the unique device identifier (UID based on 96 bits)
 174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval UID[63:32]
 175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word1(void)
 177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U))));
 179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  Get Word2 of the unique device identifier (UID based on 96 bits)
 183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval UID[95:64]
 184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word2(void)
 186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U))));
 188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  Get Flash memory size
 192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @note   This bitfield indicates the size of the device Flash memory expressed in
 193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *         Kbytes. As an example, 0x040 corresponds to 64 Kbytes.
ARM GAS  /tmp/ccmpGAeh.s 			page 43


 194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval FLASH_SIZE[15:0]: Flash memory size
 195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetFlashSize(void)
 197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   return (uint16_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS)));
 199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
 204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_EF_DELAY DELAY
 207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  This function configures the Cortex-M SysTick source of the time base.
 212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
 213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @note   When a RTOS is used, it is recommended to avoid changing the SysTick
 214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *         configuration by calling this function, for a delay use rather osDelay RTOS service.
 215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @param  Ticks Number of ticks
 216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval None
 217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
 219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 746              		.loc 2 219 1
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 8
 749              		@ frame_needed = 1, uses_anonymous_args = 0
 750              		@ link register save eliminated.
 751 0000 80B4     		push	{r7}
 752              	.LCFI70:
 753              		.cfi_def_cfa_offset 4
 754              		.cfi_offset 7, -4
 755 0002 83B0     		sub	sp, sp, #12
 756              	.LCFI71:
 757              		.cfi_def_cfa_offset 16
 758 0004 00AF     		add	r7, sp, #0
 759              	.LCFI72:
 760              		.cfi_def_cfa_register 7
 761 0006 7860     		str	r0, [r7, #4]
 762 0008 3960     		str	r1, [r7]
 220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   /* Configure the SysTick to have interrupt in 1ms time base */
 221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 763              		.loc 2 221 46
 764 000a 7A68     		ldr	r2, [r7, #4]
 765 000c 3B68     		ldr	r3, [r7]
 766 000e B2FBF3F3 		udiv	r3, r2, r3
 767              		.loc 2 221 10
 768 0012 074A     		ldr	r2, .L52
 769              		.loc 2 221 20
 770 0014 013B     		subs	r3, r3, #1
 771              		.loc 2 221 18
 772 0016 5360     		str	r3, [r2, #4]
 222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 773              		.loc 2 222 10
ARM GAS  /tmp/ccmpGAeh.s 			page 44


 774 0018 054B     		ldr	r3, .L52
 775              		.loc 2 222 18
 776 001a 0022     		movs	r2, #0
 777 001c 9A60     		str	r2, [r3, #8]
 223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 778              		.loc 2 223 10
 779 001e 044B     		ldr	r3, .L52
 780              		.loc 2 223 18
 781 0020 0522     		movs	r2, #5
 782 0022 1A60     		str	r2, [r3]
 224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                    SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
 225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 783              		.loc 2 225 1
 784 0024 00BF     		nop
 785 0026 0C37     		adds	r7, r7, #12
 786              	.LCFI73:
 787              		.cfi_def_cfa_offset 4
 788 0028 BD46     		mov	sp, r7
 789              	.LCFI74:
 790              		.cfi_def_cfa_register 13
 791              		@ sp needed
 792 002a 80BC     		pop	{r7}
 793              	.LCFI75:
 794              		.cfi_restore 7
 795              		.cfi_def_cfa_offset 0
 796 002c 7047     		bx	lr
 797              	.L53:
 798 002e 00BF     		.align	2
 799              	.L52:
 800 0030 10E000E0 		.word	-536813552
 801              		.cfi_endproc
 802              	.LFE151:
 804              		.section	.text.LL_FLASH_SetLatency,"ax",%progbits
 805              		.align	1
 806              		.syntax unified
 807              		.thumb
 808              		.thumb_func
 810              	LL_FLASH_SetLatency:
 811              	.LFB166:
 812              		.file 3 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h"
   1:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @file    stm32f1xx_ll_system.h
   4:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
   7:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ******************************************************************************
   8:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @attention
   9:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
  10:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * Copyright (c) 2016 STMicroelectronics.
  11:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * All rights reserved.
  12:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
  13:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * in the root directory of this software component.
  15:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
  17:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ******************************************************************************
ARM GAS  /tmp/ccmpGAeh.s 			page 45


  18:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   @verbatim
  19:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ==============================================================================
  20:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****                      ##### How to use this driver #####
  21:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ==============================================================================
  22:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****     [..]
  23:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  24:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****     used by user:
  25:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  26:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****       (+) Access to DBGCMU registers
  27:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****       (+) Access to SYSCFG registers
  28:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  29:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   @endverbatim
  30:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  32:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  33:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #ifndef __STM32F1xx_LL_SYSTEM_H
  35:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define __STM32F1xx_LL_SYSTEM_H
  36:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  37:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** extern "C" {
  39:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif
  40:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  41:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #include "stm32f1xx.h"
  43:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  44:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @addtogroup STM32F1xx_LL_Driver
  45:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  46:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  47:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  48:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined (FLASH) || defined (DBGMCU)
  49:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  50:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  52:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  53:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  54:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  57:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  60:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  61:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  62:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
  63:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
  64:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  65:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  66:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  67:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  68:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  69:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  70:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  71:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  72:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  73:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  74:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
ARM GAS  /tmp/ccmpGAeh.s 			page 46


  75:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  76:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
  77:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  78:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  79:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
  80:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
  81:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
  82:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
  83:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
  84:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
  85:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
  86:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  87:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  88:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
  89:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  90:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  91:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_CR_DBG_TIM2_STOP          /*!< TIM2 counter stopp
  92:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_CR_DBG_TIM3_STOP          /*!< TIM3 counter stopp
  93:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_CR_DBG_TIM4_STOP          /*!< TIM4 counter stopp
  94:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM5_STOP)
  95:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_CR_DBG_TIM5_STOP          /*!< TIM5 counter stopp
  96:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM5_STOP */
  97:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM6_STOP)
  98:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_CR_DBG_TIM6_STOP          /*!< TIM6 counter stopp
  99:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM6_STOP */
 100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM7_STOP)
 101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_CR_DBG_TIM7_STOP          /*!< TIM7 counter stopp
 102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM7_STOP */
 103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM12_STOP)
 104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_CR_DBG_TIM12_STOP         /*!< TIM12 counter stop
 105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM12_STOP */
 106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM13_STOP)
 107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_CR_DBG_TIM13_STOP         /*!< TIM13 counter stop
 108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM13_STOP */
 109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM14_STOP)
 110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_CR_DBG_TIM14_STOP         /*!< TIM14 counter stop
 111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM14_STOP */
 112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_CR_DBG_WWDG_STOP          /*!< Debug Window Watch
 113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_CR_DBG_IWDG_STOP          /*!< Debug Independent 
 114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS timeout
 115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
 116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS timeout
 117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT */
 118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_CAN1_STOP)
 119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN1_STOP      DBGMCU_CR_DBG_CAN1_STOP          /*!< CAN1 debug stopped
 120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_CAN1_STOP */
 121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_CAN2_STOP)
 122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN2_STOP      DBGMCU_CR_DBG_CAN2_STOP          /*!< CAN2 debug stopped
 123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_CAN2_STOP */
 124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_CR_DBG_TIM1_STOP   /*!< TIM1 counter stopped when
ARM GAS  /tmp/ccmpGAeh.s 			page 47


 132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM8_STOP)
 133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_CR_DBG_TIM8_STOP   /*!< TIM8 counter stopped when
 134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_CAN1_STOP */
 135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM9_STOP)
 136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM9_STOP      DBGMCU_CR_DBG_TIM9_STOP   /*!< TIM9 counter stopped when
 137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM9_STOP */
 138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM10_STOP)
 139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM10_STOP     DBGMCU_CR_DBG_TIM10_STOP   /*!< TIM10 counter stopped wh
 140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM10_STOP */
 141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM11_STOP)
 142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM11_STOP     DBGMCU_CR_DBG_TIM11_STOP   /*!< TIM11 counter stopped wh
 143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM11_STOP */
 144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM15_STOP)
 145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_CR_DBG_TIM15_STOP   /*!< TIM15 counter stopped wh
 146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM15_STOP */
 147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM16_STOP)
 148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_CR_DBG_TIM16_STOP   /*!< TIM16 counter stopped wh
 149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM16_STOP */
 150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM17_STOP)
 151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_CR_DBG_TIM17_STOP   /*!< TIM17 counter stopped wh
 152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM17_STOP */
 153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY)
 161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
 162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0     /*!< FLASH One Latency cycle */
 163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1     /*!< FLASH Two wait states */
 164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #else
 165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* FLASH_ACR_LATENCY */
 166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Return the device identifier
ARM GAS  /tmp/ccmpGAeh.s 			page 48


 189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For Low Density devices, the device ID is 0x412
 190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For Medium Density devices, the device ID is 0x410
 191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For High Density devices, the device ID is 0x414
 192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For XL Density devices, the device ID is 0x430
 193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For Connectivity Line devices, the device ID is 0x418
 194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
 196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Return the device revision identifier
 204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note This field indicates the revision of the device.
 205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA -> 0x1000,for Low Density devices
 206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA -> 0x0000, revB -> 0x2000, revZ -> 0x2001, rev1,2,3,X or 
 207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA or 1 -> 0x1000, revZ -> 0x1001,rev1,2,3,X or Y -> 0x1003,
 208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA or 1 -> 0x1003,for XL Density devices
 209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA -> 0x1000, revZ -> 0x1001 for  Connectivity line devices
 210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
 221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 226:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 227:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 228:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 229:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 230:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 231:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 232:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 233:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 234:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 235:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 236:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 237:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 238:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 239:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 240:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 241:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 242:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 243:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 244:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 245:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
ARM GAS  /tmp/ccmpGAeh.s 			page 49


 246:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 247:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 248:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 249:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 250:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 251:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 252:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 253:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 254:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 255:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 256:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 257:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 258:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 259:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 260:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 261:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 262:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 263:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 264:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 265:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 266:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 267:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 268:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 269:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 270:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 271:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 272:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 273:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 274:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 275:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 276:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 277:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 278:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 279:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Set Trace pin assignment control
 280:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
 281:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
 282:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
 283:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
 284:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
 285:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
 286:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
 287:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
 288:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 289:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 290:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
 291:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 292:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
 293:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 294:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 295:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 296:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Get Trace pin assignment control
 297:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
 298:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
 299:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 300:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
 301:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
 302:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
ARM GAS  /tmp/ccmpGAeh.s 			page 50


 303:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
 304:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
 305:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 306:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
 307:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 308:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
 309:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 310:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 311:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 312:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
 313:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR_APB1      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 314:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 315:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 316:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 317:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 318:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 319:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 320:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 321:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 322:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 323:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 324:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 325:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 326:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 327:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 328:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph
 329:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 330:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 331:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
 332:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
 333:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP
 334:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
 335:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
 336:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP
 337:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP
 338:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP
 339:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 340:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 341:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 342:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
 343:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
 344:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
 345:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
 346:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         (*) value not defined in all devices.
 347:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 348:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 349:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
 350:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 351:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, Periphs);
 352:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 353:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 354:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 355:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
 356:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR_APB1      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 357:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 358:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 359:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
ARM GAS  /tmp/ccmpGAeh.s 			page 51


 360:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 361:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 362:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 363:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 364:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 365:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 366:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 367:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 368:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 369:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 370:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 371:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph
 372:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 373:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 374:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
 375:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
 376:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP
 377:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
 378:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
 379:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP
 380:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP
 381:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP
 382:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
 383:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 384:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 385:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 386:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
 387:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
 388:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
 389:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
 390:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         (*) value not defined in all devices.
 391:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 392:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 393:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
 394:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 395:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, Periphs);
 396:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 397:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 398:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 399:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
 400:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR_APB2      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 401:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 402:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 403:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 404:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 405:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 406:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 407:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph
 408:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 409:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
 410:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
 411:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
 412:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
 413:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
 414:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*)
 415:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP (*)
 416:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*)
ARM GAS  /tmp/ccmpGAeh.s 			page 52


 417:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
 418:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         (*) value not defined in all devices.
 419:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 420:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 421:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
 422:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 423:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, Periphs);
 424:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 425:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 426:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 427:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
 428:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR_APB2      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 429:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 430:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 431:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 432:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 433:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 434:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 435:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph
 436:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 437:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
 438:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
 439:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
 440:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
 441:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
 442:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*)
 443:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP (*)
 444:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*)
 445:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
 446:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         (*) value not defined in all devices.
 447:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 448:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 449:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
 450:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 451:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, Periphs);
 452:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 453:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 454:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 455:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 456:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 457:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY)
 458:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
 459:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 460:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 461:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 462:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 463:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Set FLASH Latency
 464:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
 465:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
 466:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 467:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 468:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
 469:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 470:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 471:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
 472:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 813              		.loc 3 472 1
ARM GAS  /tmp/ccmpGAeh.s 			page 53


 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 8
 816              		@ frame_needed = 1, uses_anonymous_args = 0
 817              		@ link register save eliminated.
 818 0000 80B4     		push	{r7}
 819              	.LCFI76:
 820              		.cfi_def_cfa_offset 4
 821              		.cfi_offset 7, -4
 822 0002 83B0     		sub	sp, sp, #12
 823              	.LCFI77:
 824              		.cfi_def_cfa_offset 16
 825 0004 00AF     		add	r7, sp, #0
 826              	.LCFI78:
 827              		.cfi_def_cfa_register 7
 828 0006 7860     		str	r0, [r7, #4]
 473:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 829              		.loc 3 473 3
 830 0008 064B     		ldr	r3, .L55
 831 000a 1B68     		ldr	r3, [r3]
 832 000c 23F00702 		bic	r2, r3, #7
 833 0010 0449     		ldr	r1, .L55
 834 0012 7B68     		ldr	r3, [r7, #4]
 835 0014 1343     		orrs	r3, r3, r2
 836 0016 0B60     		str	r3, [r1]
 474:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 837              		.loc 3 474 1
 838 0018 00BF     		nop
 839 001a 0C37     		adds	r7, r7, #12
 840              	.LCFI79:
 841              		.cfi_def_cfa_offset 4
 842 001c BD46     		mov	sp, r7
 843              	.LCFI80:
 844              		.cfi_def_cfa_register 13
 845              		@ sp needed
 846 001e 80BC     		pop	{r7}
 847              	.LCFI81:
 848              		.cfi_restore 7
 849              		.cfi_def_cfa_offset 0
 850 0020 7047     		bx	lr
 851              	.L56:
 852 0022 00BF     		.align	2
 853              	.L55:
 854 0024 00200240 		.word	1073881088
 855              		.cfi_endproc
 856              	.LFE166:
 858              		.section	.text.LL_FLASH_GetLatency,"ax",%progbits
 859              		.align	1
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 864              	LL_FLASH_GetLatency:
 865              	.LFB167:
 475:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 476:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 477:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Get FLASH Latency
 478:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
 479:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /tmp/ccmpGAeh.s 			page 54


 480:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 481:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 482:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
 483:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 484:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 485:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 866              		.loc 3 485 1
 867              		.cfi_startproc
 868              		@ args = 0, pretend = 0, frame = 0
 869              		@ frame_needed = 1, uses_anonymous_args = 0
 870              		@ link register save eliminated.
 871 0000 80B4     		push	{r7}
 872              	.LCFI82:
 873              		.cfi_def_cfa_offset 4
 874              		.cfi_offset 7, -4
 875 0002 00AF     		add	r7, sp, #0
 876              	.LCFI83:
 877              		.cfi_def_cfa_register 7
 486:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 878              		.loc 3 486 21
 879 0004 034B     		ldr	r3, .L59
 880 0006 1B68     		ldr	r3, [r3]
 881              		.loc 3 486 10
 882 0008 03F00703 		and	r3, r3, #7
 487:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 883              		.loc 3 487 1
 884 000c 1846     		mov	r0, r3
 885 000e BD46     		mov	sp, r7
 886              	.LCFI84:
 887              		.cfi_def_cfa_register 13
 888              		@ sp needed
 889 0010 80BC     		pop	{r7}
 890              	.LCFI85:
 891              		.cfi_restore 7
 892              		.cfi_def_cfa_offset 0
 893 0012 7047     		bx	lr
 894              	.L60:
 895              		.align	2
 896              	.L59:
 897 0014 00200240 		.word	1073881088
 898              		.cfi_endproc
 899              	.LFE167:
 901              		.section	.text.LL_Init1msTick,"ax",%progbits
 902              		.align	1
 903              		.global	LL_Init1msTick
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 908              	LL_Init1msTick:
 909              	.LFB174:
 910              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c"
   1:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @file    stm32f1xx_ll_utils.c
   4:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief   UTILS LL module driver.
   6:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ******************************************************************************
ARM GAS  /tmp/ccmpGAeh.s 			page 55


   7:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @attention
   8:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *
   9:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * All rights reserved.
  11:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *
  12:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * in the root directory of this software component.
  14:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *
  16:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ******************************************************************************
  17:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  18:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  19:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Includes ------------------------------------------------------------------*/
  20:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #include "stm32f1xx_ll_rcc.h"
  21:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #include "stm32f1xx_ll_utils.h"
  22:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #include "stm32f1xx_ll_system.h"
  23:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #ifdef  USE_FULL_ASSERT
  24:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #include "stm32_assert.h"
  25:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
  26:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define assert_param(expr) ((void)0U)
  27:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif
  28:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  29:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup STM32F1xx_LL_Driver
  30:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
  31:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  32:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  33:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL
  34:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
  35:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  36:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  37:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private types -------------------------------------------------------------*/
  38:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private variables ---------------------------------------------------------*/
  39:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private constants ---------------------------------------------------------*/
  40:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Constants
  41:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
  42:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  43:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  44:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Defines used for PLL range */
  45:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_PLL_OUTPUT_MAX        RCC_MAX_FREQUENCY    /*!< Frequency max for PLL output, in Hz  
  46:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_PLL2_OUTPUT_MAX       RCC_MAX_FREQUENCY    /*!< Frequency max for PLL2 output, in Hz 
  47:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  48:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Defines used for HSE range */
  49:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_HSE_FREQUENCY_MIN     RCC_HSE_MIN       /*!< Frequency min for HSE frequency, in Hz  
  50:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_HSE_FREQUENCY_MAX     RCC_HSE_MAX       /*!< Frequency max for HSE frequency, in Hz  
  51:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  52:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Defines used for FLASH latency according to HCLK Frequency */
  53:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
  54:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_LATENCY1_FREQ         24000000U        /*!< SYSCLK frequency to set FLASH latency 1 *
  55:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_LATENCY2_FREQ         48000000U        /*!< SYSCLK frequency to set FLASH latency 2 *
  56:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
  57:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /*!< No Latency Configuration in this device */
  58:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif
  59:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
  60:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
  61:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  62:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Macros
ARM GAS  /tmp/ccmpGAeh.s 			page 56


  64:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
  65:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  66:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1)   \
  67:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2)   \
  68:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4)   \
  69:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8)   \
  70:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16)  \
  71:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64)  \
  72:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \
  73:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \
  74:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512))
  75:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  76:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \
  77:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_2) \
  78:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_4) \
  79:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_8) \
  80:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_16))
  81:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  82:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_APB2_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB2_DIV_1) \
  83:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_2) \
  84:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_4) \
  85:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_8) \
  86:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_16))
  87:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  88:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_CFGR_PLLMULL6_5)
  89:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PLLMUL_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL_MUL_4) \
  90:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_5) \
  91:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_6) \
  92:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_7) \
  93:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_8) \
  94:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_9) \
  95:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_6_5))
  96:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
  97:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PLLMUL_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL_MUL_2) \
  98:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_3) \
  99:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_4) \
 100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_5) \
 101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_6) \
 102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_7) \
 103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_8) \
 104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_9) \
 105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_10) \
 106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_11) \
 107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_12) \
 108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_13) \
 109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_14) \
 110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_15) \
 111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_16))
 112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_CFGR_PLLMULL6_5 */
 113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_CFGR2_PREDIV1)
 115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PREDIV_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PREDIV_DIV_1)  || ((__VALUE__) 
 116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_3)  || ((__VALUE__) 
 117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_5)  || ((__VALUE__) 
 118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_7)  || ((__VALUE__) 
 119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_9)  || ((__VALUE__) 
 120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_11) || ((__VALUE__) 
ARM GAS  /tmp/ccmpGAeh.s 			page 57


 121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_13) || ((__VALUE__) 
 122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_15) || ((__VALUE__) 
 123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
 124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PREDIV_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PREDIV_DIV_1)  || ((__VALUE__) 
 125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /*RCC_PREDIV1_DIV_2_16_SUPPORT*/
 126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((__VALUE__) <= UTILS_PLL_OUTPUT_MAX)
 128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLL2_SUPPORT)
 130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PLL2MUL_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL2_MUL_8) \
 131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                            || ((__VALUE__) == LL_RCC_PLL2_MUL_9) \
 132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                            || ((__VALUE__) == LL_RCC_PLL2_MUL_10) \
 133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                            || ((__VALUE__) == LL_RCC_PLL2_MUL_11) \
 134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                            || ((__VALUE__) == LL_RCC_PLL2_MUL_12) \
 135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                            || ((__VALUE__) == LL_RCC_PLL2_MUL_13) \
 136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                            || ((__VALUE__) == LL_RCC_PLL2_MUL_14) \
 137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                            || ((__VALUE__) == LL_RCC_PLL2_MUL_16) \
 138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                            || ((__VALUE__) == LL_RCC_PLL2_MUL_20))
 139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PREDIV2_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_HSE_PREDIV2_DIV_1)  || ((__VAL
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                               ((__VALUE__) == LL_RCC_HSE_PREDIV2_DIV_3)  || ((__VAL
 142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                               ((__VALUE__) == LL_RCC_HSE_PREDIV2_DIV_5)  || ((__VAL
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                               ((__VALUE__) == LL_RCC_HSE_PREDIV2_DIV_7)  || ((__VAL
 144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                               ((__VALUE__) == LL_RCC_HSE_PREDIV2_DIV_9)  || ((__VAL
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                               ((__VALUE__) == LL_RCC_HSE_PREDIV2_DIV_11) || ((__VAL
 146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                               ((__VALUE__) == LL_RCC_HSE_PREDIV2_DIV_13) || ((__VAL
 147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                               ((__VALUE__) == LL_RCC_HSE_PREDIV2_DIV_15) || ((__VAL
 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PLL2_FREQUENCY(__VALUE__) ((__VALUE__) <= UTILS_PLL2_OUTPUT_MAX)
 150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLL2_SUPPORT */
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \
 153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF))
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && (
 156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private function prototypes -----------------------------------------------*/
 160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @defgroup UTILS_LL_Private_Functions UTILS Private functions
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static uint32_t    UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency,
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                                LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct);
 165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_PLL_HSE_ConfigSystemClock(uint32_t PLL_InputFrequency, uint32_t HSEBypass,
 166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                                    LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                                    LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct);
 168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLL2_SUPPORT)
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static uint32_t    UTILS_GetPLL2OutputFrequency(uint32_t PLL2_InputFrequency,
 170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                                 LL_UTILS_PLLInitTypeDef *UTILS_PLL2InitStruct);
 171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLL2_SUPPORT */
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDe
 173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_PLL_IsBusy(void);
 174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
ARM GAS  /tmp/ccmpGAeh.s 			page 58


 178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Exported functions --------------------------------------------------------*/
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_Exported_Functions
 180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_EF_DELAY
 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function configures the Cortex-M SysTick source to have 1ms time base.
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   When a RTOS is used, it is recommended to avoid changing the Systick
 190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         configuration by calling this function, for a delay use rather osDelay RTOS service.
 191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HCLKFrequency HCLK frequency in Hz
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_Get
 193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval None
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** void LL_Init1msTick(uint32_t HCLKFrequency)
 196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 911              		.loc 4 196 1
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 8
 914              		@ frame_needed = 1, uses_anonymous_args = 0
 915 0000 80B5     		push	{r7, lr}
 916              	.LCFI86:
 917              		.cfi_def_cfa_offset 8
 918              		.cfi_offset 7, -8
 919              		.cfi_offset 14, -4
 920 0002 82B0     		sub	sp, sp, #8
 921              	.LCFI87:
 922              		.cfi_def_cfa_offset 16
 923 0004 00AF     		add	r7, sp, #0
 924              	.LCFI88:
 925              		.cfi_def_cfa_register 7
 926 0006 7860     		str	r0, [r7, #4]
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Use frequency provided in argument */
 198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   LL_InitTick(HCLKFrequency, 1000U);
 927              		.loc 4 198 3
 928 0008 4FF47A71 		mov	r1, #1000
 929 000c 7868     		ldr	r0, [r7, #4]
 930 000e FFF7FEFF 		bl	LL_InitTick
 199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 931              		.loc 4 199 1
 932 0012 00BF     		nop
 933 0014 0837     		adds	r7, r7, #8
 934              	.LCFI89:
 935              		.cfi_def_cfa_offset 8
 936 0016 BD46     		mov	sp, r7
 937              	.LCFI90:
 938              		.cfi_def_cfa_register 13
 939              		@ sp needed
 940 0018 80BD     		pop	{r7, pc}
 941              		.cfi_endproc
 942              	.LFE174:
 944              		.section	.text.LL_mDelay,"ax",%progbits
 945              		.align	1
 946              		.global	LL_mDelay
ARM GAS  /tmp/ccmpGAeh.s 			page 59


 947              		.syntax unified
 948              		.thumb
 949              		.thumb_func
 951              	LL_mDelay:
 952              	.LFB175:
 200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function provides accurate delay (in milliseconds) based
 203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         on SysTick counter flag
 204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   When a RTOS is used, it is recommended to avoid using blocking delay
 205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         and use rather osDelay service.
 206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   To respect 1ms timebase, user should call @ref LL_Init1msTick function which
 207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         will configure Systick to 1ms
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  Delay specifies the delay time length, in milliseconds.
 209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval None
 210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** void LL_mDelay(uint32_t Delay)
 212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 953              		.loc 4 212 1
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 16
 956              		@ frame_needed = 1, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 958 0000 80B4     		push	{r7}
 959              	.LCFI91:
 960              		.cfi_def_cfa_offset 4
 961              		.cfi_offset 7, -4
 962 0002 85B0     		sub	sp, sp, #20
 963              	.LCFI92:
 964              		.cfi_def_cfa_offset 24
 965 0004 00AF     		add	r7, sp, #0
 966              	.LCFI93:
 967              		.cfi_def_cfa_register 7
 968 0006 7860     		str	r0, [r7, #4]
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 969              		.loc 4 213 31
 970 0008 0E4B     		ldr	r3, .L66
 971 000a 1B68     		ldr	r3, [r3]
 972              		.loc 4 213 18
 973 000c FB60     		str	r3, [r7, #12]
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Add this code to indicate that local variable is not used */
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ((void)tmp);
 974              		.loc 4 215 4
 975 000e FB68     		ldr	r3, [r7, #12]
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Add a period to guaranty minimum wait */
 218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (Delay < LL_MAX_DELAY)
 976              		.loc 4 218 6
 977 0010 7B68     		ldr	r3, [r7, #4]
 978 0012 B3F1FF3F 		cmp	r3, #-1
 979 0016 0CD0     		beq	.L64
 219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     Delay++;
 980              		.loc 4 220 10
 981 0018 7B68     		ldr	r3, [r7, #4]
 982 001a 0133     		adds	r3, r3, #1
 983 001c 7B60     		str	r3, [r7, #4]
ARM GAS  /tmp/ccmpGAeh.s 			page 60


 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   while (Delay)
 984              		.loc 4 223 9
 985 001e 08E0     		b	.L64
 986              	.L65:
 224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 987              		.loc 4 225 17
 988 0020 084B     		ldr	r3, .L66
 989 0022 1B68     		ldr	r3, [r3]
 990              		.loc 4 225 24
 991 0024 03F48033 		and	r3, r3, #65536
 992              		.loc 4 225 8
 993 0028 002B     		cmp	r3, #0
 994 002a 02D0     		beq	.L64
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       Delay--;
 995              		.loc 4 227 12
 996 002c 7B68     		ldr	r3, [r7, #4]
 997 002e 013B     		subs	r3, r3, #1
 998 0030 7B60     		str	r3, [r7, #4]
 999              	.L64:
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 1000              		.loc 4 223 9
 1001 0032 7B68     		ldr	r3, [r7, #4]
 1002 0034 002B     		cmp	r3, #0
 1003 0036 F3D1     		bne	.L65
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1004              		.loc 4 230 1
 1005 0038 00BF     		nop
 1006 003a 00BF     		nop
 1007 003c 1437     		adds	r7, r7, #20
 1008              	.LCFI94:
 1009              		.cfi_def_cfa_offset 4
 1010 003e BD46     		mov	sp, r7
 1011              	.LCFI95:
 1012              		.cfi_def_cfa_register 13
 1013              		@ sp needed
 1014 0040 80BC     		pop	{r7}
 1015              	.LCFI96:
 1016              		.cfi_restore 7
 1017              		.cfi_def_cfa_offset 0
 1018 0042 7047     		bx	lr
 1019              	.L67:
 1020              		.align	2
 1021              	.L66:
 1022 0044 10E000E0 		.word	-536813552
 1023              		.cfi_endproc
 1024              	.LFE175:
 1026              		.section	.text.LL_SetSystemCoreClock,"ax",%progbits
 1027              		.align	1
 1028              		.global	LL_SetSystemCoreClock
 1029              		.syntax unified
 1030              		.thumb
ARM GAS  /tmp/ccmpGAeh.s 			page 61


 1031              		.thumb_func
 1033              	LL_SetSystemCoreClock:
 1034              	.LFB176:
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_EF_SYSTEM
 237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *  @brief    System Configuration functions
 238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *
 239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   @verbatim
 240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****  ===============================================================================
 241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****            ##### System Configuration functions #####
 242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****  ===============================================================================
 243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     [..]
 244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****          System, AHB and APB buses clocks configuration
 245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is RCC_MAX_FREQUENCY Hz.
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   @endverbatim
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   @internal
 249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly:
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) +-----------------------------------------------+
 251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) | Latency       | SYSCLK clock frequency (MHz)  |
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |---------------|-------------------------------|
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |---------------|-------------------------------|
 255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |---------------|-------------------------------|
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) +-----------------------------------------------+
 259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   @endinternal
 260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function sets directly SystemCoreClock CMSIS variable.
 265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   Variable can be calculated also through SystemCoreClockUpdate function.
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval None
 268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1035              		.loc 4 270 1
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 8
 1038              		@ frame_needed = 1, uses_anonymous_args = 0
 1039              		@ link register save eliminated.
 1040 0000 80B4     		push	{r7}
 1041              	.LCFI97:
 1042              		.cfi_def_cfa_offset 4
 1043              		.cfi_offset 7, -4
 1044 0002 83B0     		sub	sp, sp, #12
 1045              	.LCFI98:
 1046              		.cfi_def_cfa_offset 16
 1047 0004 00AF     		add	r7, sp, #0
 1048              	.LCFI99:
ARM GAS  /tmp/ccmpGAeh.s 			page 62


 1049              		.cfi_def_cfa_register 7
 1050 0006 7860     		str	r0, [r7, #4]
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* HCLK clock frequency */
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   SystemCoreClock = HCLKFrequency;
 1051              		.loc 4 272 19
 1052 0008 034A     		ldr	r2, .L69
 1053 000a 7B68     		ldr	r3, [r7, #4]
 1054 000c 1360     		str	r3, [r2]
 273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1055              		.loc 4 273 1
 1056 000e 00BF     		nop
 1057 0010 0C37     		adds	r7, r7, #12
 1058              	.LCFI100:
 1059              		.cfi_def_cfa_offset 4
 1060 0012 BD46     		mov	sp, r7
 1061              	.LCFI101:
 1062              		.cfi_def_cfa_register 13
 1063              		@ sp needed
 1064 0014 80BC     		pop	{r7}
 1065              	.LCFI102:
 1066              		.cfi_restore 7
 1067              		.cfi_def_cfa_offset 0
 1068 0016 7047     		bx	lr
 1069              	.L70:
 1070              		.align	2
 1071              	.L69:
 1072 0018 00000000 		.word	SystemCoreClock
 1073              		.cfi_endproc
 1074              	.LFE176:
 1076              		.section	.text.LL_SetFlashLatency,"ax",%progbits
 1077              		.align	1
 1078              		.global	LL_SetFlashLatency
 1079              		.syntax unified
 1080              		.thumb
 1081              		.thumb_func
 1083              	LL_SetFlashLatency:
 1084              	.LFB177:
 274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Update number of Flash wait states in line with new frequency and current
 277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****             voltage range.
 278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  Frequency  SYSCLK frequency
 279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: Latency has been modified
 281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Latency cannot be modified
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** ErrorStatus LL_SetFlashLatency(uint32_t Frequency)
 285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1085              		.loc 4 285 1
 1086              		.cfi_startproc
 1087              		@ args = 0, pretend = 0, frame = 24
 1088              		@ frame_needed = 1, uses_anonymous_args = 0
 1089 0000 80B5     		push	{r7, lr}
 1090              	.LCFI103:
 1091              		.cfi_def_cfa_offset 8
 1092              		.cfi_offset 7, -8
ARM GAS  /tmp/ccmpGAeh.s 			page 63


 1093              		.cfi_offset 14, -4
 1094 0002 86B0     		sub	sp, sp, #24
 1095              	.LCFI104:
 1096              		.cfi_def_cfa_offset 32
 1097 0004 00AF     		add	r7, sp, #0
 1098              	.LCFI105:
 1099              		.cfi_def_cfa_register 7
 1100 0006 7860     		str	r0, [r7, #4]
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t timeout;
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t getlatency;
 288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t latency = LL_FLASH_LATENCY_0; /* default value 0WS */
 1101              		.loc 4 288 12
 1102 0008 0023     		movs	r3, #0
 1103 000a 3B61     		str	r3, [r7, #16]
 289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1104              		.loc 4 289 15
 1105 000c 0023     		movs	r3, #0
 1106 000e FB73     		strb	r3, [r7, #15]
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Frequency cannot be equal to 0 */
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (Frequency == 0U)
 1107              		.loc 4 292 6
 1108 0010 7B68     		ldr	r3, [r7, #4]
 1109 0012 002B     		cmp	r3, #0
 1110 0014 02D1     		bne	.L72
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 1111              		.loc 4 294 12
 1112 0016 0123     		movs	r3, #1
 1113 0018 FB73     		strb	r3, [r7, #15]
 1114 001a 2DE0     		b	.L73
 1115              	.L72:
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   else
 297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (Frequency > UTILS_LATENCY2_FREQ)
 1116              		.loc 4 298 8
 1117 001c 7B68     		ldr	r3, [r7, #4]
 1118 001e 194A     		ldr	r2, .L81
 1119 0020 9342     		cmp	r3, r2
 1120 0022 02D9     		bls	.L74
 299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* 48 < SYSCLK <= 72 => 2WS (3 CPU cycles) */
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       latency = LL_FLASH_LATENCY_2;
 1121              		.loc 4 301 15
 1122 0024 0223     		movs	r3, #2
 1123 0026 3B61     		str	r3, [r7, #16]
 1124 0028 08E0     		b	.L75
 1125              	.L74:
 302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     else
 304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       if (Frequency > UTILS_LATENCY1_FREQ)
 1126              		.loc 4 305 10
 1127 002a 7B68     		ldr	r3, [r7, #4]
 1128 002c 164A     		ldr	r2, .L81+4
 1129 002e 9342     		cmp	r3, r2
ARM GAS  /tmp/ccmpGAeh.s 			page 64


 1130 0030 02D9     		bls	.L76
 306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* 24 < SYSCLK <= 48 => 1WS (2 CPU cycles) */
 308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_1;
 1131              		.loc 4 308 17
 1132 0032 0123     		movs	r3, #1
 1133 0034 3B61     		str	r3, [r7, #16]
 1134 0036 01E0     		b	.L75
 1135              	.L76:
 309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       else
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* else SYSCLK < 24MHz default LL_FLASH_LATENCY_0 0WS */
 313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_0;
 1136              		.loc 4 313 17
 1137 0038 0023     		movs	r3, #0
 1138 003a 3B61     		str	r3, [r7, #16]
 1139              	.L75:
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (status != ERROR)
 1140              		.loc 4 317 8
 1141 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1142 003e 012B     		cmp	r3, #1
 1143 0040 1AD0     		beq	.L73
 318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       LL_FLASH_SetLatency(latency);
 1144              		.loc 4 319 7
 1145 0042 3869     		ldr	r0, [r7, #16]
 1146 0044 FFF7FEFF 		bl	LL_FLASH_SetLatency
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Check that the new number of wait states is taken into account to access the Flash
 322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****          memory by reading the FLASH_ACR register */
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       timeout = 2;
 1147              		.loc 4 323 15
 1148 0048 0223     		movs	r3, #2
 1149 004a 7B61     		str	r3, [r7, #20]
 1150              	.L78:
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       do
 325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* Wait for Flash latency to be updated */
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         getlatency = LL_FLASH_GetLatency();
 1151              		.loc 4 327 22 discriminator 2
 1152 004c FFF7FEFF 		bl	LL_FLASH_GetLatency
 1153 0050 B860     		str	r0, [r7, #8]
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         timeout--;
 1154              		.loc 4 328 16 discriminator 2
 1155 0052 7B69     		ldr	r3, [r7, #20]
 1156 0054 013B     		subs	r3, r3, #1
 1157 0056 7B61     		str	r3, [r7, #20]
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       while ((getlatency != latency) && (timeout > 0));
 1158              		.loc 4 330 7 discriminator 2
 1159 0058 BA68     		ldr	r2, [r7, #8]
 1160 005a 3B69     		ldr	r3, [r7, #16]
 1161 005c 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccmpGAeh.s 			page 65


 1162 005e 02D0     		beq	.L77
 1163              		.loc 4 330 38 discriminator 1
 1164 0060 7B69     		ldr	r3, [r7, #20]
 1165 0062 002B     		cmp	r3, #0
 1166 0064 F2D1     		bne	.L78
 1167              	.L77:
 331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       if (getlatency != latency)
 1168              		.loc 4 332 10
 1169 0066 BA68     		ldr	r2, [r7, #8]
 1170 0068 3B69     		ldr	r3, [r7, #16]
 1171 006a 9A42     		cmp	r2, r3
 1172 006c 02D0     		beq	.L79
 333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         status = ERROR;
 1173              		.loc 4 334 16
 1174 006e 0123     		movs	r3, #1
 1175 0070 FB73     		strb	r3, [r7, #15]
 1176 0072 01E0     		b	.L73
 1177              	.L79:
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       else
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         status = SUCCESS;
 1178              		.loc 4 338 16
 1179 0074 0023     		movs	r3, #0
 1180 0076 FB73     		strb	r3, [r7, #15]
 1181              	.L73:
 339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1182              		.loc 4 343 10
 1183 0078 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1184              		.loc 4 344 1
 1185 007a 1846     		mov	r0, r3
 1186 007c 1837     		adds	r7, r7, #24
 1187              	.LCFI106:
 1188              		.cfi_def_cfa_offset 8
 1189 007e BD46     		mov	sp, r7
 1190              	.LCFI107:
 1191              		.cfi_def_cfa_register 13
 1192              		@ sp needed
 1193 0080 80BD     		pop	{r7, pc}
 1194              	.L82:
 1195 0082 00BF     		.align	2
 1196              	.L81:
 1197 0084 006CDC02 		.word	48000000
 1198 0088 00366E01 		.word	24000000
 1199              		.cfi_endproc
 1200              	.LFE177:
 1202              		.section	.text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits
 1203              		.align	1
 1204              		.global	LL_PLL_ConfigSystemClock_HSI
 1205              		.syntax unified
ARM GAS  /tmp/ccmpGAeh.s 			page 66


 1206              		.thumb
 1207              		.thumb_func
 1209              	LL_PLL_ConfigSystemClock_HSI:
 1210              	.LFB178:
 345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function configures system clock with HSI as clock source of the PLL
 349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   The application need to ensure that PLL is disabled.
 350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   Function is based on the following formula:
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLL output frequency = ((HSI frequency / PREDIV) * PLLMUL)
 352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PREDIV: Set to 2 for few devices
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLLMUL: The application software must set correctly the PLL multiplication factor to
 354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                   not exceed 72MHz
 355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   FLASH latency can be modified through this function.
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the PLL.
 358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: Max frequency configuration done
 362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Max frequency configuration not done
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
 365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                          LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1211              		.loc 4 366 1
 1212              		.cfi_startproc
 1213              		@ args = 0, pretend = 0, frame = 16
 1214              		@ frame_needed = 1, uses_anonymous_args = 0
 1215 0000 80B5     		push	{r7, lr}
 1216              	.LCFI108:
 1217              		.cfi_def_cfa_offset 8
 1218              		.cfi_offset 7, -8
 1219              		.cfi_offset 14, -4
 1220 0002 84B0     		sub	sp, sp, #16
 1221              	.LCFI109:
 1222              		.cfi_def_cfa_offset 24
 1223 0004 00AF     		add	r7, sp, #0
 1224              	.LCFI110:
 1225              		.cfi_def_cfa_register 7
 1226 0006 7860     		str	r0, [r7, #4]
 1227 0008 3960     		str	r1, [r7]
 367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1228              		.loc 4 367 15
 1229 000a 0023     		movs	r3, #0
 1230 000c FB73     		strb	r3, [r7, #15]
 368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 1231              		.loc 4 368 12
 1232 000e 0023     		movs	r3, #0
 1233 0010 BB60     		str	r3, [r7, #8]
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if one of the PLL is enabled */
 371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (UTILS_PLL_IsBusy() == SUCCESS)
 1234              		.loc 4 371 7
 1235 0012 FFF7FEFF 		bl	UTILS_PLL_IsBusy
 1236 0016 0346     		mov	r3, r0
ARM GAS  /tmp/ccmpGAeh.s 			page 67


 1237              		.loc 4 371 6
 1238 0018 002B     		cmp	r3, #0
 1239 001a 22D1     		bne	.L84
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Check PREDIV value */
 375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv));
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
 377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Force PREDIV value to 2 */
 378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     UTILS_PLLInitStruct->Prediv = LL_RCC_PREDIV_DIV_2;
 1240              		.loc 4 378 33
 1241 001c 7B68     		ldr	r3, [r7, #4]
 1242 001e 4FF40032 		mov	r2, #131072
 1243 0022 5A60     		str	r2, [r3, #4]
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Calculate the new PLL output frequency */
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
 1244              		.loc 4 381 15
 1245 0024 7968     		ldr	r1, [r7, #4]
 1246 0026 1248     		ldr	r0, .L89
 1247 0028 FFF7FEFF 		bl	UTILS_GetPLLOutputFrequency
 1248 002c B860     		str	r0, [r7, #8]
 382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable HSI if not enabled */
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (LL_RCC_HSI_IsReady() != 1U)
 1249              		.loc 4 384 9
 1250 002e FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1251 0032 0346     		mov	r3, r0
 1252              		.loc 4 384 8
 1253 0034 012B     		cmp	r3, #1
 1254 0036 07D0     		beq	.L85
 385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       LL_RCC_HSI_Enable();
 1255              		.loc 4 386 7
 1256 0038 FFF7FEFF 		bl	LL_RCC_HSI_Enable
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       while (LL_RCC_HSI_IsReady() != 1U)
 1257              		.loc 4 387 13
 1258 003c 00BF     		nop
 1259              	.L86:
 1260              		.loc 4 387 14 discriminator 1
 1261 003e FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1262 0042 0346     		mov	r3, r0
 1263              		.loc 4 387 13 discriminator 1
 1264 0044 012B     		cmp	r3, #1
 1265 0046 FAD1     		bne	.L86
 1266              	.L85:
 388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* Wait for HSI ready */
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Configure PLL */
 394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, UTILS_PLLInitStruct->PLLMul);
 1267              		.loc 4 394 5
 1268 0048 7B68     		ldr	r3, [r7, #4]
 1269 004a 1B68     		ldr	r3, [r3]
 1270 004c 1946     		mov	r1, r3
ARM GAS  /tmp/ccmpGAeh.s 			page 68


 1271 004e 0020     		movs	r0, #0
 1272 0050 FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_SYS
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable PLL and switch system clock to PLL */
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 1273              		.loc 4 397 14
 1274 0054 3968     		ldr	r1, [r7]
 1275 0056 B868     		ldr	r0, [r7, #8]
 1276 0058 FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 1277 005c 0346     		mov	r3, r0
 1278 005e FB73     		strb	r3, [r7, #15]
 1279 0060 01E0     		b	.L87
 1280              	.L84:
 398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   else
 400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Current PLL configuration cannot be modified */
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 1281              		.loc 4 402 12
 1282 0062 0123     		movs	r3, #1
 1283 0064 FB73     		strb	r3, [r7, #15]
 1284              	.L87:
 403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1285              		.loc 4 405 10
 1286 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1287              		.loc 4 406 1
 1288 0068 1846     		mov	r0, r3
 1289 006a 1037     		adds	r7, r7, #16
 1290              	.LCFI111:
 1291              		.cfi_def_cfa_offset 8
 1292 006c BD46     		mov	sp, r7
 1293              	.LCFI112:
 1294              		.cfi_def_cfa_register 13
 1295              		@ sp needed
 1296 006e 80BD     		pop	{r7, pc}
 1297              	.L90:
 1298              		.align	2
 1299              	.L89:
 1300 0070 00127A00 		.word	8000000
 1301              		.cfi_endproc
 1302              	.LFE178:
 1304              		.section	.text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits
 1305              		.align	1
 1306              		.global	LL_PLL_ConfigSystemClock_HSE
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	LL_PLL_ConfigSystemClock_HSE:
 1312              	.LFB179:
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function configures system clock with HSE as clock source of the PLL
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   The application need to ensure that PLL is disabled.
 411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   Function is based on the following formula:
ARM GAS  /tmp/ccmpGAeh.s 			page 69


 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLL output frequency = ((HSI frequency / PREDIV) * PLLMUL)
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PREDIV: Set to 2 for few devices
 414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLLMUL: The application software must set correctly the PLL multiplication factor to
 415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                   not exceed @ref UTILS_PLL_OUTPUT_MAX
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   FLASH latency can be modified through this function.
 417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HSEFrequency Value between Min_Data = RCC_HSE_MIN and Max_Data = RCC_HSE_MAX
 418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HSEBypass This parameter can be one of the following values:
 419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_ON
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_OFF
 421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the PLL.
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: Max frequency configuration done
 427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Max frequency configuration not done
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,
 430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                          LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_Clk
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1313              		.loc 4 431 1
 1314              		.cfi_startproc
 1315              		@ args = 0, pretend = 0, frame = 24
 1316              		@ frame_needed = 1, uses_anonymous_args = 0
 1317 0000 80B5     		push	{r7, lr}
 1318              	.LCFI113:
 1319              		.cfi_def_cfa_offset 8
 1320              		.cfi_offset 7, -8
 1321              		.cfi_offset 14, -4
 1322 0002 86B0     		sub	sp, sp, #24
 1323              	.LCFI114:
 1324              		.cfi_def_cfa_offset 32
 1325 0004 00AF     		add	r7, sp, #0
 1326              	.LCFI115:
 1327              		.cfi_def_cfa_register 7
 1328 0006 F860     		str	r0, [r7, #12]
 1329 0008 B960     		str	r1, [r7, #8]
 1330 000a 7A60     		str	r2, [r7, #4]
 1331 000c 3B60     		str	r3, [r7]
 432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1332              		.loc 4 432 15
 1333 000e 0023     		movs	r3, #0
 1334 0010 FB75     		strb	r3, [r7, #23]
 433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t pllfrequency = 0U;
 1335              		.loc 4 433 12
 1336 0012 0023     		movs	r3, #0
 1337 0014 3B61     		str	r3, [r7, #16]
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check the parameters */
 436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency));
 437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass));
 438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->Prediv));
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Calculate the new PLL output frequency */
 441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   pllfrequency = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct);
 1338              		.loc 4 441 18
 1339 0016 7968     		ldr	r1, [r7, #4]
ARM GAS  /tmp/ccmpGAeh.s 			page 70


 1340 0018 F868     		ldr	r0, [r7, #12]
 1341 001a FFF7FEFF 		bl	UTILS_GetPLLOutputFrequency
 1342 001e 3861     		str	r0, [r7, #16]
 442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Enable HSE if not enabled */
 444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   status = UTILS_PLL_HSE_ConfigSystemClock(HSEFrequency, HSEBypass, UTILS_PLLInitStruct, UTILS_ClkI
 1343              		.loc 4 444 12
 1344 0020 3B68     		ldr	r3, [r7]
 1345 0022 7A68     		ldr	r2, [r7, #4]
 1346 0024 B968     		ldr	r1, [r7, #8]
 1347 0026 F868     		ldr	r0, [r7, #12]
 1348 0028 FFF7FEFF 		bl	UTILS_PLL_HSE_ConfigSystemClock
 1349 002c 0346     		mov	r3, r0
 1350 002e FB75     		strb	r3, [r7, #23]
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if HSE is not enabled*/
 447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (status == SUCCESS)
 1351              		.loc 4 447 6
 1352 0030 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1353 0032 002B     		cmp	r3, #0
 1354 0034 0FD1     		bne	.L92
 448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Configure PLL */
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_PLL_ConfigDomain_SYS((LL_RCC_PLLSOURCE_HSE | UTILS_PLLInitStruct->Prediv), UTILS_PLLInit
 1355              		.loc 4 450 76
 1356 0036 7B68     		ldr	r3, [r7, #4]
 1357 0038 5B68     		ldr	r3, [r3, #4]
 1358              		.loc 4 450 5
 1359 003a 43F48032 		orr	r2, r3, #65536
 1360 003e 7B68     		ldr	r3, [r7, #4]
 1361 0040 1B68     		ldr	r3, [r3]
 1362 0042 1946     		mov	r1, r3
 1363 0044 1046     		mov	r0, r2
 1364 0046 FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_SYS
 451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable PLL and switch system clock to PLL */
 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = UTILS_EnablePLLAndSwitchSystem(pllfrequency, UTILS_ClkInitStruct);
 1365              		.loc 4 453 14
 1366 004a 3968     		ldr	r1, [r7]
 1367 004c 3869     		ldr	r0, [r7, #16]
 1368 004e FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 1369 0052 0346     		mov	r3, r0
 1370 0054 FB75     		strb	r3, [r7, #23]
 1371              	.L92:
 454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1372              		.loc 4 456 10
 1373 0056 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1374              		.loc 4 457 1
 1375 0058 1846     		mov	r0, r3
 1376 005a 1837     		adds	r7, r7, #24
 1377              	.LCFI116:
 1378              		.cfi_def_cfa_offset 8
 1379 005c BD46     		mov	sp, r7
 1380              	.LCFI117:
ARM GAS  /tmp/ccmpGAeh.s 			page 71


 1381              		.cfi_def_cfa_register 13
 1382              		@ sp needed
 1383 005e 80BD     		pop	{r7, pc}
 1384              		.cfi_endproc
 1385              	.LFE179:
 1387              		.section	.text.UTILS_GetPLLOutputFrequency,"ax",%progbits
 1388              		.align	1
 1389              		.syntax unified
 1390              		.thumb
 1391              		.thumb_func
 1393              	UTILS_GetPLLOutputFrequency:
 1394              	.LFB180:
 458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLL2_SUPPORT)
 460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function configures system clock with HSE as clock source of the PLL, via PLL2
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   The application need to ensure that PLL and PLL2 are disabled.
 463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   Function is based on the following formula:
 464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLL output frequency = ((((HSE frequency / PREDIV2) * PLL2MUL) / PREDIV) * PLLMUL)
 465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PREDIV, PLLMUL, PREDIV2, PLL2MUL: The application software must set correctly the
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                   PLL multiplication factor to not exceed @ref UTILS_PLL_OUTPUT_MAX
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   FLASH latency can be modified through this function.
 468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HSEFrequency Value between Min_Data = RCC_HSE_MIN and Max_Data = RCC_HSE_MAX
 469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HSEBypass This parameter can be one of the following values:
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_ON
 471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_OFF
 472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct  pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                              the configuration information for the PLL.
 474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLL2InitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                              the configuration information for the PLL2.
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct  pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                              the configuration information for the BUS prescalers.
 478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: Max frequency configuration done
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Max frequency configuration not done
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_PLL2(uint32_t HSEFrequency, uint32_t HSEBypass,
 483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
 484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           LL_UTILS_PLLInitTypeDef *UTILS_PLL2InitStruct,
 485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t pllfrequency = 0U;
 489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check the parameters */
 491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency));
 492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass));
 493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->Prediv));
 494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PREDIV2_VALUE(UTILS_PLL2InitStruct->Prediv));
 495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Calculate the new PLL output frequency */
 497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   pllfrequency = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct);
 498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Enable HSE if not enabled */
 500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   status = UTILS_PLL_HSE_ConfigSystemClock(HSEFrequency, HSEBypass, UTILS_PLLInitStruct, UTILS_ClkI
 501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if HSE is not enabled*/
ARM GAS  /tmp/ccmpGAeh.s 			page 72


 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (status == SUCCESS)
 504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Configure PLL */
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_PLL_ConfigDomain_PLL2(UTILS_PLL2InitStruct->Prediv, UTILS_PLL2InitStruct->PLLMul);
 507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_PLL_ConfigDomain_SYS((LL_RCC_PLLSOURCE_PLL2 | UTILS_PLLInitStruct->Prediv), UTILS_PLLIni
 508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Calculate the new PLL output frequency */
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     pllfrequency  = UTILS_GetPLL2OutputFrequency(pllfrequency, UTILS_PLL2InitStruct);
 511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable PLL and switch system clock to PLL */
 513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = UTILS_EnablePLLAndSwitchSystem(pllfrequency, UTILS_ClkInitStruct);
 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLL2_SUPPORT */
 519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Functions
 529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Function to check that PLL can be modified
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  PLL_InputFrequency  PLL input frequency (in Hz)
 534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the PLL.
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval PLL output frequency (in Hz)
 537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *U
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1395              		.loc 4 539 1
 1396              		.cfi_startproc
 1397              		@ args = 0, pretend = 0, frame = 16
 1398              		@ frame_needed = 1, uses_anonymous_args = 0
 1399              		@ link register save eliminated.
 1400 0000 80B4     		push	{r7}
 1401              	.LCFI118:
 1402              		.cfi_def_cfa_offset 4
 1403              		.cfi_offset 7, -4
 1404 0002 85B0     		sub	sp, sp, #20
 1405              	.LCFI119:
 1406              		.cfi_def_cfa_offset 24
 1407 0004 00AF     		add	r7, sp, #0
 1408              	.LCFI120:
 1409              		.cfi_def_cfa_register 7
 1410 0006 7860     		str	r0, [r7, #4]
 1411 0008 3960     		str	r1, [r7]
 540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 1412              		.loc 4 540 12
 1413 000a 0023     		movs	r3, #0
ARM GAS  /tmp/ccmpGAeh.s 			page 73


 1414 000c FB60     		str	r3, [r7, #12]
 541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check the parameters */
 543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLLMUL_VALUE(UTILS_PLLInitStruct->PLLMul));
 544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check different PLL parameters according to RM                          */
 546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined (RCC_CFGR2_PREDIV1)
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency / (UTILS_PLLInitStruct->Prediv + 1U), UTIL
 548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency / ((UTILS_PLLInitStruct->Prediv >> RCC_CFG
 1415              		.loc 4 549 13
 1416 000e 3B68     		ldr	r3, [r7]
 1417 0010 5B68     		ldr	r3, [r3, #4]
 1418 0012 5B0C     		lsrs	r3, r3, #17
 1419 0014 0133     		adds	r3, r3, #1
 1420 0016 7A68     		ldr	r2, [r7, #4]
 1421 0018 B2FBF3F3 		udiv	r3, r2, r3
 1422 001c 3A68     		ldr	r2, [r7]
 1423 001e 1268     		ldr	r2, [r2]
 1424 0020 920C     		lsrs	r2, r2, #18
 1425 0022 0232     		adds	r2, r2, #2
 1426              		.loc 4 549 11
 1427 0024 02FB03F3 		mul	r3, r2, r3
 1428 0028 FB60     		str	r3, [r7, #12]
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq));
 552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return pllfreq;
 1429              		.loc 4 553 10
 1430 002a FB68     		ldr	r3, [r7, #12]
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1431              		.loc 4 554 1
 1432 002c 1846     		mov	r0, r3
 1433 002e 1437     		adds	r7, r7, #20
 1434              	.LCFI121:
 1435              		.cfi_def_cfa_offset 4
 1436 0030 BD46     		mov	sp, r7
 1437              	.LCFI122:
 1438              		.cfi_def_cfa_register 13
 1439              		@ sp needed
 1440 0032 80BC     		pop	{r7}
 1441              	.LCFI123:
 1442              		.cfi_restore 7
 1443              		.cfi_def_cfa_offset 0
 1444 0034 7047     		bx	lr
 1445              		.cfi_endproc
 1446              	.LFE180:
 1448              		.section	.text.UTILS_PLL_HSE_ConfigSystemClock,"ax",%progbits
 1449              		.align	1
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	UTILS_PLL_HSE_ConfigSystemClock:
 1455              	.LFB181:
 555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function enable the HSE when it is used by PLL or PLL2
ARM GAS  /tmp/ccmpGAeh.s 			page 74


 558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   The application need to ensure that PLL is disabled.
 559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HSEFrequency Value between Min_Data = RCC_HSE_MIN and Max_Data = RCC_HSE_MAX
 560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HSEBypass This parameter can be one of the following values:
 561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_ON
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_OFF
 563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the PLL.
 565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: HSE configuration done
 569:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: HSE configuration not done
 570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 571:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_PLL_HSE_ConfigSystemClock(uint32_t PLL_InputFrequency, uint32_t HSEBypass,
 572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                                    LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                                    LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
 574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1456              		.loc 4 574 1
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 24
 1459              		@ frame_needed = 1, uses_anonymous_args = 0
 1460 0000 80B5     		push	{r7, lr}
 1461              	.LCFI124:
 1462              		.cfi_def_cfa_offset 8
 1463              		.cfi_offset 7, -8
 1464              		.cfi_offset 14, -4
 1465 0002 86B0     		sub	sp, sp, #24
 1466              	.LCFI125:
 1467              		.cfi_def_cfa_offset 32
 1468 0004 00AF     		add	r7, sp, #0
 1469              	.LCFI126:
 1470              		.cfi_def_cfa_register 7
 1471 0006 F860     		str	r0, [r7, #12]
 1472 0008 B960     		str	r1, [r7, #8]
 1473 000a 7A60     		str	r2, [r7, #4]
 1474 000c 3B60     		str	r3, [r7]
 575:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1475              		.loc 4 575 15
 1476 000e 0023     		movs	r3, #0
 1477 0010 FB75     		strb	r3, [r7, #23]
 576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if one of the PLL is enabled */
 578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (UTILS_PLL_IsBusy() == SUCCESS)
 1478              		.loc 4 578 7
 1479 0012 FFF7FEFF 		bl	UTILS_PLL_IsBusy
 1480 0016 0346     		mov	r3, r0
 1481              		.loc 4 578 6
 1482 0018 002B     		cmp	r3, #0
 1483 001a 15D1     		bne	.L97
 579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable HSE if not enabled */
 581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (LL_RCC_HSE_IsReady() != 1U)
 1484              		.loc 4 581 9
 1485 001c FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 1486 0020 0346     		mov	r3, r0
 1487              		.loc 4 581 8
 1488 0022 012B     		cmp	r3, #1
ARM GAS  /tmp/ccmpGAeh.s 			page 75


 1489 0024 12D0     		beq	.L98
 582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Check if need to enable HSE bypass feature or not */
 584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       if (HSEBypass == LL_UTILS_HSEBYPASS_ON)
 1490              		.loc 4 584 10
 1491 0026 BB68     		ldr	r3, [r7, #8]
 1492 0028 012B     		cmp	r3, #1
 1493 002a 02D1     		bne	.L99
 585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         LL_RCC_HSE_EnableBypass();
 1494              		.loc 4 586 9
 1495 002c FFF7FEFF 		bl	LL_RCC_HSE_EnableBypass
 1496 0030 01E0     		b	.L100
 1497              	.L99:
 587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 588:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       else
 589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 590:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         LL_RCC_HSE_DisableBypass();
 1498              		.loc 4 590 9
 1499 0032 FFF7FEFF 		bl	LL_RCC_HSE_DisableBypass
 1500              	.L100:
 591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 592:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 593:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Enable HSE */
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       LL_RCC_HSE_Enable();
 1501              		.loc 4 594 7
 1502 0036 FFF7FEFF 		bl	LL_RCC_HSE_Enable
 595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       while (LL_RCC_HSE_IsReady() != 1U)
 1503              		.loc 4 595 13
 1504 003a 00BF     		nop
 1505              	.L101:
 1506              		.loc 4 595 14 discriminator 1
 1507 003c FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 1508 0040 0346     		mov	r3, r0
 1509              		.loc 4 595 13 discriminator 1
 1510 0042 012B     		cmp	r3, #1
 1511 0044 FAD1     		bne	.L101
 1512 0046 01E0     		b	.L98
 1513              	.L97:
 596:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* Wait for HSE ready */
 598:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 599:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 600:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   else
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Current PLL configuration cannot be modified */
 604:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 1514              		.loc 4 604 12
 1515 0048 0123     		movs	r3, #1
 1516 004a FB75     		strb	r3, [r7, #23]
 1517              	.L98:
 605:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 607:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1518              		.loc 4 607 10
 1519 004c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
ARM GAS  /tmp/ccmpGAeh.s 			page 76


 608:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1520              		.loc 4 608 1
 1521 004e 1846     		mov	r0, r3
 1522 0050 1837     		adds	r7, r7, #24
 1523              	.LCFI127:
 1524              		.cfi_def_cfa_offset 8
 1525 0052 BD46     		mov	sp, r7
 1526              	.LCFI128:
 1527              		.cfi_def_cfa_register 13
 1528              		@ sp needed
 1529 0054 80BD     		pop	{r7, pc}
 1530              		.cfi_endproc
 1531              	.LFE181:
 1533              		.section	.text.UTILS_PLL_IsBusy,"ax",%progbits
 1534              		.align	1
 1535              		.syntax unified
 1536              		.thumb
 1537              		.thumb_func
 1539              	UTILS_PLL_IsBusy:
 1540              	.LFB182:
 609:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 610:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLL2_SUPPORT)
 611:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Function to check that PLL2 can be modified
 613:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  PLL2_InputFrequency  PLL2 input frequency (in Hz)
 614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLL2InitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                              the configuration information for the PLL.
 616:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval PLL2 output frequency (in Hz)
 617:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static uint32_t UTILS_GetPLL2OutputFrequency(uint32_t PLL2_InputFrequency, LL_UTILS_PLLInitTypeDef 
 619:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 620:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t pll2freq = 0U;
 621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 622:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check the parameters */
 623:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLL2MUL_VALUE(UTILS_PLL2InitStruct->PLLMul));
 624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PREDIV2_VALUE(UTILS_PLL2InitStruct->Prediv));
 625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 626:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check different PLL2 parameters according to RM */
 627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   pll2freq = __LL_RCC_CALC_PLL2CLK_FREQ(PLL2_InputFrequency, UTILS_PLL2InitStruct->PLLMul, UTILS_PL
 628:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLL2_FREQUENCY(pll2freq));
 629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 630:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return pll2freq;
 631:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLL2_SUPPORT */
 633:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 634:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 635:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Function to check that PLL can be modified
 636:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: PLL modification can be done
 638:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: PLL is busy
 639:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 640:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_PLL_IsBusy(void)
 641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1541              		.loc 4 641 1
 1542              		.cfi_startproc
 1543              		@ args = 0, pretend = 0, frame = 8
 1544              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccmpGAeh.s 			page 77


 1545 0000 80B5     		push	{r7, lr}
 1546              	.LCFI129:
 1547              		.cfi_def_cfa_offset 8
 1548              		.cfi_offset 7, -8
 1549              		.cfi_offset 14, -4
 1550 0002 82B0     		sub	sp, sp, #8
 1551              	.LCFI130:
 1552              		.cfi_def_cfa_offset 16
 1553 0004 00AF     		add	r7, sp, #0
 1554              	.LCFI131:
 1555              		.cfi_def_cfa_register 7
 642:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1556              		.loc 4 642 15
 1557 0006 0023     		movs	r3, #0
 1558 0008 FB71     		strb	r3, [r7, #7]
 643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 644:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if PLL is busy*/
 645:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (LL_RCC_PLL_IsReady() != 0U)
 1559              		.loc 4 645 7
 1560 000a FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 1561 000e 0346     		mov	r3, r0
 1562              		.loc 4 645 6
 1563 0010 002B     		cmp	r3, #0
 1564 0012 01D0     		beq	.L104
 646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 647:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* PLL configuration cannot be modified */
 648:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 1565              		.loc 4 648 12
 1566 0014 0123     		movs	r3, #1
 1567 0016 FB71     		strb	r3, [r7, #7]
 1568              	.L104:
 649:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 650:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLL2_SUPPORT)
 651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if PLL2 is busy*/
 652:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (LL_RCC_PLL2_IsReady() != 0U)
 653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* PLL2 configuration cannot be modified */
 655:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 656:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 657:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLL2_SUPPORT */
 658:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLLI2S_SUPPORT)
 660:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if PLLI2S  is busy*/
 661:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (LL_RCC_PLLI2S_IsReady() != 0U)
 662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 663:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* PLLI2S configuration cannot be modified */
 664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 665:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 666:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLLI2S_SUPPORT */
 667:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 668:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1569              		.loc 4 668 10
 1570 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 669:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1571              		.loc 4 669 1
 1572 001a 1846     		mov	r0, r3
 1573 001c 0837     		adds	r7, r7, #8
ARM GAS  /tmp/ccmpGAeh.s 			page 78


 1574              	.LCFI132:
 1575              		.cfi_def_cfa_offset 8
 1576 001e BD46     		mov	sp, r7
 1577              	.LCFI133:
 1578              		.cfi_def_cfa_register 13
 1579              		@ sp needed
 1580 0020 80BD     		pop	{r7, pc}
 1581              		.cfi_endproc
 1582              	.LFE182:
 1584              		.section	.text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits
 1585              		.align	1
 1586              		.syntax unified
 1587              		.thumb
 1588              		.thumb_func
 1590              	UTILS_EnablePLLAndSwitchSystem:
 1591              	.LFB183:
 670:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 672:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Function to enable PLL and switch system clock to PLL
 673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  SYSCLK_Frequency SYSCLK frequency
 674:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 675:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 676:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 677:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: No problem to switch system to PLL
 678:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Problem to switch system to PLL
 679:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 680:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDe
 681:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1592              		.loc 4 681 1
 1593              		.cfi_startproc
 1594              		@ args = 0, pretend = 0, frame = 16
 1595              		@ frame_needed = 1, uses_anonymous_args = 0
 1596 0000 90B5     		push	{r4, r7, lr}
 1597              	.LCFI134:
 1598              		.cfi_def_cfa_offset 12
 1599              		.cfi_offset 4, -12
 1600              		.cfi_offset 7, -8
 1601              		.cfi_offset 14, -4
 1602 0002 85B0     		sub	sp, sp, #20
 1603              	.LCFI135:
 1604              		.cfi_def_cfa_offset 32
 1605 0004 00AF     		add	r7, sp, #0
 1606              	.LCFI136:
 1607              		.cfi_def_cfa_register 7
 1608 0006 7860     		str	r0, [r7, #4]
 1609 0008 3960     		str	r1, [r7]
 682:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1610              		.loc 4 682 15
 1611 000a 0023     		movs	r3, #0
 1612 000c FB73     		strb	r3, [r7, #15]
 683:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
 684:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t sysclk_frequency_current = 0U;
 1613              		.loc 4 684 12
 1614 000e 0023     		movs	r3, #0
 1615 0010 BB60     		str	r3, [r7, #8]
 685:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 686:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
ARM GAS  /tmp/ccmpGAeh.s 			page 79


 687:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
 688:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
 689:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));
 690:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 691:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
 692:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Calculate current SYSCLK frequency */
 693:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   sysclk_frequency_current = (SystemCoreClock << AHBPrescTable[LL_RCC_GetAHBPrescaler() >> RCC_CFGR
 1616              		.loc 4 693 47
 1617 0012 2A4B     		ldr	r3, .L114
 1618 0014 1C68     		ldr	r4, [r3]
 1619              		.loc 4 693 64
 1620 0016 FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 1621 001a 0346     		mov	r3, r0
 1622              		.loc 4 693 89
 1623 001c 1B09     		lsrs	r3, r3, #4
 1624              		.loc 4 693 63
 1625 001e 284A     		ldr	r2, .L114+4
 1626 0020 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1627              		.loc 4 693 28
 1628 0022 04FA03F3 		lsl	r3, r4, r3
 1629 0026 BB60     		str	r3, [r7, #8]
 694:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 695:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 696:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 697:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined (FLASH_ACR_LATENCY)
 698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (sysclk_frequency_current < SYSCLK_Frequency)
 1630              		.loc 4 698 6
 1631 0028 BA68     		ldr	r2, [r7, #8]
 1632 002a 7B68     		ldr	r3, [r7, #4]
 1633 002c 9A42     		cmp	r2, r3
 1634 002e 04D2     		bcs	.L107
 699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 700:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Set FLASH latency to highest latency */
 701:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = LL_SetFlashLatency(SYSCLK_Frequency);
 1635              		.loc 4 701 14
 1636 0030 7868     		ldr	r0, [r7, #4]
 1637 0032 FFF7FEFF 		bl	LL_SetFlashLatency
 1638 0036 0346     		mov	r3, r0
 1639 0038 FB73     		strb	r3, [r7, #15]
 1640              	.L107:
 702:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 703:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 704:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 705:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Update system clock configuration */
 706:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (status == SUCCESS)
 1641              		.loc 4 706 6
 1642 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1643 003c 002B     		cmp	r3, #0
 1644 003e 1FD1     		bne	.L108
 707:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 708:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLL2_SUPPORT)
 709:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (LL_RCC_PLL_GetMainSource() != LL_RCC_PLLSOURCE_HSI_DIV_2)
 710:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 711:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Enable PLL2 */
 712:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       LL_RCC_PLL2_Enable();
 713:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       while (LL_RCC_PLL2_IsReady() != 1U)
 714:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
ARM GAS  /tmp/ccmpGAeh.s 			page 80


 715:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* Wait for PLL2 ready */
 716:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 717:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 718:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLL2_SUPPORT */
 719:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable PLL */
 720:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_PLL_Enable();
 1645              		.loc 4 720 5
 1646 0040 FFF7FEFF 		bl	LL_RCC_PLL_Enable
 721:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     while (LL_RCC_PLL_IsReady() != 1U)
 1647              		.loc 4 721 11
 1648 0044 00BF     		nop
 1649              	.L109:
 1650              		.loc 4 721 12 discriminator 1
 1651 0046 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 1652 004a 0346     		mov	r3, r0
 1653              		.loc 4 721 11 discriminator 1
 1654 004c 012B     		cmp	r3, #1
 1655 004e FAD1     		bne	.L109
 722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 723:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Wait for PLL ready */
 724:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 725:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Sysclk activation on the main PLL */
 727:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 1656              		.loc 4 727 5
 1657 0050 3B68     		ldr	r3, [r7]
 1658 0052 1B68     		ldr	r3, [r3]
 1659 0054 1846     		mov	r0, r3
 1660 0056 FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
 728:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 1661              		.loc 4 728 5
 1662 005a 0220     		movs	r0, #2
 1663 005c FFF7FEFF 		bl	LL_RCC_SetSysClkSource
 729:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 1664              		.loc 4 729 11
 1665 0060 00BF     		nop
 1666              	.L110:
 1667              		.loc 4 729 12 discriminator 1
 1668 0062 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 1669 0066 0346     		mov	r3, r0
 1670              		.loc 4 729 11 discriminator 1
 1671 0068 082B     		cmp	r3, #8
 1672 006a FAD1     		bne	.L110
 730:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 731:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Wait for system clock switch to PLL */
 732:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 733:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 734:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Set APB1 & APB2 prescaler*/
 735:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
 1673              		.loc 4 735 5
 1674 006c 3B68     		ldr	r3, [r7]
 1675 006e 5B68     		ldr	r3, [r3, #4]
 1676 0070 1846     		mov	r0, r3
 1677 0072 FFF7FEFF 		bl	LL_RCC_SetAPB1Prescaler
 736:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
 1678              		.loc 4 736 5
 1679 0076 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccmpGAeh.s 			page 81


 1680 0078 9B68     		ldr	r3, [r3, #8]
 1681 007a 1846     		mov	r0, r3
 1682 007c FFF7FEFF 		bl	LL_RCC_SetAPB2Prescaler
 1683              	.L108:
 737:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 738:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 739:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 740:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined (FLASH_ACR_LATENCY)
 741:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (sysclk_frequency_current > SYSCLK_Frequency)
 1684              		.loc 4 741 6
 1685 0080 BA68     		ldr	r2, [r7, #8]
 1686 0082 7B68     		ldr	r3, [r7, #4]
 1687 0084 9A42     		cmp	r2, r3
 1688 0086 04D9     		bls	.L111
 742:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 743:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Set FLASH latency to lowest latency */
 744:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = LL_SetFlashLatency(SYSCLK_Frequency);
 1689              		.loc 4 744 14
 1690 0088 7868     		ldr	r0, [r7, #4]
 1691 008a FFF7FEFF 		bl	LL_SetFlashLatency
 1692 008e 0346     		mov	r3, r0
 1693 0090 FB73     		strb	r3, [r7, #15]
 1694              	.L111:
 745:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 747:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 748:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Update SystemCoreClock variable */
 749:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (status == SUCCESS)
 1695              		.loc 4 749 6
 1696 0092 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1697 0094 002B     		cmp	r3, #0
 1698 0096 0CD1     		bne	.L112
 750:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 751:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_SetSystemCoreClock(__LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivi
 1699              		.loc 4 751 27
 1700 0098 3B68     		ldr	r3, [r7]
 1701 009a 1B68     		ldr	r3, [r3]
 1702 009c 1B09     		lsrs	r3, r3, #4
 1703 009e 03F00F03 		and	r3, r3, #15
 1704 00a2 074A     		ldr	r2, .L114+4
 1705 00a4 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1706 00a6 1A46     		mov	r2, r3
 1707              		.loc 4 751 5
 1708 00a8 7B68     		ldr	r3, [r7, #4]
 1709 00aa D340     		lsrs	r3, r3, r2
 1710 00ac 1846     		mov	r0, r3
 1711 00ae FFF7FEFF 		bl	LL_SetSystemCoreClock
 1712              	.L112:
 752:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 753:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 754:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1713              		.loc 4 754 10
 1714 00b2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 755:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1715              		.loc 4 755 1
 1716 00b4 1846     		mov	r0, r3
 1717 00b6 1437     		adds	r7, r7, #20
ARM GAS  /tmp/ccmpGAeh.s 			page 82


 1718              	.LCFI137:
 1719              		.cfi_def_cfa_offset 12
 1720 00b8 BD46     		mov	sp, r7
 1721              	.LCFI138:
 1722              		.cfi_def_cfa_register 13
 1723              		@ sp needed
 1724 00ba 90BD     		pop	{r4, r7, pc}
 1725              	.L115:
 1726              		.align	2
 1727              	.L114:
 1728 00bc 00000000 		.word	SystemCoreClock
 1729 00c0 00000000 		.word	AHBPrescTable
 1730              		.cfi_endproc
 1731              	.LFE183:
 1733              		.text
 1734              	.Letext0:
 1735              		.file 5 "/usr/local/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1736              		.file 6 "/usr/local/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1737              		.file 7 "Drivers/CMSIS/Include/core_cm3.h"
 1738              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1739              		.file 9 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 1740              		.file 10 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
ARM GAS  /tmp/ccmpGAeh.s 			page 83


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_ll_utils.c
     /tmp/ccmpGAeh.s:18     .text.LL_RCC_HSE_EnableBypass:0000000000000000 $t
     /tmp/ccmpGAeh.s:23     .text.LL_RCC_HSE_EnableBypass:0000000000000000 LL_RCC_HSE_EnableBypass
     /tmp/ccmpGAeh.s:58     .text.LL_RCC_HSE_EnableBypass:0000000000000018 $d
     /tmp/ccmpGAeh.s:63     .text.LL_RCC_HSE_DisableBypass:0000000000000000 $t
     /tmp/ccmpGAeh.s:68     .text.LL_RCC_HSE_DisableBypass:0000000000000000 LL_RCC_HSE_DisableBypass
     /tmp/ccmpGAeh.s:102    .text.LL_RCC_HSE_DisableBypass:0000000000000018 $d
     /tmp/ccmpGAeh.s:107    .text.LL_RCC_HSE_Enable:0000000000000000 $t
     /tmp/ccmpGAeh.s:112    .text.LL_RCC_HSE_Enable:0000000000000000 LL_RCC_HSE_Enable
     /tmp/ccmpGAeh.s:146    .text.LL_RCC_HSE_Enable:0000000000000018 $d
     /tmp/ccmpGAeh.s:151    .text.LL_RCC_HSE_IsReady:0000000000000000 $t
     /tmp/ccmpGAeh.s:156    .text.LL_RCC_HSE_IsReady:0000000000000000 LL_RCC_HSE_IsReady
     /tmp/ccmpGAeh.s:194    .text.LL_RCC_HSE_IsReady:0000000000000020 $d
     /tmp/ccmpGAeh.s:199    .text.LL_RCC_HSI_Enable:0000000000000000 $t
     /tmp/ccmpGAeh.s:204    .text.LL_RCC_HSI_Enable:0000000000000000 LL_RCC_HSI_Enable
     /tmp/ccmpGAeh.s:238    .text.LL_RCC_HSI_Enable:0000000000000018 $d
     /tmp/ccmpGAeh.s:243    .text.LL_RCC_HSI_IsReady:0000000000000000 $t
     /tmp/ccmpGAeh.s:248    .text.LL_RCC_HSI_IsReady:0000000000000000 LL_RCC_HSI_IsReady
     /tmp/ccmpGAeh.s:286    .text.LL_RCC_HSI_IsReady:0000000000000020 $d
     /tmp/ccmpGAeh.s:291    .text.LL_RCC_SetSysClkSource:0000000000000000 $t
     /tmp/ccmpGAeh.s:296    .text.LL_RCC_SetSysClkSource:0000000000000000 LL_RCC_SetSysClkSource
     /tmp/ccmpGAeh.s:339    .text.LL_RCC_SetSysClkSource:0000000000000024 $d
     /tmp/ccmpGAeh.s:344    .text.LL_RCC_GetSysClkSource:0000000000000000 $t
     /tmp/ccmpGAeh.s:349    .text.LL_RCC_GetSysClkSource:0000000000000000 LL_RCC_GetSysClkSource
     /tmp/ccmpGAeh.s:382    .text.LL_RCC_GetSysClkSource:0000000000000014 $d
     /tmp/ccmpGAeh.s:387    .text.LL_RCC_SetAHBPrescaler:0000000000000000 $t
     /tmp/ccmpGAeh.s:392    .text.LL_RCC_SetAHBPrescaler:0000000000000000 LL_RCC_SetAHBPrescaler
     /tmp/ccmpGAeh.s:435    .text.LL_RCC_SetAHBPrescaler:0000000000000024 $d
     /tmp/ccmpGAeh.s:440    .text.LL_RCC_SetAPB1Prescaler:0000000000000000 $t
     /tmp/ccmpGAeh.s:445    .text.LL_RCC_SetAPB1Prescaler:0000000000000000 LL_RCC_SetAPB1Prescaler
     /tmp/ccmpGAeh.s:488    .text.LL_RCC_SetAPB1Prescaler:0000000000000024 $d
     /tmp/ccmpGAeh.s:493    .text.LL_RCC_SetAPB2Prescaler:0000000000000000 $t
     /tmp/ccmpGAeh.s:498    .text.LL_RCC_SetAPB2Prescaler:0000000000000000 LL_RCC_SetAPB2Prescaler
     /tmp/ccmpGAeh.s:541    .text.LL_RCC_SetAPB2Prescaler:0000000000000024 $d
     /tmp/ccmpGAeh.s:546    .text.LL_RCC_GetAHBPrescaler:0000000000000000 $t
     /tmp/ccmpGAeh.s:551    .text.LL_RCC_GetAHBPrescaler:0000000000000000 LL_RCC_GetAHBPrescaler
     /tmp/ccmpGAeh.s:584    .text.LL_RCC_GetAHBPrescaler:0000000000000014 $d
     /tmp/ccmpGAeh.s:589    .text.LL_RCC_PLL_Enable:0000000000000000 $t
     /tmp/ccmpGAeh.s:594    .text.LL_RCC_PLL_Enable:0000000000000000 LL_RCC_PLL_Enable
     /tmp/ccmpGAeh.s:628    .text.LL_RCC_PLL_Enable:0000000000000018 $d
     /tmp/ccmpGAeh.s:633    .text.LL_RCC_PLL_IsReady:0000000000000000 $t
     /tmp/ccmpGAeh.s:638    .text.LL_RCC_PLL_IsReady:0000000000000000 LL_RCC_PLL_IsReady
     /tmp/ccmpGAeh.s:676    .text.LL_RCC_PLL_IsReady:0000000000000020 $d
     /tmp/ccmpGAeh.s:681    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 $t
     /tmp/ccmpGAeh.s:686    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 LL_RCC_PLL_ConfigDomain_SYS
     /tmp/ccmpGAeh.s:733    .text.LL_RCC_PLL_ConfigDomain_SYS:000000000000002c $d
     /tmp/ccmpGAeh.s:738    .text.LL_InitTick:0000000000000000 $t
     /tmp/ccmpGAeh.s:743    .text.LL_InitTick:0000000000000000 LL_InitTick
     /tmp/ccmpGAeh.s:800    .text.LL_InitTick:0000000000000030 $d
     /tmp/ccmpGAeh.s:805    .text.LL_FLASH_SetLatency:0000000000000000 $t
     /tmp/ccmpGAeh.s:810    .text.LL_FLASH_SetLatency:0000000000000000 LL_FLASH_SetLatency
     /tmp/ccmpGAeh.s:854    .text.LL_FLASH_SetLatency:0000000000000024 $d
     /tmp/ccmpGAeh.s:859    .text.LL_FLASH_GetLatency:0000000000000000 $t
     /tmp/ccmpGAeh.s:864    .text.LL_FLASH_GetLatency:0000000000000000 LL_FLASH_GetLatency
     /tmp/ccmpGAeh.s:897    .text.LL_FLASH_GetLatency:0000000000000014 $d
     /tmp/ccmpGAeh.s:902    .text.LL_Init1msTick:0000000000000000 $t
ARM GAS  /tmp/ccmpGAeh.s 			page 84


     /tmp/ccmpGAeh.s:908    .text.LL_Init1msTick:0000000000000000 LL_Init1msTick
     /tmp/ccmpGAeh.s:945    .text.LL_mDelay:0000000000000000 $t
     /tmp/ccmpGAeh.s:951    .text.LL_mDelay:0000000000000000 LL_mDelay
     /tmp/ccmpGAeh.s:1022   .text.LL_mDelay:0000000000000044 $d
     /tmp/ccmpGAeh.s:1027   .text.LL_SetSystemCoreClock:0000000000000000 $t
     /tmp/ccmpGAeh.s:1033   .text.LL_SetSystemCoreClock:0000000000000000 LL_SetSystemCoreClock
     /tmp/ccmpGAeh.s:1072   .text.LL_SetSystemCoreClock:0000000000000018 $d
     /tmp/ccmpGAeh.s:1077   .text.LL_SetFlashLatency:0000000000000000 $t
     /tmp/ccmpGAeh.s:1083   .text.LL_SetFlashLatency:0000000000000000 LL_SetFlashLatency
     /tmp/ccmpGAeh.s:1197   .text.LL_SetFlashLatency:0000000000000084 $d
     /tmp/ccmpGAeh.s:1203   .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 $t
     /tmp/ccmpGAeh.s:1209   .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 LL_PLL_ConfigSystemClock_HSI
     /tmp/ccmpGAeh.s:1539   .text.UTILS_PLL_IsBusy:0000000000000000 UTILS_PLL_IsBusy
     /tmp/ccmpGAeh.s:1393   .text.UTILS_GetPLLOutputFrequency:0000000000000000 UTILS_GetPLLOutputFrequency
     /tmp/ccmpGAeh.s:1590   .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 UTILS_EnablePLLAndSwitchSystem
     /tmp/ccmpGAeh.s:1300   .text.LL_PLL_ConfigSystemClock_HSI:0000000000000070 $d
     /tmp/ccmpGAeh.s:1305   .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 $t
     /tmp/ccmpGAeh.s:1311   .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 LL_PLL_ConfigSystemClock_HSE
     /tmp/ccmpGAeh.s:1454   .text.UTILS_PLL_HSE_ConfigSystemClock:0000000000000000 UTILS_PLL_HSE_ConfigSystemClock
     /tmp/ccmpGAeh.s:1388   .text.UTILS_GetPLLOutputFrequency:0000000000000000 $t
     /tmp/ccmpGAeh.s:1449   .text.UTILS_PLL_HSE_ConfigSystemClock:0000000000000000 $t
     /tmp/ccmpGAeh.s:1534   .text.UTILS_PLL_IsBusy:0000000000000000 $t
     /tmp/ccmpGAeh.s:1585   .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 $t
     /tmp/ccmpGAeh.s:1728   .text.UTILS_EnablePLLAndSwitchSystem:00000000000000bc $d

UNDEFINED SYMBOLS
SystemCoreClock
AHBPrescTable
