[toc]

# 常用组合逻辑电路及其设计

## 编码器

<img src="https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20220919194445929.png" alt="image-20220919194445929" style="zoom:50%;" />

### 数据流风格

```verilog
module Encoder8x3a(En,I,Y,GS);
  input En;
  input [7:0] I;
  output [2:0] Y;
  output  GS;
  
  assign Y[2] = En & (I[7] | I[6] | I[5] | I[4]);
  assign Y[1] = En & (I[7] | I[6] | ((~I[5]) &(~I[4]) & (~I[3])) | ((~I[5]) &(~I[4]) & (~I[2])));
  assign Y[0] = En & (I[7] | (~I[6]&I[5]) | ((~I[6]) &(~I[4]) & I[3]) | ((~I[6]) &(~I[4]) & (~I[2])&I[1]));
  assign GS = En & (I[7] | I[6] | I[5] | I[4] | I[3] | I[2] | I[1] | I[0]);
endmodule

```

### 行为描述

#### case语句实现

```verilog
module Encoder8x3b(En,I,Y,GS);
  input En;
  input [7:0] I;
  output [2:0] Y;
  output GS;
  reg [2:0] Y;
  reg GS;
  always@(I or En)
  begin
      if (~En) begin
          out_coding = 3’b000; GS = 1’b0;
      end
      else begin
          casez(I)
              8’b1???_????: 
              begin Y = 3’b111; GS = 1’b1; end
              8’b01??_????: begin Y = 3’b110; GS = 1’b1; end
              8’b001?_????: begin Y = 3’b101; GS = 1’b1; end
              8’b0001_????: begin Y = 3’b100; GS = 1’b1; end
              8’b0000_1???: begin Y = 3’b011; GS = 1’b1; end
              8’b0000_01??: begin Y = 3’b010; GS = 1’b1; end
              8’b0000_001?: begin Y = 3’b001; GS = 1’b1; end
              8’b0000_0001: begin Y = 3’b000; GS = 1’b1; end
              8’b0000_0000: begin Y = 3’b000; GS = 1’b0; end
              default: begin Y = 3’b000; GS = 1’b0; end
         endcase
      end 
  end
endmodule

```

#### if-else语句实现

```verilog
module Encoder8x3b(En,I,Y,GS);
  input En;
  input [7:0] I;
  output [2:0] Y;
  output GS;
  reg [2:0] Y;
  reg GS;
  always@(I or En)
  begin
      if (~En) begin Y = 3’b000; GS = 1’b0; end
      else if (I7) begin Y = 3’b111; GS = 1’b1; end
      else if (I6) begin Y = 3’b110; GS = 1’b1; end
      else if (I5) begin Y = 3’b101; GS = 1’b1; end
      else if (I4) begin Y = 3’b100; GS = 1’b1; end
      else if (I3) begin Y = 3’b011; GS = 1’b1; end
      else if (I2) begin Y = 3’b010; GS = 1’b1; end
      else if (I1) begin Y = 3’b001; GS = 1’b1; end
      else if (I0) begin Y = 3’b000; GS = 1’b1; end
      else           begin Y = 3’b000; GS = 1’b0; end
   end
end module


```

二者功能相同但不代表产生的电路相同

- case语句每个分支是并行的，独立进行判断
- if-else是带有优先级的，各个输出的延迟时间不同，但电路规模比case语句小

#### 循环语句实现

```verilog
module Encoder8x3c(En,I,Y,GS);
  input En;
  input [7:0] I;
  output [2:0] reg Y;
  output reg GS;
  
  integer k;

  always@(I or En)
  begin
      if (!En) begin
 	Y = 3’b000; GS = 1’b0;
      end
      else begin
          Y = 3’b000;
          GS = 1’b0;
          for (k=7;k>=0;k=k-1)
	if I[k] == 1’b1) begin Y = k; GS = 1’b1; end
     end
  end
endmodule

```

更接近if-else

## 译码器

<img src="https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20220919201117105.png" alt="image-20220919201117105" style="zoom: 50%;" />

```verilog
module Decoder3x8a(A, En, Y);
  input [2:0] A;
  input En;
  output [7:0] Y;
  
  assign Y[0] = ~(En & ~A[2] & ~A[1] & ~A[0]);
  assign Y[1] = ~(En & ~A[2] & ~A[1] & A[0]);
  assign Y[2] = ~(En & ~A[2] & A[1] & ~A[0]);
  assign Y[3] = ~(En & ~A[2] & A[1] & A[0]);
  assign Y[4] = ~(En & A[2] & ~A[1] & ~A[0]);
  assign Y[5] = ~(En & A[2] & ~A[1] & A[0]);
  assign Y[6] = ~(En & A[2] & A[1] & ~A[0]);
  assign Y[7] = ~(En & A[2] & A[1] & A[0]);

endmodule

```



### 行为描述

```verilog
module Decoder3x8b(A, En, Y);
  input [2:0] A;
  input En;
  output [7:0] Y;

  reg [7:0] Y;
  
  always@(A or En)
  begin
      if (~En) Y = 8’b1111_1111;
      else
          case(A)
              3’d0: Y = 8’b1111_1110;              3’d1: Y = 8’b1111_1101;
              3’d2: Y = 8’b1111_1011;              3’d3: Y = 8’b1111_0111;
              3’d4: Y = 8’b1110_1111;              3’d5: Y = 8’b1101_1111;
              3’d6: Y = 8’b1011_1111;              3’d7: Y = 8’b0111_1111;
              default: Y= 8’bxxxx_xxxx;
          endcase
     end
end module


```

```verilog
module Decoder3x8c(A, En, Y);
  input [2:0] A;
  input En;
  output [7:0] Y;

  reg [7:0] Y;
  integer k;
  
  always@(A or En)
  begin
      Y = 8’b1111_1111;\\此处应去掉这一句
      for (k=0; k<=7; k=k+1)
          if ((en == 1’b1) && (A==k))
              Y[k] = 1’b0;
          else
              Y[k] = 1’b1;
   end
end module


```

## 七段显示译码器 

``` verilog
module SEG7_LUT(oSEG, iDIG);
  input [3:0] iDIG;
  output [6:0] oSEG;
  reg [6:0] oSEG;
  
  always@(iDIG)
  begin
        case(iDIG)
              4’h0: oSEG = 7’b100_0000;              4’h1: oSEG = 7’b111_1001;
              4’h2: oSEG = 7’b010_0100;              4’h3: oSEG = 7’b011_0000;
              4’h4: oSEG = 7’b001_1001;              4’h5: oSEG = 7’b001_0010;
              4’h6: oSEG = 7’b000_0010;              4’h7: oSEG = 7’b111_1000;
              4’h8: oSEG = 7’b000_0000;              4’h9: oSEG = 7’b001_1000;
              4’hA: oSEG = 7’b000_1000;              4’hB: oSEG = 7’b000_0011;
              4’hC: oSEG = 7’b100_0110;              4’hD: oSEG = 7’b010_0001;
              4’hE: oSEG = 7’b000_0110;              4’hF: oSEG = 7’b000_1110;
              default: oSEG= 8’bxxxx_xxxx;
          endcase
     end
end module


```

## 二进制数与8421BCD码的转换

```verilog
例3.6.4 试用Verilog设计一个能够将4位二进制数转换成两个BCD码的电路
module _4bitBIN2BCD(Bin, BCD1,BCD0);
  input [3:0] Bin;
  output [3:0] BCD1,BCD0;

  reg [3:0] BCD1,BCD0;
  
  always@(Bin)
  begin
      if (Bin<4’d10) begin
	BCD1 = 4’h0;
	BCD0 = Bin;
      end
      else begin
	BCD1 = 4’h1;
	BCD0 = Bin – 4’d10;		//BCD0 = Bin + 3’h6;此种电路规模应略简单些
      end
  end
end module


```

